V 000044 55 6812          1580965198120 imp
(_unit VHDL(ld_arith_reg 0 101(imp 0 149))
	(_version vde)
	(_time 1580965198121 2020.02.05 22:59:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_epc_v2_0/hdl/axi_epc_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 6f6d3d6f3d3b6d793b6d7d3537686b69676a39686d)
	(_ent
		(_time 1580965197826)
	)
	(_comp
		(MULT_AND
			(_object
				(_port(_int LO -4 0 153(_ent (_out))))
				(_port(_int I1 -4 0 154(_ent (_in))))
				(_port(_int I0 -4 0 155(_ent (_in))))
			)
		)
		(MUXCY
			(_object
				(_port(_int DI -3 0 160(_ent (_in))))
				(_port(_int CI -3 0 161(_ent (_in))))
				(_port(_int S -3 0 162(_ent (_in))))
				(_port(_int O -3 0 163(_ent (_out))))
			)
		)
		(XORCY
			(_object
				(_port(_int LI -3 0 168(_ent (_in))))
				(_port(_int CI -3 0 169(_ent (_in))))
				(_port(_int O -3 0 170(_ent (_out))))
			)
		)
		(FDRE
			(_object
				(_port(_int Q -3 0 175(_ent (_out))))
				(_port(_int C -3 0 176(_ent (_in))))
				(_port(_int CE -3 0 177(_ent (_in))))
				(_port(_int D -3 0 178(_ent (_in))))
				(_port(_int R -3 0 179(_ent (_in))))
			)
		)
		(FDSE
			(_object
				(_port(_int Q -3 0 185(_ent (_out))))
				(_port(_int C -3 0 186(_ent (_in))))
				(_port(_int CE -3 0 187(_ent (_in))))
				(_port(_int D -3 0 188(_ent (_in))))
				(_port(_int S -3 0 189(_ent (_in))))
			)
		)
	)
	(_generate PERBIT_GEN 0 218(_for 6 )
		(_generate D_ZERO_GEN 0 225(_if 11)
			(_object
				(_prcs
					(line__227(_arch 4 0 227(_assignment(_alias((load_bit)(_string \"0"\)))(_trgt(12)))))
				)
			)
		)
		(_generate D_NON_ZERO_GEN 0 229(_if 12)
			(_object
				(_prcs
					(line__232(_arch 5 0 232(_assignment(_trgt(12))(_sens(3(_index 13)))(_read(3(_index 14))))))
				)
			)
			(_part (3(_index 15))
			)
		)
		(_generate AD_ZERO_GEN 0 238(_if 16)
			(_object
				(_prcs
					(line__241(_arch 6 0 241(_assignment(_alias((arith_bit)(_string \"0"\)))(_trgt(13)))))
				)
			)
		)
		(_generate AD_NON_ZERO_GEN 0 243(_if 17)
			(_object
				(_prcs
					(line__246(_arch 7 0 246(_assignment(_trgt(13))(_sens(4(_index 18)))(_read(4(_index 19))))))
				)
			)
			(_part (4(_index 20))
			)
		)
		(_generate Q_I_GEN_ADD 0 254(_if 21)
			(_object
				(_prcs
					(line__255(_arch 8 0 255(_assignment(_trgt(8(_object 7)))(_sens(7(_object 7))(12)(13)(6))(_read(7(_object 7))))))
				)
			)
		)
		(_generate Q_I_GEN_SUB 0 260(_if 22)
			(_object
				(_prcs
					(line__261(_arch 9 0 261(_assignment(_trgt(8(_object 7)))(_sens(7(_object 7))(12)(13)(6))(_read(7(_object 7))))))
				)
			)
		)
		(_inst MULT_AND_i1 0 269(_comp MULT_AND)
			(_port
				((LO)(gen_cry_kill_n(_object 7)))
				((I1)(OP))
				((I0)(Q_i(_object 7)))
			)
			(_use(_ent unisim MULT_AND)
				(_port
					((LO)(LO))
					((I0)(I0))
					((I1)(I1))
				)
			)
		)
		(_inst MUXCY_i1 0 279(_comp MUXCY)
			(_port
				((DI)(gen_cry_kill_n(_object 7)))
				((CI)(cry(_index 23)))
				((S)(q_i_ns(_object 7)))
				((O)(cry(_object 7)))
			)
			(_use(_ent unisim MUXCY)
				(_port
					((O)(O))
					((CI)(CI))
					((DI)(DI))
					((S)(S))
				)
			)
		)
		(_inst XORCY_i1 0 290(_comp XORCY)
			(_port
				((LI)(q_i_ns(_object 7)))
				((CI)(cry(_index 24)))
				((O)(xorcy_out(_object 7)))
			)
			(_use(_ent unisim XORCY)
				(_port
					((O)(O))
					((CI)(CI))
					((LI)(LI))
				)
			)
		)
		(_generate FF_RST0_GEN 0 305(_if 25)
			(_inst FDRE_i1 0 306(_comp FDRE)
				(_port
					((Q)(q_i(_object 7)))
					((C)(CK))
					((CE)(CE))
					((D)(xorcy_out(_object 7)))
					((R)(RST))
				)
				(_use(_ent unisim FDRE)
				)
			)
		)
		(_generate FF_RST1_GEN 0 315(_if 26)
			(_inst FDSE_i1 0 316(_comp FDSE)
				(_port
					((Q)(q_i(_object 7)))
					((C)(CK))
					((CE)(CE))
					((D)(xorcy_out(_object 7)))
					((S)(RST))
				)
				(_use(_ent unisim FDSE)
				)
			)
		)
		(_object
			(_cnst(_int j 6 0 218(_arch)))
			(_sig(_int load_bit -3 0 219(_arch(_uni))))
			(_sig(_int arith_bit -3 0 219(_arch(_uni))))
			(_sig(_int CE -3 0 219(_arch(_uni))))
			(_prcs
				(line__298(_arch 10 0 298(_assignment(_trgt(14))(_sens(5)(6)))))
			)
		)
	)
	(_object
		(_gen(_int C_ADD_SUB_NOT -1 0 105 \false\ (_ent gms((i 0)))))
		(_gen(_int C_REG_WIDTH -2 0 108 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 111(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_RESET_VALUE 0 0 111(_ent)))
		(_gen(_int C_LD_WIDTH -2 0 114 \8\ (_ent gms((i 8)))))
		(_gen(_int C_LD_OFFSET -2 0 117 \0\ (_ent gms((i 0)))))
		(_gen(_int C_AD_WIDTH -2 0 120 \8\ (_ent gms((i 8)))))
		(_gen(_int C_AD_OFFSET -2 0 123 \0\ (_ent gms((i 0)))))
		(_port(_int CK -3 0 130(_ent(_in))))
		(_port(_int RST -3 0 131(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH-1}~12 0 132(_array -3((_to i 0 c 27)))))
		(_port(_int Q 1 0 132(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_LD_WIDTH-1}~12 0 133(_array -3((_to i 0 c 28)))))
		(_port(_int LD 2 0 133(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AD_WIDTH-1}~12 0 134(_array -3((_to i 0 c 29)))))
		(_port(_int AD 3 0 134(_ent(_in))))
		(_port(_int LOAD -3 0 135(_ent(_in))))
		(_port(_int OP -3 0 136(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH-1}~13 0 196(_array -3((_to i 0 c 30)))))
		(_sig(_int q_i 4 0 193(_arch(_uni))))
		(_sig(_int q_i_ns 4 0 194(_arch(_uni))))
		(_sig(_int xorcy_out 4 0 195(_arch(_uni))))
		(_sig(_int gen_cry_kill_n 4 0 196(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_REG_WIDTH}~13 0 197(_array -3((_to i 0 c 31)))))
		(_sig(_int cry 5 0 197(_arch(_uni))))
		(_type(_int ~INTEGER~range~C_REG_WIDTH-1~downto~0~13 0 218(_scalar (_dto c 32 i 0))))
		(_prcs
			(line__203(_arch 0 0 203(_assertion(_mon))))
			(line__207(_arch 1 0 207(_assertion(_mon))))
			(line__214(_arch 2 0 214(_assignment(_trgt(2))(_sens(7)))))
			(line__216(_arch 3 0 216(_assignment(_trgt(11(_object 1)))(_sens(6)))))
		)
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1633641580 1752459634 1734701663 1868767276 1920234350 1953392993 1701798944 1869488243 1869095028 540697708 1145855811 1145657183 723535956 1281311520 1179606852 1413829446 540884000 1163026243 1230462791 4740164)
		(1633641580 1752459634 1734701663 1868767276 1920234350 1953392993 1701798944 1869488243 1869095028 540697708 1145134915 1145657183 723535956 1096762144 1179606852 1413829446 540884000 1163026243 1230462791 4740164)
	)
	(_model . imp 33 -1)
)
V 000044 55 12075         1580965198159 imp
(_unit VHDL(async_statemachine 0 498(imp 0 587))
	(_version vde)
	(_time 1580965198160 2020.02.05 22:59:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_epc_v2_0/hdl/axi_epc_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 9e9c9e90c8c8c388cb9b9a9ad8c5cc999a989f999a989b)
	(_ent
		(_time 1580965198157)
	)
	(_object
		(_gen(_int C_ADDR_TH_CNT_WIDTH -1 0 501(_ent gms)))
		(_gen(_int C_ADDR_DATA_CS_TH_CNT_WIDTH -1 0 502(_ent gms)))
		(_gen(_int C_CONTROL_CNT_WIDTH -1 0 503(_ent gms)))
		(_gen(_int C_DEV_VALID_CNT_WIDTH -1 0 504(_ent gms)))
		(_gen(_int C_DEV_RDY_CNT_WIDTH -1 0 505(_ent gms)))
		(_gen(_int C_ADS_CNT_WIDTH -1 0 506(_ent gms)))
		(_gen(_int C_WR_REC_NM_CNT_WIDTH -1 0 508(_ent gms)))
		(_gen(_int C_RD_REC_NM_CNT_WIDTH -1 0 509(_ent gms)))
		(_gen(_int C_WR_REC_M_CNT_WIDTH -1 0 510(_ent gms)))
		(_gen(_int C_RD_REC_M_CNT_WIDTH -1 0 511(_ent gms)))
		(_gen(_int C_NUM_PERIPHERALS -1 0 512(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~12 0 516(_array -2((_to i 0 c 19)))))
		(_port(_int Bus2IP_CS 0 0 516(_ent(_in))))
		(_port(_int Bus2IP_RNW -2 0 517(_ent(_in))))
		(_port(_int Asynch_rd_req -2 0 519(_ent(_in))))
		(_port(_int Asynch_wr_req -2 0 520(_ent(_in))))
		(_port(_int Dev_in_access -2 0 521(_ent(_in))))
		(_port(_int Dev_FIFO_access -2 0 522(_ent(_in))))
		(_port(_int Asynch_prh_rdy -2 0 523(_ent(_in))))
		(_port(_int Dev_dwidth_match -2 0 525(_ent(_in))))
		(_port(_int Dev_bus_multiplexed -2 0 526(_ent(_in))))
		(_port(_int Asynch_cycle -2 0 529(_ent(_in))))
		(_port(_int Asynch_Wrack -2 0 531(_ent(_out))))
		(_port(_int Asynch_Rdack -2 0 532(_ent(_out))))
		(_port(_int Asynch_error -2 0 533(_ent(_out))))
		(_port(_int Asynch_start -2 0 534(_ent(_out))))
		(_port(_int Taddr_hold_load -2 0 536(_ent(_out))))
		(_port(_int Tdata_hold_load -2 0 537(_ent(_out))))
		(_port(_int Tdev_valid_load -2 0 538(_ent(_out))))
		(_port(_int Tdev_rdy_load -2 0 539(_ent(_out))))
		(_port(_int Tcontrol_load -2 0 540(_ent(_out))))
		(_port(_int Tads_load -2 0 541(_ent(_out))))
		(_port(_int Twr_recovery_load -2 0 542(_ent(_out))))
		(_port(_int Trd_recovery_load -2 0 543(_ent(_out))))
		(_port(_int Taddr_hold_load_ce -2 0 545(_ent(_out))))
		(_port(_int Tdata_hold_load_ce -2 0 546(_ent(_out))))
		(_port(_int Tcontrol_load_ce -2 0 547(_ent(_out))))
		(_port(_int Tdev_valid_load_ce -2 0 548(_ent(_out))))
		(_port(_int Tdev_rdy_load_ce -2 0 549(_ent(_out))))
		(_port(_int Tads_load_ce -2 0 550(_ent(_out))))
		(_port(_int Twr_muxed_recovery_load_ce -2 0 551(_ent(_out))))
		(_port(_int Trd_muxed_recovery_load_ce -2 0 552(_ent(_out))))
		(_port(_int Twr_non_muxed_recovery_load_ce -2 0 553(_ent(_out))))
		(_port(_int Trd_non_muxed_recovery_load_ce -2 0 554(_ent(_out))))
		(_port(_int Asynch_Rd -2 0 556(_ent(_out))))
		(_port(_int Asynch_en -2 0 557(_ent(_out))))
		(_port(_int Asynch_Wr -2 0 558(_ent(_out))))
		(_port(_int Asynch_addr_strobe -2 0 559(_ent(_out))))
		(_port(_int Asynch_addr_data_sel -2 0 560(_ent(_out))))
		(_port(_int Asynch_data_sel -2 0 561(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~122 0 562(_array -2((_to i 0 c 20)))))
		(_port(_int Asynch_chip_select 1 0 562(_ent(_out))))
		(_port(_int Asynch_addr_cnt_ld -2 0 563(_ent(_out))))
		(_port(_int Asynch_addr_cnt_en -2 0 564(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_TH_CNT_WIDTH-1}~12 0 566(_array -2((_to i 0 c 21)))))
		(_port(_int Taddr_hold_cnt 2 0 566(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_CONTROL_CNT_WIDTH-1}~12 0 567(_array -2((_to i 0 c 22)))))
		(_port(_int Tcontrol_wdth_cnt 3 0 567(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DEV_RDY_CNT_WIDTH-1}~12 0 568(_array -2((_to i 0 c 23)))))
		(_port(_int Tdevrdy_wdth_cnt 4 0 568(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WR_REC_M_CNT_WIDTH-1}~12 0 570(_array -2((_to i 0 c 24)))))
		(_port(_int Twr_muxed_rec_cnt 5 0 570(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RD_REC_M_CNT_WIDTH-1}~12 0 571(_array -2((_to i 0 c 25)))))
		(_port(_int Trd_muxed_rec_cnt 6 0 571(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WR_REC_NM_CNT_WIDTH-1}~12 0 572(_array -2((_to i 0 c 26)))))
		(_port(_int Twr_non_muxed_rec_cnt 7 0 572(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RD_REC_NM_CNT_WIDTH-1}~12 0 573(_array -2((_to i 0 c 27)))))
		(_port(_int Trd_non_muxed_rec_cnt 8 0 573(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DEV_VALID_CNT_WIDTH-1}~12 0 575(_array -2((_to i 0 c 28)))))
		(_port(_int Tdev_valid_cnt 9 0 575(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADS_CNT_WIDTH-1}~12 0 576(_array -2((_to i 0 c 29)))))
		(_port(_int Tads_cnt 10 0 576(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_DATA_CS_TH_CNT_WIDTH-1}~12 0 577(_array -2((_to i 0 c 30)))))
		(_port(_int Taddr_data_cs_hold_cnt 11 0 577(_ent(_in))))
		(_port(_int Clk -2 0 580(_ent(_in)(_event))))
		(_port(_int Rst -2 0 581(_ent(_in))))
		(_sig(_int taddr_hold_load_i -2 0 589(_arch(_uni))))
		(_sig(_int tdev_valid_load_i -2 0 590(_arch(_uni))))
		(_sig(_int tdev_rdy_load_i -2 0 591(_arch(_uni))))
		(_sig(_int tads_load_i -2 0 592(_arch(_uni))))
		(_sig(_int tcontrol_load_i -2 0 594(_arch(_uni))))
		(_sig(_int twr_recovery_load_i -2 0 595(_arch(_uni))))
		(_sig(_int trd_recovery_load_i -2 0 596(_arch(_uni))))
		(_sig(_int taddr_hold_load_ce_i -2 0 598(_arch(_uni))))
		(_sig(_int tdata_hold_load_ce_i -2 0 599(_arch(_uni))))
		(_sig(_int tcontrol_load_ce_i -2 0 600(_arch(_uni))))
		(_sig(_int tdev_valid_load_ce_i -2 0 601(_arch(_uni))))
		(_sig(_int tdev_rdy_load_ce_i -2 0 602(_arch(_uni))))
		(_sig(_int tads_load_ce_i -2 0 603(_arch(_uni))))
		(_sig(_int twr_muxed_recovery_ld_ce_i -2 0 605(_arch(_uni))))
		(_sig(_int trd_muxed_recovery_ld_ce_i -2 0 606(_arch(_uni))))
		(_sig(_int trd_non_muxed_recovery_ld_ce_i -2 0 607(_arch(_uni))))
		(_sig(_int twr_non_muxed_recovery_ld_ce_i -2 0 608(_arch(_uni))))
		(_sig(_int asynch_Rd_i -2 0 610(_arch(_uni))))
		(_sig(_int asynch_en_i -2 0 611(_arch(_uni))))
		(_sig(_int asynch_Wr_i -2 0 613(_arch(_uni))))
		(_sig(_int asynch_addr_strobe_i -2 0 614(_arch(_uni))))
		(_sig(_int asynch_addr_data_sel_i -2 0 615(_arch(_uni))))
		(_sig(_int asynch_chip_select_i -2 0 616(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~13 0 617(_array -2((_to i 0 c 31)))))
		(_sig(_int asynch_chip_select_n 12 0 617(_arch(_uni))))
		(_sig(_int asynch_addr_cnt_ld_i -2 0 618(_arch(_uni))))
		(_sig(_int asynch_addr_cnt_en_i -2 0 619(_arch(_uni))))
		(_sig(_int asynch_Wrack_i -2 0 621(_arch(_uni))))
		(_sig(_int asynch_Rdack_i -2 0 622(_arch(_uni))))
		(_sig(_int asynch_error_i -2 0 623(_arch(_uni))))
		(_sig(_int asynch_start_i -2 0 625(_arch(_uni))))
		(_sig(_int data_sel -2 0 626(_arch(_uni))))
		(_sig(_int asynch_data_sel_i -2 0 627(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_TH_CNT_WIDTH-1}~13 0 633(_array -2((_to i 0 c 32)))))
		(_cnst(_int ADDR_TH_CNTR2_END 13 0 632(_arch gms(_code 33))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_CONTROL_CNT_WIDTH-1}~13 0 637(_array -2((_to i 0 c 34)))))
		(_cnst(_int CONTROL_TH_CNTR3_END 14 0 636(_arch gms(_code 35))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DEV_RDY_CNT_WIDTH-1}~13 0 641(_array -2((_to i 0 c 36)))))
		(_cnst(_int DEV_RDY_CNTR4_END 15 0 640(_arch gms(_code 37))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DEV_VALID_CNT_WIDTH-1}~13 0 645(_array -2((_to i 0 c 38)))))
		(_cnst(_int DEV_VALID_CNTR7_END 16 0 644(_arch gms(_code 39))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADS_CNT_WIDTH-1}~13 0 649(_array -2((_to i 0 c 40)))))
		(_cnst(_int ADS_CNTR8_END 17 0 648(_arch gms(_code 41))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_DATA_CS_TH_CNT_WIDTH-1}~13 0 654(_array -2((_to i 0 c 42)))))
		(_cnst(_int ADDR_DATA_CS_TH_CNTR12_END 18 0 653(_arch gms(_code 43))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RD_REC_M_CNT_WIDTH-1}~13 0 660(_array -2((_to i 0 c 44)))))
		(_cnst(_int RD_MUXED_RECOVERY_CNTR9_END 19 0 659(_arch gms(_code 45))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RD_REC_NM_CNT_WIDTH-1}~13 0 664(_array -2((_to i 0 c 46)))))
		(_cnst(_int RD_NON_MUXED_RECOVERY_CNTR9_END 20 0 663(_arch gms(_code 47))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WR_REC_M_CNT_WIDTH-1}~13 0 668(_array -2((_to i 0 c 48)))))
		(_cnst(_int WR_MUXED_RECOVERY_CNTR5_END 21 0 667(_arch gms(_code 49))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WR_REC_NM_CNT_WIDTH-1}~13 0 672(_array -2((_to i 0 c 50)))))
		(_cnst(_int WR_NON_MUXED_RECOVERY_CNTR5_END 22 0 671(_arch gms(_code 51))))
		(_type(_int INTEGER_ARRAY 0 678(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int COMMAND_STATE_TYPE 0 680(_enum1 idle dummy_ads start_state dummy_st ads_assert nm_control_assert m_control_assert dev_valid dev_rdy dev_valid_m dev_rdy_m control_deassert ack_gen_non_muxed ack_gen_muxed wr_muxed_recovery wr_non_muxed_recovery rd_muxed_recovery rd_non_muxed_recovery (_to i 0 i 17))))
		(_sig(_int command_ns 24 0 698(_arch(_uni))))
		(_sig(_int command_cs 24 0 699(_arch(_uni))))
		(_prcs
			(COMMAND_ASYNCH_REG(_arch 0 0 705(_prcs(_trgt(86))(_sens(51)(85)(52))(_dssslsensitivity 1))))
			(CMB_ASYNCH_PROCESS(_arch 1 0 723(_prcs(_simple)(_trgt(53)(54)(55)(56)(57)(58)(59)(60)(61)(62)(63)(64)(65)(66)(67)(68)(69)(70)(71)(72)(73)(74)(75)(77)(78)(79)(80)(81)(82)(83)(85))(_sens(86)(2)(3)(4)(5)(6)(7)(8)(9)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)))))
			(ASYNC_CS_SEL_PROCESS(_arch 2 0 1249(_prcs(_simple)(_trgt(76))(_sens(75)(0))(_read(76)))))
			(line__1261(_arch 3 0 1261(_assignment(_trgt(84))(_sens(74)(83)(1)))))
			(REGISTERED_OP(_arch 4 0 1264(_prcs(_trgt(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38))(_sens(51)(60)(61)(62)(63)(64)(65)(66)(67)(68)(69)(70)(71)(72)(73)(74)(76)(84))(_dssslsensitivity 1))))
			(line__1290(_arch 5 0 1290(_assignment(_alias((Tdata_hold_load)(_string \"1"\)))(_trgt(15)))))
			(line__1291(_arch 6 0 1291(_assignment(_alias((Tcontrol_load)(tcontrol_load_i)))(_simpleassign BUF)(_trgt(18))(_sens(57)))))
			(line__1292(_arch 7 0 1292(_assignment(_alias((Trd_recovery_load)(trd_recovery_load_i)))(_simpleassign BUF)(_trgt(21))(_sens(59)))))
			(line__1293(_arch 8 0 1293(_assignment(_alias((Twr_recovery_load)(twr_recovery_load_i)))(_simpleassign BUF)(_trgt(20))(_sens(58)))))
			(line__1294(_arch 9 0 1294(_assignment(_alias((Taddr_hold_load)(taddr_hold_load_i)))(_simpleassign BUF)(_trgt(14))(_sens(53)))))
			(line__1295(_arch 10 0 1295(_assignment(_alias((Tdev_valid_load)(tdev_valid_load_i)))(_simpleassign BUF)(_trgt(16))(_sens(54)))))
			(line__1296(_arch 11 0 1296(_assignment(_alias((Tdev_rdy_load)(tdev_rdy_load_i)))(_simpleassign BUF)(_trgt(17))(_sens(55)))))
			(line__1297(_arch 12 0 1297(_assignment(_alias((Tads_load)(tads_load_i)))(_simpleassign BUF)(_trgt(19))(_sens(56)))))
			(line__1299(_arch 13 0 1299(_assignment(_alias((Asynch_addr_cnt_en)(asynch_addr_cnt_en_i)))(_simpleassign BUF)(_trgt(40))(_sens(78)))))
			(line__1300(_arch 14 0 1300(_assignment(_alias((Asynch_addr_cnt_ld)(asynch_addr_cnt_ld_i)))(_simpleassign BUF)(_trgt(39))(_sens(77)))))
			(line__1301(_arch 15 0 1301(_assignment(_alias((Asynch_Wrack)(asynch_Wrack_i)))(_simpleassign BUF)(_trgt(10))(_sens(79)))))
			(line__1302(_arch 16 0 1302(_assignment(_alias((Asynch_Rdack)(asynch_Rdack_i)))(_simpleassign BUF)(_trgt(11))(_sens(80)))))
			(line__1303(_arch 17 0 1303(_assignment(_alias((Asynch_error)(asynch_error_i)))(_simpleassign BUF)(_trgt(12))(_sens(81)))))
			(line__1304(_arch 18 0 1304(_assignment(_alias((Asynch_start)(asynch_start_i)))(_simpleassign BUF)(_trgt(13))(_sens(82)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_var(_ext lib_pkg_v1_0_2.lib_pkg.RESET_ACTIVE(2 RESET_ACTIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_arith)))
	(_model . imp 52 -1)
)
V 000044 55 12178         1580965198169 imp
(_unit VHDL(async_counters 0 1481(imp 0 1558))
	(_version vde)
	(_time 1580965198170 2020.02.05 22:59:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_epc_v2_0/hdl/axi_epc_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 9e9c9e90c8c8c388cb99cb93d8c4cc98c8999b98cb999a)
	(_ent
		(_time 1580965198167)
	)
	(_inst LD_ARITH_REG_I_CNTR2 0 1618(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 0))
			((C_REG_WIDTH)(_code 1))
			((C_RESET_VALUE)(_code 2))
			((C_LD_WIDTH)(_code 3))
			((C_LD_OFFSET)(_code 4))
			((C_AD_WIDTH)(_code 5))
			((C_AD_OFFSET)(_code 6))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(Taddr_hold_cnt))
			((LD)(Taddr_hold_count))
			((AD)(_code 7))
			((LOAD)(Taddr_hold_load))
			((OP)(Taddr_hold_load_ce))
		)
	)
	(_inst LD_ARITH_REG_I_CNTR3 0 1642(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 8))
			((C_REG_WIDTH)(_code 9))
			((C_RESET_VALUE)(_code 10))
			((C_LD_WIDTH)(_code 11))
			((C_LD_OFFSET)(_code 12))
			((C_AD_WIDTH)(_code 13))
			((C_AD_OFFSET)(_code 14))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(Tcontrol_wdth_cnt))
			((LD)(Tcontrol_width_data))
			((AD)(_code 15))
			((LOAD)(Tcontrol_load))
			((OP)(Tcontrol_load_ce))
		)
	)
	(_inst LD_ARITH_REG_I_CNTR4 0 1675(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 16))
			((C_REG_WIDTH)(_code 17))
			((C_RESET_VALUE)(_code 18))
			((C_LD_WIDTH)(_code 19))
			((C_LD_OFFSET)(_code 20))
			((C_AD_WIDTH)(_code 21))
			((C_AD_OFFSET)(_code 22))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(Tdevrdy_wdth_cnt))
			((LD)(Tdevrdy_width_data))
			((AD)(_code 23))
			((LOAD)(Tdev_rdy_load))
			((OP)(Tdev_rdy_load_ce))
		)
	)
	(_inst LD_ARITH_REG_I_CNTR7 0 1701(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 24))
			((C_REG_WIDTH)(_code 25))
			((C_RESET_VALUE)(_code 26))
			((C_LD_WIDTH)(_code 27))
			((C_LD_OFFSET)(_code 28))
			((C_AD_WIDTH)(_code 29))
			((C_AD_OFFSET)(_code 30))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(Tdev_valid_cnt))
			((LD)(Tdev_valid_data))
			((AD)(_code 31))
			((LOAD)(Tdev_valid_load))
			((OP)(Tdev_valid_load_ce))
		)
	)
	(_inst LD_ARITH_REG_I_CNTR8 0 1728(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 32))
			((C_REG_WIDTH)(_code 33))
			((C_RESET_VALUE)(_code 34))
			((C_LD_WIDTH)(_code 35))
			((C_LD_OFFSET)(_code 36))
			((C_AD_WIDTH)(_code 37))
			((C_AD_OFFSET)(_code 38))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(Tads_cnt))
			((LD)(Tads_data))
			((AD)(_code 39))
			((LOAD)(Tads_load))
			((OP)(Tads_load_ce))
		)
	)
	(_inst LD_ARITH_REG_I_CNTR12 0 1752(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 40))
			((C_REG_WIDTH)(_code 41))
			((C_RESET_VALUE)(_code 42))
			((C_LD_WIDTH)(_code 43))
			((C_LD_OFFSET)(_code 44))
			((C_AD_WIDTH)(_code 45))
			((C_AD_OFFSET)(_code 46))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(Taddr_data_cs_hold_cnt))
			((LD)(Taddr_data_cs_hold_count))
			((AD)(_code 47))
			((LOAD)(Tdata_hold_load))
			((OP)(Tdata_hold_load_ce))
		)
	)
	(_inst LD_ARITH_REG_I_MUXED_CNTR5 0 1784(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 48))
			((C_REG_WIDTH)(_code 49))
			((C_RESET_VALUE)(_code 50))
			((C_LD_WIDTH)(_code 51))
			((C_LD_OFFSET)(_code 52))
			((C_AD_WIDTH)(_code 53))
			((C_AD_OFFSET)(_code 54))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(Twr_muxed_rec_cnt))
			((LD)(Twr_recovery_muxed_data))
			((AD)(_code 55))
			((LOAD)(Twr_recovery_load))
			((OP)(Twr_muxed_recovery_load_ce))
		)
	)
	(_inst LD_ARITH_REG_I_NON_MUXED_CNTR5 0 1818(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 56))
			((C_REG_WIDTH)(_code 57))
			((C_RESET_VALUE)(_code 58))
			((C_LD_WIDTH)(_code 59))
			((C_LD_OFFSET)(_code 60))
			((C_AD_WIDTH)(_code 61))
			((C_AD_OFFSET)(_code 62))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(Twr_non_muxed_rec_cnt))
			((LD)(Twr_recovery_non_muxed_data))
			((AD)(_code 63))
			((LOAD)(Twr_recovery_load))
			((OP)(Twr_non_muxed_recovery_load_ce))
		)
	)
	(_inst LD_ARITH_REG_I_MUXED_CNTR9 0 1852(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 64))
			((C_REG_WIDTH)(_code 65))
			((C_RESET_VALUE)(_code 66))
			((C_LD_WIDTH)(_code 67))
			((C_LD_OFFSET)(_code 68))
			((C_AD_WIDTH)(_code 69))
			((C_AD_OFFSET)(_code 70))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(Trd_muxed_rec_cnt))
			((LD)(Trd_recovery_muxed_data))
			((AD)(_code 71))
			((LOAD)(Trd_recovery_load))
			((OP)(Trd_muxed_recovery_load_ce))
		)
	)
	(_inst LD_ARITH_REG_I_NON_MUXED_CNTR9 0 1887(_ent . ld_arith_reg)
		(_gen
			((C_ADD_SUB_NOT)(_code 72))
			((C_REG_WIDTH)(_code 73))
			((C_RESET_VALUE)(_code 74))
			((C_LD_WIDTH)(_code 75))
			((C_LD_OFFSET)(_code 76))
			((C_AD_WIDTH)(_code 77))
			((C_AD_OFFSET)(_code 78))
		)
		(_port
			((CK)(Clk))
			((RST)(Rst))
			((Q)(Trd_non_muxed_rec_cnt))
			((LD)(Trd_recovery_non_muxed_data))
			((AD)(_code 79))
			((LOAD)(Trd_recovery_load))
			((OP)(Trd_non_muxed_recovery_load_ce))
		)
	)
	(_object
		(_gen(_int C_ADDR_TH_CNT_WIDTH -1 0 1484(_ent gms)))
		(_gen(_int C_ADDR_DATA_CS_TH_CNT_WIDTH -1 0 1485(_ent gms)))
		(_gen(_int C_CONTROL_CNT_WIDTH -1 0 1486(_ent gms)))
		(_gen(_int C_DEV_VALID_CNT_WIDTH -1 0 1487(_ent gms)))
		(_gen(_int C_DEV_RDY_CNT_WIDTH -1 0 1488(_ent gms)))
		(_gen(_int C_ADS_CNT_WIDTH -1 0 1489(_ent gms)))
		(_gen(_int C_WR_REC_NM_CNT_WIDTH -1 0 1490(_ent gms)))
		(_gen(_int C_RD_REC_NM_CNT_WIDTH -1 0 1491(_ent gms)))
		(_gen(_int C_WR_REC_M_CNT_WIDTH -1 0 1492(_ent gms)))
		(_gen(_int C_RD_REC_M_CNT_WIDTH -1 0 1493(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_TH_CNT_WIDTH-1}~12 0 1498(_array -2((_to i 0 c 80)))))
		(_port(_int Taddr_hold_count 0 0 1498(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_DATA_CS_TH_CNT_WIDTH-1}~12 0 1499(_array -2((_to i 0 c 81)))))
		(_port(_int Taddr_data_cs_hold_count 1 0 1499(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_CONTROL_CNT_WIDTH-1}~12 0 1501(_array -2((_to i 0 c 82)))))
		(_port(_int Tcontrol_width_data 2 0 1501(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DEV_VALID_CNT_WIDTH-1}~12 0 1502(_array -2((_to i 0 c 83)))))
		(_port(_int Tdev_valid_data 3 0 1502(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DEV_RDY_CNT_WIDTH-1}~12 0 1503(_array -2((_to i 0 c 84)))))
		(_port(_int Tdevrdy_width_data 4 0 1503(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADS_CNT_WIDTH-1}~12 0 1504(_array -2((_to i 0 c 85)))))
		(_port(_int Tads_data 5 0 1504(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WR_REC_M_CNT_WIDTH-1}~12 0 1506(_array -2((_to i 0 c 86)))))
		(_port(_int Twr_recovery_muxed_data 6 0 1506(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WR_REC_NM_CNT_WIDTH-1}~12 0 1508(_array -2((_to i 0 c 87)))))
		(_port(_int Twr_recovery_non_muxed_data 7 0 1508(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RD_REC_M_CNT_WIDTH-1}~12 0 1510(_array -2((_to i 0 c 88)))))
		(_port(_int Trd_recovery_muxed_data 8 0 1510(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RD_REC_NM_CNT_WIDTH-1}~12 0 1512(_array -2((_to i 0 c 89)))))
		(_port(_int Trd_recovery_non_muxed_data 9 0 1512(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_TH_CNT_WIDTH-1}~122 0 1515(_array -2((_to i 0 c 90)))))
		(_port(_int Taddr_hold_cnt 10 0 1515(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_CONTROL_CNT_WIDTH-1}~124 0 1516(_array -2((_to i 0 c 91)))))
		(_port(_int Tcontrol_wdth_cnt 11 0 1516(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DEV_RDY_CNT_WIDTH-1}~126 0 1517(_array -2((_to i 0 c 92)))))
		(_port(_int Tdevrdy_wdth_cnt 12 0 1517(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WR_REC_M_CNT_WIDTH-1}~128 0 1519(_array -2((_to i 0 c 93)))))
		(_port(_int Twr_muxed_rec_cnt 13 0 1519(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RD_REC_M_CNT_WIDTH-1}~1210 0 1520(_array -2((_to i 0 c 94)))))
		(_port(_int Trd_muxed_rec_cnt 14 0 1520(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WR_REC_NM_CNT_WIDTH-1}~1212 0 1521(_array -2((_to i 0 c 95)))))
		(_port(_int Twr_non_muxed_rec_cnt 15 0 1521(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RD_REC_NM_CNT_WIDTH-1}~1214 0 1522(_array -2((_to i 0 c 96)))))
		(_port(_int Trd_non_muxed_rec_cnt 16 0 1522(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DEV_VALID_CNT_WIDTH-1}~1216 0 1524(_array -2((_to i 0 c 97)))))
		(_port(_int Tdev_valid_cnt 17 0 1524(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADS_CNT_WIDTH-1}~1218 0 1525(_array -2((_to i 0 c 98)))))
		(_port(_int Tads_cnt 18 0 1525(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_DATA_CS_TH_CNT_WIDTH-1}~1220 0 1526(_array -2((_to i 0 c 99)))))
		(_port(_int Taddr_data_cs_hold_cnt 19 0 1526(_ent(_out))))
		(_port(_int Taddr_hold_load -2 0 1529(_ent(_in))))
		(_port(_int Tdata_hold_load -2 0 1530(_ent(_in))))
		(_port(_int Tcontrol_load -2 0 1531(_ent(_in))))
		(_port(_int Tdev_valid_load -2 0 1532(_ent(_in))))
		(_port(_int Tdev_rdy_load -2 0 1533(_ent(_in))))
		(_port(_int Tads_load -2 0 1534(_ent(_in))))
		(_port(_int Twr_recovery_load -2 0 1535(_ent(_in))))
		(_port(_int Trd_recovery_load -2 0 1536(_ent(_in))))
		(_port(_int Taddr_hold_load_ce -2 0 1538(_ent(_in))))
		(_port(_int Tdata_hold_load_ce -2 0 1539(_ent(_in))))
		(_port(_int Tcontrol_load_ce -2 0 1540(_ent(_in))))
		(_port(_int Tdev_valid_load_ce -2 0 1541(_ent(_in))))
		(_port(_int Tdev_rdy_load_ce -2 0 1542(_ent(_in))))
		(_port(_int Tads_load_ce -2 0 1543(_ent(_in))))
		(_port(_int Twr_muxed_recovery_load_ce -2 0 1545(_ent(_in))))
		(_port(_int Trd_muxed_recovery_load_ce -2 0 1546(_ent(_in))))
		(_port(_int Twr_non_muxed_recovery_load_ce -2 0 1547(_ent(_in))))
		(_port(_int Trd_non_muxed_recovery_load_ce -2 0 1548(_ent(_in))))
		(_port(_int Clk -2 0 1551(_ent(_in))))
		(_port(_int Rst -2 0 1552(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_TH_CNT_WIDTH-1}~13 0 1564(_array -2((_to i 0 c 100)))))
		(_cnst(_int ADDR_TH_CNTR2_RST 20 0 1564(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_CONTROL_CNT_WIDTH-1}~13 0 1567(_array -2((_to i 0 c 101)))))
		(_cnst(_int CONTROL_TH_CNTR3_RST 21 0 1567(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DEV_RDY_CNT_WIDTH-1}~13 0 1570(_array -2((_to i 0 c 102)))))
		(_cnst(_int DEV_RDY_CNTR4_RST 22 0 1570(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_DEV_VALID_CNT_WIDTH-1}~13 0 1573(_array -2((_to i 0 c 103)))))
		(_cnst(_int DEV_VALID_CNTR7_RST 23 0 1573(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADS_CNT_WIDTH-1}~13 0 1576(_array -2((_to i 0 c 104)))))
		(_cnst(_int ADS_CNTR8_RST 24 0 1576(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_DATA_CS_TH_CNT_WIDTH-1}~13 0 1580(_array -2((_to i 0 c 105)))))
		(_cnst(_int ADDR_DATA_CS_TH_CNTR12_RST 25 0 1579(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RD_REC_M_CNT_WIDTH-1}~13 0 1585(_array -2((_to i 0 c 106)))))
		(_cnst(_int RD_MUXED_RECOVERY_CNTR9_RST 26 0 1584(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_RD_REC_NM_CNT_WIDTH-1}~13 0 1588(_array -2((_to i 0 c 107)))))
		(_cnst(_int RD_NON_MUXED_RECOVERY_CNTR9_RST 27 0 1587(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WR_REC_M_CNT_WIDTH-1}~13 0 1594(_array -2((_to i 0 c 108)))))
		(_cnst(_int WR_MUXED_RECOVERY_CNTR5_RST 28 0 1593(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_WR_REC_NM_CNT_WIDTH-1}~13 0 1597(_array -2((_to i 0 c 109)))))
		(_cnst(_int WR_NON_MUXED_RECOVERY_CNTR5_RST 29 0 1596(_arch((_others(i 2))))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(3)
	)
	(_model . imp 110 -1)
)
V 000044 55 21597         1580965198182 imp
(_unit VHDL(sync_cntl 0 2101(imp 0 2186))
	(_version vde)
	(_time 1580965198183 2020.02.05 22:59:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_epc_v2_0/hdl/axi_epc_v2_0_vh_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code aeadacf8f2f9afb8adafaaa1bdf4aaa9aaa8fda9ada9a7)
	(_ent
		(_time 1580965198178)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -6 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -6 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -6 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -6 1 66343(_ent((i 0)))))
				(_port(_int Q -7 1 66343(_ent (_out(_code 46)))))
				(_port(_int C -7 1 66343(_ent (_in))))
				(_port(_int CE -7 1 66343(_ent (_in))))
				(_port(_int D -7 1 66343(_ent (_in))))
				(_port(_int R -7 1 66343(_ent (_in))))
			)
		)
	)
	(_generate NO_DEV_SYNC_GEN 0 2480(_if 47)
		(_object
			(_prcs
				(line__2482(_arch 0 0 2482(_assignment(_alias((IP_sync_req_rst)(_string \"1"\)))(_trgt(13)))))
				(line__2483(_arch 1 0 2483(_assignment(_alias((IP_sync_Wrack)(_string \"0"\)))(_trgt(14)))))
				(line__2484(_arch 2 0 2484(_assignment(_alias((IP_sync_Rdack)(_string \"0"\)))(_trgt(15)))))
				(line__2485(_arch 3 0 2485(_assignment(_alias((IP_sync_errack)(_string \"0"\)))(_trgt(17)))))
				(line__2487(_arch 4 0 2487(_assignment(_alias((Sync_addr_cnt_ld)(_string \"0"\)))(_trgt(18)))))
				(line__2488(_arch 5 0 2488(_assignment(_alias((Sync_addr_cnt_ce)(_string \"0"\)))(_trgt(19)))))
				(line__2490(_arch 6 0 2490(_assignment(_alias((Sync_en)(_string \"0"\)))(_trgt(20)))))
				(line__2492(_arch 7 0 2492(_assignment(_alias((Sync_ADS)(_string \"0"\)))(_trgt(24)))))
				(line__2493(_arch 8 0 2493(_assignment(_trgt(25)))))
				(line__2494(_arch 9 0 2494(_assignment(_alias((Sync_RNW)(_string \"1"\)))(_trgt(26)))))
				(line__2495(_arch 10 0 2495(_assignment(_alias((Sync_Burst)(_string \"0"\)))(_trgt(27)))))
				(line__2496(_arch 11 0 2496(_assignment(_alias((Sync_addr_ph)(_string \"0"\)))(_trgt(28)))))
				(line__2497(_arch 12 0 2497(_assignment(_alias((Sync_data_oe)(_string \"0"\)))(_trgt(29)))))
			)
		)
	)
	(_generate SOME_DEV_SYNC_GEN 0 2507(_if 48)
		(_generate NO_PRH_DWIDTH_MATCH_GEN 0 2787(_if 49)
			(_object
				(_prcs
					(line__2788(_arch 19 0 2788(_assignment(_alias((sync_cycle)(_string \"0"\)))(_trgt(47)))))
					(line__2789(_arch 20 0 2789(_assignment(_alias((sync_burst_i)(_string \"0"\)))(_trgt(36)))))
				)
			)
		)
		(_generate PRH_DWIDTH_MATCH_GEN 0 2798(_if 50)
			(_generate SYNC_CYCLE_BIT_RST_GEN 0 2806(_for 31 )
				(_object
					(_cnst(_int i 31 0 2806(_arch)))
					(_prcs
						(line__2807(_arch 21 0 2807(_assignment(_trgt(44(_object 69)))(_sens(21(_object 69))(3))(_read(21(_object 69))))))
					)
				)
				(_part (21(_object 69))
				)
			)
			(_generate SYNC_CYCLE_BIT_GEN 0 2816(_for 32 )
				(_object
					(_cnst(_int i 32 0 2816(_arch)))
					(_prcs
						(SYNC_CYCLE_BIT_PROCESS(_arch 22 0 2822(_prcs(_trgt(45(_object 70))(45(_object 70)))(_sens(2)(4(_object 70))(44(_object 70))(44(_object 70)))(_dssslsensitivity 1)(_read(4(_object 70))(43)(44(_object 70))))))
					)
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_SPLB_NATIVE_DWIDTH/8-1~13 0 2806(_scalar (_to i 0 c 51))))
				(_type(_int ~INTEGER~range~0~to~C_SPLB_NATIVE_DWIDTH/8-1~1326 0 2816(_scalar (_to i 0 c 52))))
				(_var(_int next_access -1 0 2845(_prcs 0)))
				(_var(_int next_to_next -1 0 2846(_prcs 0)))
				(_var(_int cycle_on -2 0 2848(_prcs 0)))
				(_var(_int next_cycle_on -2 0 2849(_prcs 0)))
				(_prcs
					(SYNC_CYCLE_EN_PROCESS(_arch 23 0 2842(_prcs(_simple)(_trgt(35)(46))(_sens(22)(11)(37)(45)))))
					(line__2920(_arch 24 0 2920(_assignment(_trgt(47))(_sens(10)(46)))))
					(line__2921(_arch 25 0 2921(_assignment(_trgt(36))(_sens(7)(9)(10)(35)(41)))))
				)
			)
		)
		(_generate SYNC_ACK_NO_PRH_CLK_GEN 0 2935(_if 53)
			(_object
				(_prcs
					(line__2938(_arch 26 0 2938(_assignment(_alias((IP_sync_req_rst)(_string \"1"\)))(_trgt(13)))))
					(SYNC_ACK_NO_PRH_CLK_PROCESS(_arch 27 0 2947(_prcs(_trgt(17)(50))(_sens(2)(3)(48)(56))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate SYNC_ACK_PRH_CLK_GEN 0 2970(_if 54)
			(_inst REG_SYNC_ACK 0 3033(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(local_sync_ack_d1))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(local_sync_ack))
					((R)(local_sync_ack_rst))
				)
				(_use(_ent unisim FDRE)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_inst REG_SYNC_ERRACK 0 3062(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(local_sync_errack_d1))
					((C)(Bus2IP_Clk))
					((CE)((i 3)))
					((D)(local_sync_errack))
					((R)(local_sync_ack_rst))
				)
				(_use(_ent unisim FDRE)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_prcs
					(SYNC_REQ_RST_PROCESS(_arch 28 0 2983(_prcs(_simple)(_trgt(13))(_sens(31)))))
					(SYNC_ACK_PRH_CLK_PROCESS(_arch 29 0 2998(_prcs(_trgt(49)(57))(_sens(2)(3)(48)(56))(_dssslsensitivity 1))))
					(line__3017(_arch 30 0 3017(_assignment(_trgt(77))(_sens(16)(1)))))
					(ACK_HOLD_GEN_PROCESS(_arch 31 0 3019(_prcs(_trgt(75))(_sens(0)(77))(_dssslsensitivity 1)(_read(49)))))
					(line__3029(_arch 32 0 3029(_assignment(_trgt(51))(_sens(49)(75)(77)))))
					(line__3031(_arch 33 0 3031(_assignment(_trgt(52))(_sens(16)(1)))))
					(ERRACK_HOLD_GEN_PROCESS(_arch 34 0 3049(_prcs(_trgt(76))(_sens(0)(77))(_dssslsensitivity 1)(_read(57)))))
					(line__3059(_arch 35 0 3059(_assignment(_trgt(58))(_sens(57)(76)(77)))))
					(DOUBLE_SYNC_PROCESS(_arch 36 0 3076(_prcs(_trgt(54)(55)(61)(62))(_sens(0)(52)(53)(54)(60)(61))(_dssslsensitivity 1))))
					(line__3098(_arch 37 0 3098(_assignment(_trgt(50))(_sens(54)(55)))))
					(line__3099(_arch 38 0 3099(_assignment(_trgt(17))(_sens(61)(62)))))
				)
			)
		)
		(_inst I_SYNC_DEV_ADS_ASSERT_CNT 0 3120(_ent . ld_arith_reg)
			(_gen
				((C_ADD_SUB_NOT)(_code 55))
				((C_REG_WIDTH)(_code 56))
				((C_RESET_VALUE)(_code 57))
				((C_LD_WIDTH)(_code 58))
				((C_LD_OFFSET)(_code 59))
				((C_AD_WIDTH)(_code 60))
				((C_AD_OFFSET)(_code 61))
			)
			(_port
				((CK)(Local_Clk))
				((RST)(Local_Rst))
				((Q)(dev_ads_assert_addrcnt))
				((LD)(dev_ads_assert_ld_val))
				((AD)(_code 62))
				((LOAD)(dev_ads_assert_addrcnt_ld))
				((OP)(dev_ads_assert_addrcnt_ce))
			)
		)
		(_inst I_SYNC_DEV_ADS_DEASSERT_CNT 0 3156(_ent . ld_arith_reg)
			(_gen
				((C_ADD_SUB_NOT)(_code 63))
				((C_REG_WIDTH)(_code 64))
				((C_RESET_VALUE)(_code 65))
				((C_LD_WIDTH)(_code 66))
				((C_LD_OFFSET)(_code 67))
				((C_AD_WIDTH)(_code 68))
				((C_AD_OFFSET)(_code 69))
			)
			(_port
				((CK)(Local_Clk))
				((RST)(Local_Rst))
				((Q)(dev_ads_deassert_addrcnt))
				((LD)(dev_ads_deassert_ld_val))
				((AD)(_code 70))
				((LOAD)(dev_ads_deassert_addrcnt_ld))
				((OP)(dev_ads_deassert_addrcnt_ce))
			)
		)
		(_inst I_SYNC_DEV_RDY_CNT 0 3192(_ent . ld_arith_reg)
			(_gen
				((C_ADD_SUB_NOT)(_code 71))
				((C_REG_WIDTH)(_code 72))
				((C_RESET_VALUE)(_code 73))
				((C_LD_WIDTH)(_code 74))
				((C_LD_OFFSET)(_code 75))
				((C_AD_WIDTH)(_code 76))
				((C_AD_OFFSET)(_code 77))
			)
			(_port
				((CK)(Local_Clk))
				((RST)(Local_Rst))
				((Q)(dev_rdy_addrcnt))
				((LD)(dev_rdy_ld_val))
				((AD)(_code 78))
				((LOAD)(dev_rdy_addrcnt_ld))
				((OP)(dev_rdy_addrcnt_ce))
			)
		)
		(_object
			(_prcs
				(SYNC_SM_CMB_PROCESS(_arch 13 0 2517(_prcs(_simple)(_trgt(18)(19)(30)(32)(33)(37)(39)(40)(41)(43)(48)(56)(63)(64)(67)(68)(71)(72))(_sens(12)(23)(6)(7)(9)(10)(31)(47)(65)(69)(73)))))
				(line__2728(_arch 14 0 2728(_assignment(_alias((Sync_en)(sync_en_i)))(_simpleassign BUF)(_trgt(20))(_sens(37)))))
				(line__2729(_arch 15 0 2729(_assignment(_trgt(38))(_sens(8)(41)))))
				(line__2730(_arch 16 0 2730(_assignment(_trgt(42))(_sens(6)(8)(39)(40)(41)))))
				(SYNC_CS_SEL_PROCESS(_arch 17 0 2742(_prcs(_simple)(_trgt(34))(_sens(5)(33))(_read(34)))))
				(SYNC_SM_REG_PROCESS(_arch 18 0 2757(_prcs(_trgt(24)(25)(26)(27)(28)(29)(31))(_sens(2)(3)(30)(32)(34)(36)(38)(39)(42))(_dssslsensitivity 1))))
				(DEV_ADS_ASSERT_CNT_SEL_PROCESS(_arch 39 0 3109(_prcs(_simple)(_trgt(70))(_sens(5)))))
				(DEV_ADS_DEASSERT_CNT_SEL_PROCESS(_arch 40 0 3145(_prcs(_simple)(_trgt(74))(_sens(5)))))
				(DEV_RDY_CNT_SEL_PROCESS(_arch 41 0 3181(_prcs(_simple)(_trgt(66))(_sens(5)))))
				(line__3213(_arch 42 0 3213(_assignment(_trgt(14))(_sens(8)(50)))))
				(line__3214(_arch 43 0 3214(_assignment(_trgt(15))(_sens(8)(50)))))
			)
		)
	)
	(_object
		(_gen(_int C_SPLB_NATIVE_DWIDTH -1 0 2103(_ent gms)))
		(_gen(_int C_NUM_PERIPHERALS -1 0 2104(_ent gms)))
		(_gen(_int C_PRH_CLK_SUPPORT -1 0 2105(_ent gms)))
		(_gen(_int C_PRH0_ADDR_TSU -1 0 2107(_ent)))
		(_gen(_int C_PRH1_ADDR_TSU -1 0 2108(_ent)))
		(_gen(_int C_PRH2_ADDR_TSU -1 0 2109(_ent)))
		(_gen(_int C_PRH3_ADDR_TSU -1 0 2110(_ent)))
		(_gen(_int C_PRH0_ADDR_TH -1 0 2112(_ent)))
		(_gen(_int C_PRH1_ADDR_TH -1 0 2113(_ent)))
		(_gen(_int C_PRH2_ADDR_TH -1 0 2114(_ent)))
		(_gen(_int C_PRH3_ADDR_TH -1 0 2115(_ent)))
		(_gen(_int C_PRH0_ADS_WIDTH -1 0 2117(_ent)))
		(_gen(_int C_PRH1_ADS_WIDTH -1 0 2118(_ent)))
		(_gen(_int C_PRH2_ADS_WIDTH -1 0 2119(_ent)))
		(_gen(_int C_PRH3_ADS_WIDTH -1 0 2120(_ent)))
		(_gen(_int C_PRH0_RDY_WIDTH -1 0 2122(_ent)))
		(_gen(_int C_PRH1_RDY_WIDTH -1 0 2123(_ent)))
		(_gen(_int C_PRH2_RDY_WIDTH -1 0 2124(_ent)))
		(_gen(_int C_PRH3_RDY_WIDTH -1 0 2125(_ent)))
		(_gen(_int LOCAL_CLK_PERIOD_PS -1 0 2127(_ent gms)))
		(_gen(_int MAX_PERIPHERALS -1 0 2128(_ent)))
		(_gen(_int ADDRCNT_WIDTH -1 0 2129(_ent gms)))
		(_gen(_int NO_PRH_SYNC -1 0 2130(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 2131(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int PRH_SYNC 0 0 2131(_ent gms)))
		(_gen(_int NO_PRH_DWIDTH_MATCH -1 0 2132(_ent gms)))
		(_port(_int Bus2IP_Clk -2 0 2136(_ent(_in)(_event))))
		(_port(_int Bus2IP_Rst -2 0 2137(_ent(_in))))
		(_port(_int Local_Clk -2 0 2139(_ent(_in)(_event))))
		(_port(_int Local_Rst -2 0 2140(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/8-1}~12 0 2142(_array -2((_to i 0 c 79)))))
		(_port(_int Bus2IP_BE 1 0 2142(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~12 0 2144(_array -2((_to i 0 c 80)))))
		(_port(_int Dev_id 2 0 2144(_ent(_in))))
		(_port(_int Dev_in_access -2 0 2145(_ent(_in))))
		(_port(_int Dev_fifo_access -2 0 2146(_ent(_in))))
		(_port(_int Dev_rnw -2 0 2147(_ent(_in))))
		(_port(_int Dev_bus_multiplex -2 0 2148(_ent(_in))))
		(_port(_int Dev_dwidth_match -2 0 2149(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 2150(_array -2((_to i 0 i 2)))))
		(_port(_int Dev_dbus_width 3 0 2150(_ent(_in))))
		(_port(_int IPIC_sync_req -2 0 2152(_ent(_in))))
		(_port(_int IP_sync_req_rst -2 0 2153(_ent(_out))))
		(_port(_int IP_sync_Wrack -2 0 2155(_ent(_out))))
		(_port(_int IP_sync_Rdack -2 0 2156(_ent(_out))))
		(_port(_int IPIC_sync_ack_rst -2 0 2157(_ent(_in))))
		(_port(_int IP_sync_errack -2 0 2159(_ent(_out))))
		(_port(_int Sync_addr_cnt_ld -2 0 2161(_ent(_out))))
		(_port(_int Sync_addr_cnt_ce -2 0 2162(_ent(_out))))
		(_port(_int Sync_en -2 0 2164(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/8-1}~122 0 2165(_array -2((_to i 0 c 81)))))
		(_port(_int Sync_ce 4 0 2165(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~ADDRCNT_WIDTH-1}~12 0 2167(_array -2((_to i 0 c 82)))))
		(_port(_int Steer_index 5 0 2167(_ent(_in))))
		(_port(_int Dev_Rdy -2 0 2169(_ent(_in))))
		(_port(_int Sync_ADS -2 0 2171(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~124 0 2172(_array -2((_to i 0 c 83)))))
		(_port(_int Sync_CS_n 6 0 2172(_ent(_out))))
		(_port(_int Sync_RNW -2 0 2173(_ent(_out))))
		(_port(_int Sync_Burst -2 0 2174(_ent(_out))))
		(_port(_int Sync_addr_ph -2 0 2176(_ent(_out))))
		(_port(_int Sync_data_oe -2 0 2177(_ent(_out))))
		(_cnst(_int BYTE_SIZE -1 0 2247(_arch((i 8)))))
		(_cnst(_int ADS_ASSERT_CNT0 -1 0 2249(_arch gms(_code 84))))
		(_cnst(_int ADS_ASSERT_CNT1 -1 0 2252(_arch gms(_code 85))))
		(_cnst(_int ADS_ASSERT_CNT2 -1 0 2255(_arch gms(_code 86))))
		(_cnst(_int ADS_ASSERT_CNT3 -1 0 2258(_arch gms(_code 87))))
		(_cnst(_int ADS_ASSERT_CNT_WIDTH0 -1 0 2262(_arch gms(_code 88))))
		(_cnst(_int ADS_ASSERT_CNT_WIDTH1 -1 0 2263(_arch gms(_code 89))))
		(_cnst(_int ADS_ASSERT_CNT_WIDTH2 -1 0 2264(_arch gms(_code 90))))
		(_cnst(_int ADS_ASSERT_CNT_WIDTH3 -1 0 2265(_arch gms(_code 91))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~13 0 2268(_array -1((_to i 0 c 92)))))
		(_cnst(_int ADS_ASSERT_CNT_WIDTH_ARRAY 7 0 2267(_arch gms(_code 93))))
		(_cnst(_int MAX_ADS_ASSERT_CNT_WIDTH -1 0 2275(_arch gms(_code 94))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_ASSERT_CNT_WIDTH-1}~13 0 2281(_array -2((_to i 0 c 95)))))
		(_type(_int SLV_ADS_ASSERT_ARRAY_TYPE 0 2280(_array 8((_uto i 0 i 2147483647)))))
		(_type(_int ~SLV_ADS_ASSERT_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~13 0 2284(_array 8((_to i 0 c 96)))))
		(_cnst(_int ADS_ASSERT_DELAY_CNT_ARRAY 10 0 2283(_arch gms(_code 97))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_ASSERT_CNT_WIDTH-1}~133 0 2292(_array -2((_to i 0 c 98)))))
		(_cnst(_int DEV_ADS_ASSERT_ADDRCNT_RST_VAL 11 0 2291(_arch((_others(i 2))))))
		(_cnst(_int ADS_DEASSERT_CNT0 -1 0 2295(_arch gms(_code 99))))
		(_cnst(_int ADS_DEASSERT_CNT1 -1 0 2296(_arch gms(_code 100))))
		(_cnst(_int ADS_DEASSERT_CNT2 -1 0 2297(_arch gms(_code 101))))
		(_cnst(_int ADS_DEASSERT_CNT3 -1 0 2298(_arch gms(_code 102))))
		(_cnst(_int ADS_DEASSERT_CNT_WIDTH0 -1 0 2300(_arch gms(_code 103))))
		(_cnst(_int ADS_DEASSERT_CNT_WIDTH1 -1 0 2301(_arch gms(_code 104))))
		(_cnst(_int ADS_DEASSERT_CNT_WIDTH2 -1 0 2302(_arch gms(_code 105))))
		(_cnst(_int ADS_DEASSERT_CNT_WIDTH3 -1 0 2303(_arch gms(_code 106))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~135 0 2306(_array -1((_to i 0 c 107)))))
		(_cnst(_int ADS_DEASSERT_CNT_WIDTH_ARRAY 12 0 2305(_arch gms(_code 108))))
		(_cnst(_int MAX_ADS_DEASSERT_CNT_WIDTH -1 0 2313(_arch gms(_code 109))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_DEASSERT_CNT_WIDTH-1}~13 0 2319(_array -2((_to i 0 c 110)))))
		(_type(_int SLV_ADS_DEASSERT_ARRAY_TYPE 0 2318(_array 13((_uto i 0 i 2147483647)))))
		(_type(_int ~SLV_ADS_DEASSERT_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~13 0 2322(_array 13((_to i 0 c 111)))))
		(_cnst(_int ADS_DEASSERT_DELAY_CNT_ARRAY 15 0 2321(_arch gms(_code 112))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_DEASSERT_CNT_WIDTH-1}~138 0 2331(_array -2((_to i 0 c 113)))))
		(_cnst(_int DEV_ADS_DEASSERT_ADDRCNT_RST_VAL 16 0 2330(_arch((_others(i 2))))))
		(_cnst(_int RDY_CNT0 -1 0 2333(_arch gms(_code 114))))
		(_cnst(_int RDY_CNT1 -1 0 2334(_arch gms(_code 115))))
		(_cnst(_int RDY_CNT2 -1 0 2335(_arch gms(_code 116))))
		(_cnst(_int RDY_CNT3 -1 0 2336(_arch gms(_code 117))))
		(_cnst(_int RDY_CNT_WIDTH0 -1 0 2338(_arch gms(_code 118))))
		(_cnst(_int RDY_CNT_WIDTH1 -1 0 2339(_arch gms(_code 119))))
		(_cnst(_int RDY_CNT_WIDTH2 -1 0 2340(_arch gms(_code 120))))
		(_cnst(_int RDY_CNT_WIDTH3 -1 0 2341(_arch gms(_code 121))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~1310 0 2343(_array -1((_to i 0 c 122)))))
		(_cnst(_int RDY_CNT_WIDTH_ARRAY 17 0 2343(_arch gms(_code 123))))
		(_cnst(_int MAX_RDY_CNT_WIDTH -1 0 2350(_arch gms(_code 124))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_CNT_WIDTH-1}~13 0 2355(_array -2((_to i 0 c 125)))))
		(_type(_int SLV_RDY_ARRAY_TYPE 0 2354(_array 18((_uto i 0 i 2147483647)))))
		(_type(_int ~SLV_RDY_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~13 0 2357(_array 18((_to i 0 c 126)))))
		(_cnst(_int RDY_DELAY_CNT_ARRAY 20 0 2357(_arch gms(_code 127))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_CNT_WIDTH-1}~1313 0 2364(_array -2((_to i 0 c 128)))))
		(_cnst(_int DEV_RDY_ADDRCNT_RST_VAL 21 0 2364(_arch((_others(i 2))))))
		(_type(_int SYNC_SM_TYPE 0 2370(_enum1 idle ads_assert ads_deassert ads_pre_data_phase ads_data_phase ads_turn_around pre_data_phase data_phase ack_gen errack_gen turn_around (_to i 0 i 10))))
		(_sig(_int state_ns 22 0 2391(_arch(_uni((i 0))))))
		(_sig(_int state_cs 22 0 2392(_arch(_uni))))
		(_sig(_int sync_ads_i -2 0 2394(_arch(_uni((i 2))))))
		(_sig(_int sync_cs_i -2 0 2395(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~13 0 2396(_array -2((_to i 0 c 129)))))
		(_sig(_int sync_cs_n_i 23 0 2396(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_burst_en -2 0 2399(_arch(_uni((i 2))))))
		(_sig(_int sync_burst_i -2 0 2400(_arch(_uni((i 2))))))
		(_sig(_int sync_en_i -2 0 2402(_arch(_uni((i 2))))))
		(_sig(_int sync_wr -2 0 2403(_arch(_uni((i 2))))))
		(_sig(_int next_addr_ph -2 0 2405(_arch(_uni((i 2))))))
		(_sig(_int next_pre_data_ph -2 0 2406(_arch(_uni((i 2))))))
		(_sig(_int next_data_ph -2 0 2407(_arch(_uni((i 2))))))
		(_sig(_int sync_data_oe_i -2 0 2409(_arch(_uni((i 2))))))
		(_sig(_int sync_start -2 0 2411(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/8-1}~13 0 2412(_array -2((_to i 0 c 130)))))
		(_sig(_int sync_cycle_bit_rst 24 0 2412(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_cycle_bit 24 0 2414(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_cycle_en -2 0 2416(_arch(_uni((i 2))))))
		(_sig(_int sync_cycle -2 0 2417(_arch(_uni((i 2))))))
		(_sig(_int ack -2 0 2419(_arch(_uni((i 2))))))
		(_sig(_int sync_ack -2 0 2420(_arch(_uni((i 2))))))
		(_sig(_int ip_sync_ack_i -2 0 2421(_arch(_uni((i 2))))))
		(_sig(_int local_sync_ack -2 0 2422(_arch(_uni((i 2))))))
		(_sig(_int local_sync_ack_rst -2 0 2423(_arch(_uni((i 2))))))
		(_sig(_int local_sync_ack_d1 -2 0 2424(_arch(_uni((i 2))))))
		(_sig(_int local_sync_ack_d2 -2 0 2425(_arch(_uni((i 2))))))
		(_sig(_int local_sync_ack_d3 -2 0 2426(_arch(_uni((i 2))))))
		(_sig(_int errack -2 0 2428(_arch(_uni((i 2))))))
		(_sig(_int sync_errack -2 0 2429(_arch(_uni((i 2))))))
		(_sig(_int local_sync_errack -2 0 2430(_arch(_uni((i 2))))))
		(_sig(_int local_sync_errack_rst -2 0 2431(_arch(_uni((i 2))))))
		(_sig(_int local_sync_errack_d1 -2 0 2432(_arch(_uni((i 2))))))
		(_sig(_int local_sync_errack_d2 -2 0 2433(_arch(_uni((i 2))))))
		(_sig(_int local_sync_errack_d3 -2 0 2434(_arch(_uni((i 2))))))
		(_sig(_int dev_rdy_addrcnt_ld -2 0 2436(_arch(_uni((i 2))))))
		(_sig(_int dev_rdy_addrcnt_ce -2 0 2437(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_CNT_WIDTH-1}~1315 0 2438(_array -2((_to i 0 c 131)))))
		(_sig(_int dev_rdy_addrcnt 25 0 2438(_arch(_uni((_others(i 2)))))))
		(_sig(_int dev_rdy_ld_val 25 0 2440(_arch(_uni((_others(i 2)))))))
		(_sig(_int dev_ads_assert_addrcnt_ld -2 0 2443(_arch(_uni((i 2))))))
		(_sig(_int dev_ads_assert_addrcnt_ce -2 0 2444(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_ASSERT_CNT_WIDTH-1}~1317 0 2446(_array -2((_to i 0 c 132)))))
		(_sig(_int dev_ads_assert_addrcnt 26 0 2445(_arch(_uni((_others(i 2)))))))
		(_sig(_int dev_ads_assert_ld_val 26 0 2448(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_ASSERT_CNT_WIDTH-1}~1319 0 2452(_array -2((_to i 0 c 133)))))
		(_cnst(_int DEV_ADS_ASSERT_ADDRCNT_ZERO 27 0 2451(_arch gms(_code 134))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_DEASSERT_CNT_WIDTH-1}~1321 0 2455(_array -2((_to i 0 c 135)))))
		(_cnst(_int DEV_ADS_DEASSERT_ADDRCNT_ZERO 28 0 2454(_arch gms(_code 136))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_CNT_WIDTH-1}~1323 0 2457(_array -2((_to i 0 c 137)))))
		(_cnst(_int DEV_RDY_ADDRCNT_ZERO 29 0 2457(_arch gms(_code 138))))
		(_sig(_int dev_ads_deassert_addrcnt_ld -2 0 2461(_arch(_uni((i 2))))))
		(_sig(_int dev_ads_deassert_addrcnt_ce -2 0 2462(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_DEASSERT_CNT_WIDTH-1}~1325 0 2464(_array -2((_to i 0 c 139)))))
		(_sig(_int dev_ads_deassert_addrcnt 30 0 2463(_arch(_uni((_others(i 2)))))))
		(_sig(_int dev_ads_deassert_ld_val 30 0 2465(_arch(_uni((_others(i 2)))))))
		(_sig(_int sig1 -2 0 2467(_arch(_uni))))
		(_sig(_int sig2 -2 0 2468(_arch(_uni))))
		(_sig(_int temp_1_rst -2 0 2469(_arch(_uni))))
		(_subprogram
			(_int find_effective_max 44 0 2201(_arch(_func)))
			(_int find_effective_cnt 45 0 2228(_arch(_func)))
			(_ext max2(3 0))
			(_ext log2(3 6))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.INTEGER_ARRAY_TYPE(2 INTEGER_ARRAY_TYPE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(1 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(axi_lite_ipif_v3_0_4(ipif_pkg))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(197122)
		(131842)
		(3)
	)
	(_model . imp 140 -1)
)
V 000044 55 14772         1580965198195 imp
(_unit VHDL(ipic_if_decode 0 3411(imp 0 3491))
	(_version vde)
	(_time 1580965198196 2020.02.05 22:59:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_epc_v2_0/hdl/axi_epc_v2_0_vh_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code bebcb6ebebe9e3a8bdb8e0baa7e4e9bbe8b8bab8bbb8bd)
	(_ent
		(_time 1580965198193)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -4 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -4 1 66343(_ent((i 0)))))
				(_port(_int Q -5 1 66343(_ent (_out(_code 56)))))
				(_port(_int C -5 1 66343(_ent (_in))))
				(_port(_int CE -5 1 66343(_ent (_in))))
				(_port(_int D -5 1 66343(_ent (_in))))
				(_port(_int R -5 1 66343(_ent (_in))))
			)
		)
	)
	(_generate NO_DEV_SYNC_GEN 0 3647(_if 57)
		(_object
			(_prcs
				(line__3648(_arch 2 0 3648(_assignment(_alias((dev_sync_int)(_string \"0"\)))(_trgt(60)))))
				(line__3649(_arch 3 0 3649(_assignment(_alias((Dev_sync)(_string \"0"\)))(_trgt(15)))))
			)
		)
	)
	(_generate DEV_SYNC_GEN 0 3658(_if 58)
		(_object
			(_prcs
				(DEV_SYNC_PROCESS(_arch 4 0 3666(_prcs(_simple)(_trgt(60))(_sens(4)))))
				(REG_DEV_SYNC_PROCESS(_arch 5 0 3682(_prcs(_trgt(61))(_sens(0)(32)(60)(1))(_dssslsensitivity 1))))
				(line__3695(_arch 6 0 3695(_assignment(_alias((Dev_sync)(dev_sync_i)))(_simpleassign BUF)(_trgt(15))(_sens(61)))))
			)
		)
	)
	(_generate NO_DEV_BUS_MULTIPLEX_GEN 0 3705(_if 59)
		(_object
			(_prcs
				(line__3706(_arch 7 0 3706(_assignment(_alias((Dev_bus_multiplex)(_string \"0"\)))(_trgt(17)))))
			)
		)
	)
	(_generate DEV_BUS_MULTIPLEX_GEN 0 3715(_if 60)
		(_object
			(_prcs
				(DEV_BUS_MULTIPLEX_PROCESS(_arch 8 0 3723(_prcs(_simple)(_trgt(63))(_sens(4)))))
				(REG_DEV_BUS_MULTIPLEX_PROCESS(_arch 9 0 3739(_prcs(_trgt(64))(_sens(0)(32)(63)(1))(_dssslsensitivity 1))))
				(line__3752(_arch 10 0 3752(_assignment(_alias((Dev_bus_multiplex)(dev_bus_multiplex_i)))(_simpleassign BUF)(_trgt(17))(_sens(64)))))
			)
		)
	)
	(_generate NO_DEV_DWIDTH_MATCH_GEN 0 3763(_if 61)
		(_object
			(_prcs
				(line__3764(_arch 11 0 3764(_assignment(_alias((Dev_dwidth_match)(_string \"0"\)))(_trgt(18)))))
			)
		)
	)
	(_generate DEV_DWIDTH_MATCH_GEN 0 3773(_if 62)
		(_object
			(_prcs
				(DEV_DWIDTH_MATCH_PROCESS(_arch 12 0 3782(_prcs(_simple)(_trgt(65))(_sens(4)))))
				(REG_DEV_DWIDTH_MATCH_PROCESS(_arch 13 0 3798(_prcs(_trgt(66))(_sens(0)(32)(65)(1))(_dssslsensitivity 1))))
				(line__3811(_arch 14 0 3811(_assignment(_alias((Dev_dwidth_match)(dev_dwidth_match_i)))(_simpleassign BUF)(_trgt(18))(_sens(66)))))
			)
		)
	)
	(_generate ASYNC_REQ_GEN 0 3878(_if 63)
		(_object
			(_prcs
				(DELAY_ASYNC_WR_ACK_PROCESS(_arch 20 0 3886(_prcs(_trgt(33)(34)(35)(36))(_sens(0)(30)(33)(34)(35)(1)(26))(_dssslsensitivity 1))))
				(DELAY_ASYNC_RD_ACK_PROCESS(_arch 21 0 3909(_prcs(_trgt(37)(38)(39)(40))(_sens(0)(30)(37)(38)(39)(1)(27))(_dssslsensitivity 1))))
				(line__3930(_arch 22 0 3930(_assignment(_trgt(41))(_sens(30)(36)(40)))))
				(line__3934(_arch 23 0 3934(_assignment(_trgt(42))(_sens(30)(32)(41)(60)))))
				(ASYNC_REQ_PROCESS(_arch 24 0 3945(_prcs(_trgt(43))(_sens(0)(30)(42)(1)(26)(27))(_dssslsensitivity 1))))
				(line__3961(_arch 25 0 3961(_assignment(_trgt(21))(_sens(43)(60)))))
				(line__3962(_arch 26 0 3962(_assignment(_trgt(14))(_sens(30)(60)))))
			)
		)
	)
	(_generate NO_ASYNC_REQ_GEN 0 3973(_if 64)
		(_object
			(_prcs
				(line__3975(_arch 27 0 3975(_assignment(_alias((Dev_async_in_access)(_string \"0"\)))(_trgt(14)))))
				(line__3976(_arch 28 0 3976(_assignment(_alias((IPIC_async_req)(_string \"0"\)))(_trgt(21)))))
			)
		)
	)
	(_generate NO_SYNC_REQ_GEN 0 3987(_if 65)
		(_object
			(_prcs
				(line__3989(_arch 29 0 3989(_assignment(_alias((Dev_sync_in_access)(_string \"0"\)))(_trgt(13)))))
				(line__3991(_arch 30 0 3991(_assignment(_alias((IPIC_sync_req)(_string \"0"\)))(_trgt(20)))))
				(line__3992(_arch 31 0 3992(_assignment(_alias((IPIC_sync_ack_rst)(_string \"1"\)))(_trgt(25)))))
			)
		)
	)
	(_generate SYNC_REQ_GEN 0 4002(_if 66)
		(_generate SYNC_REQ_NO_PRH_CLK_GEN 0 4066(_if 67)
			(_object
				(_prcs
					(SYNC_NO_PRH_CLK_REQ_PROCESS(_arch 36 0 4074(_prcs(_trgt(54))(_sens(0)(30)(53)(1)(23)(24))(_dssslsensitivity 1))))
					(line__4090(_arch 37 0 4090(_assignment(_trgt(20))(_sens(54)(60)))))
					(line__4091(_arch 38 0 4091(_assignment(_alias((IPIC_sync_ack_rst)(_string \"1"\)))(_trgt(25)))))
					(line__4093(_arch 39 0 4093(_assignment(_trgt(13))(_sens(30)(60)))))
				)
			)
		)
		(_generate SYNC_REQ_PRH_CLK_GEN 0 4103(_if 68)
			(_inst REG_SYNC_REQ 0 4149(_comp .unisim.VCOMPONENTS.FDRE)
				(_port
					((Q)(local_sync_req_d1))
					((C)(Local_Clk))
					((CE)((i 3)))
					((D)(local_sync_req))
					((R)(local_sync_req_rst))
				)
				(_use(_ent unisim FDRE)
					(_port
						((Q)(Q))
						((C)(C))
						((CE)(CE))
						((D)(D))
						((R)(R))
					)
				)
			)
			(_object
				(_prcs
					(REQ_PULSE_GEN_PROCESS(_arch 40 0 4114(_prcs(_trgt(55))(_sens(0)(53)(1))(_dssslsensitivity 1))))
					(line__4125(_arch 41 0 4125(_assignment(_trgt(71))(_sens(30)(3)(22)))))
					(REQ_HOLD_GEN_PROCESS(_arch 42 0 4133(_prcs(_trgt(72))(_sens(0)(71))(_dssslsensitivity 1)(_read(55)))))
					(line__4144(_arch 43 0 4144(_assignment(_trgt(54))(_sens(55)(71)(72)))))
					(line__4146(_arch 44 0 4146(_assignment(_trgt(56))(_sens(3)(22)))))
					(DOUBLE_SYNC_REQ_PROCESS(_arch 45 0 4163(_prcs(_trgt(58)(59))(_sens(2)(56)(57)(58))(_dssslsensitivity 1))))
					(line__4177(_arch 46 0 4177(_assignment(_alias((IPIC_sync_req)(local_sync_req_d3)))(_simpleassign BUF)(_trgt(20))(_sens(59)))))
					(line__4179(_arch 47 0 4179(_assignment(_trgt(13))(_sens(59)(61)))))
					(SYNC_ACK_RST_PROCESS(_arch 48 0 4189(_prcs(_trgt(25))(_sens(0)(30)(55)(1)(23)(24))(_dssslsensitivity 1))))
				)
			)
		)
		(_object
			(_prcs
				(DELAY_WR_ACK_PROCESS(_arch 32 0 4010(_prcs(_trgt(44)(45)(46)(47))(_sens(0)(30)(44)(45)(46)(1)(23))(_dssslsensitivity 1))))
				(DELAY_RD_ACK_PROCESS(_arch 33 0 4033(_prcs(_trgt(48)(49)(50)(51))(_sens(0)(30)(48)(49)(50)(1)(24))(_dssslsensitivity 1))))
				(line__4053(_arch 34 0 4053(_assignment(_trgt(52))(_sens(30)(47)(51)))))
				(line__4056(_arch 35 0 4056(_assignment(_trgt(53))(_sens(30)(32)(52)(60)))))
			)
		)
	)
	(_object
		(_gen(_int C_SPLB_DWIDTH -1 0 3413(_ent)))
		(_gen(_int C_NUM_PERIPHERALS -1 0 3415(_ent gms)))
		(_gen(_int C_PRH_CLK_SUPPORT -1 0 3416(_ent gms)))
		(_gen(_int C_PRH0_DWIDTH_MATCH -1 0 3418(_ent)))
		(_gen(_int C_PRH1_DWIDTH_MATCH -1 0 3419(_ent)))
		(_gen(_int C_PRH2_DWIDTH_MATCH -1 0 3420(_ent)))
		(_gen(_int C_PRH3_DWIDTH_MATCH -1 0 3421(_ent)))
		(_gen(_int C_PRH0_DWIDTH -1 0 3423(_ent)))
		(_gen(_int C_PRH1_DWIDTH -1 0 3424(_ent)))
		(_gen(_int C_PRH2_DWIDTH -1 0 3425(_ent)))
		(_gen(_int C_PRH3_DWIDTH -1 0 3426(_ent)))
		(_gen(_int MAX_PERIPHERALS -1 0 3428(_ent)))
		(_gen(_int NO_PRH_SYNC -1 0 3429(_ent gms)))
		(_gen(_int NO_PRH_ASYNC -1 0 3430(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 3431(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int PRH_SYNC 0 0 3431(_ent)))
		(_gen(_int NO_PRH_BUS_MULTIPLEX -1 0 3433(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 3434(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int PRH_BUS_MULTIPLEX 1 0 3434(_ent)))
		(_gen(_int NO_PRH_DWIDTH_MATCH -1 0 3435(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 3436(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int PRH_DWIDTH_MATCH 2 0 3436(_ent)))
		(_port(_int Bus2IP_Clk -2 0 3441(_ent(_in)(_event))))
		(_port(_int Bus2IP_Rst -2 0 3442(_ent(_in))))
		(_port(_int Local_Clk -2 0 3444(_ent(_in)(_event))))
		(_port(_int Local_Rst -2 0 3445(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~12 0 3448(_array -2((_to i 0 c 69)))))
		(_port(_int Bus2IP_CS 3 0 3448(_ent(_in))))
		(_port(_int Bus2IP_RNW -2 0 3449(_ent(_in))))
		(_port(_int IP2Bus_WrAck -2 0 3451(_ent(_out))))
		(_port(_int IP2Bus_RdAck -2 0 3452(_ent(_out))))
		(_port(_int IP2Bus_Error -2 0 3453(_ent(_out))))
		(_port(_int FIFO_access -2 0 3455(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~124 0 3457(_array -2((_to i 0 c 70)))))
		(_port(_int Dev_id 4 0 3457(_ent(_out))))
		(_port(_int Dev_fifo_access -2 0 3458(_ent(_out))))
		(_port(_int Dev_in_access -2 0 3459(_ent(_out))))
		(_port(_int Dev_sync_in_access -2 0 3460(_ent(_out))))
		(_port(_int Dev_async_in_access -2 0 3461(_ent(_out))))
		(_port(_int Dev_sync -2 0 3462(_ent(_out))))
		(_port(_int Dev_rnw -2 0 3463(_ent(_out))))
		(_port(_int Dev_bus_multiplex -2 0 3464(_ent(_out))))
		(_port(_int Dev_dwidth_match -2 0 3465(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 3466(_array -2((_to i 0 i 2)))))
		(_port(_int Dev_dbus_width 5 0 3466(_ent(_out))))
		(_port(_int IPIC_sync_req -2 0 3469(_ent(_out))))
		(_port(_int IPIC_async_req -2 0 3470(_ent(_out))))
		(_port(_int IP_sync_req_rst -2 0 3471(_ent(_in))))
		(_port(_int IP_sync_Wrack -2 0 3473(_ent(_in))))
		(_port(_int IP_sync_Rdack -2 0 3474(_ent(_in))))
		(_port(_int IPIC_sync_ack_rst -2 0 3475(_ent(_out))))
		(_port(_int IP_async_Wrack -2 0 3477(_ent(_in))))
		(_port(_int IP_async_Rdack -2 0 3478(_ent(_in))))
		(_port(_int IP_sync_error -2 0 3480(_ent(_in))))
		(_port(_int IP_async_error -2 0 3481(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 3509(_array -2((_to i 0 i 2)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~132 0 3533(_array -2((_to i 0 i 2)))))
		(_type(_int SLV3_ARRAY_TYPE 0 3533(_array 7((_uto i 0 i 2147483647)))))
		(_type(_int ~SLV3_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~13 0 3538(_array 7((_to i 0 c 71)))))
		(_cnst(_int PRH_DBUS_WIDTH 9 0 3538(_arch gms(_code 72))))
		(_sig(_int dev_in_access_int -2 0 3548(_arch(_uni((i 2))))))
		(_sig(_int dev_in_access_int_d1 -2 0 3549(_arch(_uni((i 2))))))
		(_sig(_int access_start -2 0 3551(_arch(_uni((i 2))))))
		(_sig(_int ip_async_Wrack_d1 -2 0 3553(_arch(_uni((i 2))))))
		(_sig(_int ip_async_Wrack_d2 -2 0 3554(_arch(_uni((i 2))))))
		(_sig(_int ip_async_Wrack_d3 -2 0 3555(_arch(_uni((i 2))))))
		(_sig(_int ip_async_Wrack_d4 -2 0 3556(_arch(_uni((i 2))))))
		(_sig(_int ip_async_Rdack_d1 -2 0 3558(_arch(_uni((i 2))))))
		(_sig(_int ip_async_Rdack_d2 -2 0 3559(_arch(_uni((i 2))))))
		(_sig(_int ip_async_Rdack_d3 -2 0 3560(_arch(_uni((i 2))))))
		(_sig(_int ip_async_Rdack_d4 -2 0 3561(_arch(_uni((i 2))))))
		(_sig(_int async_access_on -2 0 3563(_arch(_uni((i 2))))))
		(_sig(_int async_req -2 0 3564(_arch(_uni((i 2))))))
		(_sig(_int local_async_req -2 0 3565(_arch(_uni((i 2))))))
		(_sig(_int ip_sync_Wrack_d1 -2 0 3567(_arch(_uni((i 2))))))
		(_sig(_int ip_sync_Wrack_d2 -2 0 3568(_arch(_uni((i 2))))))
		(_sig(_int ip_sync_Wrack_d3 -2 0 3569(_arch(_uni((i 2))))))
		(_sig(_int ip_sync_Wrack_d4 -2 0 3570(_arch(_uni((i 2))))))
		(_sig(_int ip_sync_Rdack_d1 -2 0 3572(_arch(_uni((i 2))))))
		(_sig(_int ip_sync_Rdack_d2 -2 0 3573(_arch(_uni((i 2))))))
		(_sig(_int ip_sync_Rdack_d3 -2 0 3574(_arch(_uni((i 2))))))
		(_sig(_int ip_sync_Rdack_d4 -2 0 3575(_arch(_uni((i 2))))))
		(_sig(_int sync_access_on -2 0 3577(_arch(_uni((i 2))))))
		(_sig(_int sync_req -2 0 3578(_arch(_uni((i 2))))))
		(_sig(_int local_sync_req -2 0 3579(_arch(_uni((i 2))))))
		(_sig(_int sync_req_d1 -2 0 3582(_arch(_uni((i 2))))))
		(_sig(_int local_sync_req_rst -2 0 3583(_arch(_uni((i 2))))))
		(_sig(_int local_sync_req_d1 -2 0 3584(_arch(_uni((i 2))))))
		(_sig(_int local_sync_req_d2 -2 0 3585(_arch(_uni((i 2))))))
		(_sig(_int local_sync_req_d3 -2 0 3586(_arch(_uni((i 2))))))
		(_sig(_int dev_sync_int -2 0 3588(_arch(_uni((i 2))))))
		(_sig(_int dev_sync_i -2 0 3589(_arch(_uni((i 2))))))
		(_sig(_int dev_burst_i -2 0 3591(_arch(_uni((i 2))))))
		(_sig(_int dev_bus_multiplex_int -2 0 3593(_arch(_uni((i 2))))))
		(_sig(_int dev_bus_multiplex_i -2 0 3594(_arch(_uni((i 2))))))
		(_sig(_int dev_dwidth_match_int -2 0 3596(_arch(_uni((i 2))))))
		(_sig(_int dev_dwidth_match_i -2 0 3597(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~134 0 3599(_array -2((_to i 0 i 2)))))
		(_sig(_int dev_dbus_width_int 10 0 3599(_arch(_uni((_others(i 2)))))))
		(_sig(_int dev_dbus_width_i 10 0 3601(_arch(_uni((_others(i 2)))))))
		(_sig(_int ip2bus_Wrack_i -2 0 3604(_arch(_uni((i 2))))))
		(_sig(_int ip2bus_Rdack_i -2 0 3605(_arch(_uni((i 2))))))
		(_sig(_int temp_i -2 0 3606(_arch(_uni))))
		(_sig(_int local_sync_req_i -2 0 3607(_arch(_uni))))
		(_prcs
			(line__3615(_arch 0 0 3615(_assignment(_trgt(30))(_sens(4(_range 73)))(_read(4(_range 74))))))
			(REG_IPIC_PROCESS(_arch 1 0 3624(_prcs(_trgt(10)(11)(16))(_sens(0)(32)(1)(4)(5)(9))(_dssslsensitivity 1))))
			(DEV_DBUS_WIDTH_PROCESS(_arch 15 0 3822(_prcs(_simple)(_trgt(67))(_sens(4)))))
			(REG_DEV_DBUS_WIDTH_PROCESS(_arch 16 0 3838(_prcs(_trgt(68))(_sens(0)(32)(67)(1))(_dssslsensitivity 1))))
			(line__3851(_arch 17 0 3851(_assignment(_alias((Dev_dbus_width)(dev_dbus_width_i)))(_trgt(19))(_sens(68)))))
			(ACCESS_START_PROCESS(_arch 18 0 3858(_prcs(_trgt(31))(_sens(0)(30)(1))(_dssslsensitivity 1))))
			(line__3870(_arch 19 0 3870(_assignment(_trgt(32))(_sens(30)(31)))))
			(line__4207(_arch 49 0 4207(_assignment(_alias((Dev_in_access)(dev_in_access_int)))(_simpleassign BUF)(_trgt(12))(_sens(30)))))
			(line__4209(_arch 50 0 4209(_assignment(_trgt(69))(_sens(30)(23)(26)))))
			(line__4210(_arch 51 0 4210(_assignment(_trgt(70))(_sens(30)(24)(27)))))
			(line__4212(_arch 52 0 4212(_assignment(_alias((IP2Bus_WrAck)(ip2bus_Wrack_i)))(_simpleassign BUF)(_trgt(6))(_sens(69)))))
			(line__4213(_arch 53 0 4213(_assignment(_alias((IP2Bus_RdAck)(ip2bus_Rdack_i)))(_simpleassign BUF)(_trgt(7))(_sens(70)))))
			(line__4215(_arch 54 0 4215(_assignment(_trgt(8))(_sens(30)(28)(29)))))
		)
		(_subprogram
			(_int get_dbus_width 55 0 3506(_arch(_func -3(_uto))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(1 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_static
		(131586)
		(131586)
		(197122)
		(131842)
		(131587)
		(131586)
	)
	(_model . imp 75 -1)
)
V 000044 55 18185         1580965198210 imp
(_unit VHDL(data_steer 0 4372(imp 0 4423))
	(_version vde)
	(_time 1580965198211 2020.02.05 22:59:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_epc_v2_0/hdl/axi_epc_v2_0_vh_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code cdcfc898989b9ddbcccd98cede9698cbc8cbc8cacfcbc9)
	(_ent
		(_time 1580965198204)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -3 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -3 1 66343(_ent((i 0)))))
				(_port(_int Q -4 1 66343(_ent (_out(_code 55)))))
				(_port(_int C -4 1 66343(_ent (_in))))
				(_port(_int CE -4 1 66343(_ent (_in))))
				(_port(_int D -4 1 66343(_ent (_in))))
				(_port(_int R -4 1 66343(_ent (_in))))
			)
		)
	)
	(_generate NO_DEV_DWIDTH_MATCH_GEN 0 4495(_if 56)
		(_generate PRH_MAX_DWIDTH_32_RD_NO_STEER_GEN 0 4522(_if 57)
			(_object
				(_prcs
					(NO_STEER_DATA_PROCESS(_arch 6 0 4527(_prcs(_simple)(_trgt(25(t_0_31))(25))(_sens(12)(19)))))
				)
			)
		)
		(_generate PRH_MAX_DWIDTH_16_RD_NO_STEER_GEN 0 4560(_if 58)
			(_object
				(_prcs
					(NO_STEER_DATA_PROCESS(_arch 7 0 4567(_prcs(_simple)(_trgt(25(t_0_15))(25(t_0_7))(25))(_sens(12)(19)))))
				)
			)
		)
		(_generate PRH_MAX_DWIDTH_8_RD_NO_STEER_GEN 0 4596(_if 59)
			(_object
				(_prcs
					(NO_STEER_DATA_PROCESS(_arch 8 0 4603(_prcs(_simple)(_trgt(25(t_0_7))(25))(_sens(12)(19)))))
				)
			)
		)
		(_generate SOME_DEV_SYNC_GEN 0 4628(_if 60)
			(_generate SYNC_RDREG_GEN 0 4667(_for 16 )
				(_generate SYNC_RDREG_BYTE_GEN 0 4673(_for 17 )
					(_inst SYNC_RDREG_BIT 0 4678(_comp .unisim.VCOMPONENTS.FDRE)
						(_port
							((Q)(Sync_ip2bus_data(_index 61)))
							((C)(Local_Clk))
							((CE)(no_steer_sync_ce(_object 8)))
							((D)(PRH_Data_In(_index 62)))
							((R)(Local_Rst))
						)
						(_use(_ent unisim FDRE)
						)
					)
					(_object
						(_cnst(_int j 17 0 4673(_arch)))
					)
				)
				(_object
					(_cnst(_int i 16 0 4667(_arch)))
					(_type(_int ~INTEGER~range~0~to~BYTE_SIZE-1~13 0 4673(_scalar (_to i 0 i 7))))
				)
			)
			(_generate PRH_DWIDTH_LT_PLB_DWIDTH_GEN 0 4694(_if 63)
				(_object
					(_prcs
						(line__4696(_arch 10 0 4696(_assignment(_trgt(28(_range 64))))))
					)
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_PRH_MAX_DWIDTH/BYTE_SIZE-1~13 0 4667(_scalar (_to i 0 c 65))))
				(_prcs
					(NO_STEER_SYNC_CE_PROCESS(_arch 9 0 4635(_prcs(_simple)(_trgt(33(0))(33))(_sens(12)(17)))))
				)
			)
			(_split (33)
			)
		)
		(_generate SOME_DEV_ASYNC_GEN 0 4707(_if 66)
			(_generate ASYNC_RDREG_GEN 0 4745(_for 18 )
				(_generate ASYNC_RDREG_BYTE_GEN 0 4751(_for 19 )
					(_inst ASYNC_RDREG_BIT 0 4755(_comp .unisim.VCOMPONENTS.FDRE)
						(_port
							((Q)(async_ip2bus_data(_index 67)))
							((C)(Bus2IP_Clk))
							((CE)(no_steer_async_ce(_object 10)))
							((D)(PRH_Data_In(_index 68)))
							((R)(Bus2IP_Rst))
						)
						(_use(_ent unisim FDRE)
						)
					)
					(_object
						(_cnst(_int j 19 0 4751(_arch)))
					)
				)
				(_object
					(_cnst(_int i 18 0 4745(_arch)))
					(_type(_int ~INTEGER~range~0~to~BYTE_SIZE-1~1311 0 4751(_scalar (_to i 0 i 7))))
				)
			)
			(_generate PRH_DWIDTH_LT_PLB_DWIDTH_GEN 0 4771(_if 69)
				(_object
					(_prcs
						(line__4773(_arch 12 0 4773(_assignment(_trgt(27(_range 70))))))
					)
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_PRH_MAX_DWIDTH/BYTE_SIZE-1~1310 0 4745(_scalar (_to i 0 c 71))))
				(_prcs
					(NO_STEER_ASYNC_CE_PROCESS(_arch 11 0 4714(_prcs(_simple)(_trgt(30(0))(30))(_sens(12)(15)))))
				)
			)
			(_split (30)
			)
		)
		(_generate ALL_DEV_SYNC_GEN 0 4784(_if 72)
			(_object
				(_prcs
					(line__4786(_arch 13 0 4786(_assignment(_trgt(27)))))
					(line__4787(_arch 14 0 4787(_assignment(_trgt(29))(_sens(28)))))
				)
			)
		)
		(_generate ALL_DEV_ASYNC_GEN 0 4796(_if 73)
			(_object
				(_prcs
					(line__4798(_arch 15 0 4798(_assignment(_trgt(28)))))
					(line__4799(_arch 16 0 4799(_assignment(_trgt(29))(_sens(27)))))
				)
			)
		)
		(_generate DEV_SYNC_AND_ASYNC_GEN 0 4809(_if 74)
			(_object
				(_prcs
					(line__4811(_arch 17 0 4811(_assignment(_trgt(29))(_sens(9)(27)(28)))))
				)
			)
		)
		(_object
			(_prcs
				(line__4497(_arch 0 0 4497(_assignment(_trgt(16)))))
				(line__4498(_arch 1 0 4498(_assignment(_trgt(18)))))
				(line__4499(_arch 2 0 4499(_assignment(_trgt(14)))))
				(line__4504(_arch 3 0 4504(_assignment(_trgt(21))(_sens(6(_range 75)))(_read(6(_range 76))))))
				(line__4506(_arch 4 0 4506(_assignment(_trgt(40))(_sens(5(_range 77)))(_read(5(_range 78))))))
				(REG_PRH_SIGS2(_arch 5 0 4508(_prcs(_trgt(20))(_sens(2)(40))(_dssslsensitivity 1))))
				(line__4817(_arch 18 0 4817(_assignment(_trgt(22))(_sens(4)(8)(29)))))
			)
		)
	)
	(_generate DEV_DWIDTH_MATCH_GEN 0 4830(_if 79)
		(_generate PRH_MAX_DWIDTH_32_WR_STEER_GEN 0 4863(_if 80)
			(_object
				(_prcs
					(WR_32_STEER_PROCESS(_arch 21 0 4871(_prcs(_simple)(_trgt(38(t_0_15))(38(t_0_7))(38)(39(t_0_1))(39(0))(39))(_sens(5)(6)(12)(23)))))
				)
			)
		)
		(_generate PRH_MAX_DWIDTH_16_WR_STEER_GEN 0 4921(_if 81)
			(_object
				(_prcs
					(WR_16_STEER_PROCESS(_arch 22 0 4929(_prcs(_simple)(_trgt(38(t_0_15))(38(t_0_7))(38)(39(t_0_1))(39(0))(39))(_sens(5)(6)(12)(23)))))
				)
			)
		)
		(_generate PRH_MAX_DWIDTH_8_WR_STEER_GEN 0 4972(_if 82)
			(_object
				(_prcs
					(WR_8_STEER_PROCESS(_arch 23 0 4980(_prcs(_simple)(_trgt(38(t_0_7))(38)(39(0))(39))(_sens(5)(6)(12)(23)))))
				)
			)
		)
		(_generate PRH_MAX_DWIDTH_32_RD_STEER_GEN 0 5028(_if 83)
			(_object
				(_prcs
					(RD_32_STEER_PROCESS(_arch 27 0 5036(_prcs(_simple)(_trgt(24))(_sens(12)(19)))))
				)
			)
			(_split (24)
			)
		)
		(_generate PRH_MAX_DWIDTH_16_RD_STEER_GEN 0 5072(_if 84)
			(_object
				(_prcs
					(RD_16_STEER_PROCESS(_arch 28 0 5080(_prcs(_simple)(_trgt(24))(_sens(12)(19)))))
				)
			)
			(_split (24)
			)
		)
		(_generate PRH_MAX_DWIDTH_8_RD_STEER_GEN 0 5113(_if 85)
			(_object
				(_prcs
					(RD_8_STEER_PROCESS(_arch 29 0 5121(_prcs(_simple)(_trgt(24))(_sens(12)(19)))))
				)
			)
			(_split (24)
			)
		)
		(_generate ALL_DEV_DWIDTH_MATCH_GEN 0 5149(_if 86)
			(_generate PRH_MAX_DWIDTH_32_RD_NO_STEER_GEN 0 5157(_if 87)
				(_object
					(_prcs
						(NO_STEER_DATA_PROCESS(_arch 30 0 5164(_prcs(_simple)(_trgt(25(t_0_31))(25(t_0_15))(25(t_0_7))(25))(_sens(12)(19)))))
					)
				)
			)
			(_generate PRH_MAX_DWIDTH_16_RD_NO_STEER_GEN 0 5197(_if 88)
				(_object
					(_prcs
						(NO_STEER_DATA_PROCESS(_arch 31 0 5204(_prcs(_simple)(_trgt(25(t_0_15))(25(t_0_7))(25))(_sens(12)(19)))))
					)
				)
			)
			(_generate PRH_MAX_DWIDTH_8_RD_NO_STEER_GEN 0 5233(_if 89)
				(_object
					(_prcs
						(NO_STEER_DATA_PROCESS(_arch 32 0 5240(_prcs(_simple)(_trgt(25(t_0_7))(25))(_sens(12)(19)))))
					)
				)
			)
		)
		(_generate NOT_ALL_DEV_DWIDTH_MATCH_GEN 0 5268(_if 90)
			(_object
				(_prcs
					(line__5270(_arch 33 0 5270(_assignment(_trgt(25)))))
				)
			)
		)
		(_generate SOME_DEV_SYNC_GEN 0 5281(_if 91)
			(_generate ALL_DEV_DWIDTH_MATCH_GEN 0 5329(_if 92)
				(_object
					(_prcs
						(NO_STEER_SYNC_CE_PROCESS(_arch 36 0 5337(_prcs(_simple)(_trgt(33(0))(33))(_sens(12)(17)))))
					)
				)
				(_split (33)
				)
			)
			(_generate NOT_ALL_DEV_DWIDTH_MATCH_GEN 0 5372(_if 93)
				(_object
					(_prcs
						(line__5374(_arch 37 0 5374(_assignment(_trgt(33)))))
					)
				)
			)
			(_generate SYNC_RD_CE_GEN 0 5391(_for 20 )
				(_object
					(_cnst(_int i 20 0 5391(_arch)))
					(_prcs
						(line__5392(_arch 40 0 5392(_assignment(_trgt(37(_object 12)))(_sens(10)(35(_object 12)))(_read(35(_object 12))))))
					)
				)
				(_part (35(_object 12))
				)
			)
			(_generate SYNC_RDREG_PLBWIDTH_GEN 0 5418(_for 21 )
				(_generate SYNC_RDREG_PRHWIDTH_GEN 0 5425(_for 22 )
					(_generate SYNC_RDREG_BYTE_GEN 0 5432(_for 23 )
						(_inst SYNC_RDREG_BIT 0 5437(_comp .unisim.VCOMPONENTS.FDRE)
							(_port
								((Q)(sync_ip2bus_data(_index 94)))
								((C)(Local_Clk))
								((CE)(sync_rd_ce_int(_index 95)))
								((D)(data_in(_index 96)))
								((R)(Local_Rst))
							)
							(_use(_ent unisim FDRE)
							)
						)
						(_object
							(_cnst(_int k 23 0 5432(_arch)))
						)
					)
					(_object
						(_cnst(_int j 22 0 5425(_arch)))
						(_type(_int ~INTEGER~range~0~to~BYTE_SIZE-1~1359 0 5432(_scalar (_to i 0 i 7))))
					)
				)
				(_object
					(_cnst(_int i 21 0 5418(_arch)))
					(_type(_int ~INTEGER~range~0~to~C_PRH_MAX_DWIDTH/BYTE_SIZE-1~1358 0 5425(_scalar (_to i 0 c 97))))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_SPLB_NATIVE_DWIDTH/BYTE_SIZE-1~1357 0 5391(_scalar (_to i 0 c 98))))
				(_type(_int ~INTEGER~range~0~to~C_SPLB_NATIVE_DWIDTH/C_PRH_MAX_DWIDTH-1~13 0 5418(_scalar (_to i 0 c 99))))
				(_prcs
					(STEER_SYNC_CE_PROCESS(_arch 35 0 5289(_prcs(_simple)(_trgt(34))(_sens(12)(17)(23))(_read(34)))))
					(line__5379(_arch 38 0 5379(_assignment(_trgt(35))(_sens(11)(33)(34)))))
					(line__5382(_arch 39 0 5382(_assignment(_trgt(18))(_sens(35)))))
					(REG_SYNC_RD_CE(_arch 41 0 5395(_prcs(_trgt(42))(_sens(2)(37))(_dssslsensitivity 1))))
					(SYNC_RD_PROCESS(_arch 42 0 5402(_prcs(_simple)(_trgt(43))(_sens(7)(37)(42)))))
				)
			)
		)
		(_generate SOME_DEV_ASYNC_GEN 0 5456(_if 100)
			(_generate ALL_DEV_DWIDTH_MATCH_GEN 0 5504(_if 101)
				(_object
					(_prcs
						(NO_STEER_ASYNC_CE_PROCESS(_arch 44 0 5512(_prcs(_simple)(_trgt(30(0))(30))(_sens(12)(15)))))
					)
				)
				(_split (30)
				)
			)
			(_generate NOT_ALL_DEV_DWIDTH_MATCH_GEN 0 5547(_if 102)
				(_object
					(_prcs
						(line__5549(_arch 45 0 5549(_assignment(_trgt(30)))))
					)
				)
			)
			(_generate ASYNC_RD_CE_GEN 0 5567(_for 24 )
				(_object
					(_cnst(_int i 24 0 5567(_arch)))
					(_prcs
						(line__5568(_arch 48 0 5568(_assignment(_trgt(36(_object 16)))(_sens(10)(32(_object 16)))(_read(32(_object 16))))))
					)
				)
				(_part (32(_object 16))
				)
			)
			(_generate ASYNC_RDREG_PLBWIDTH_GEN 0 5576(_for 25 )
				(_generate ASYNC_RDREG_PRHWIDTH_GEN 0 5583(_for 26 )
					(_generate ASYNC_RDREG_BYTE_GEN 0 5590(_for 27 )
						(_inst ASYNC_RDREG_BIT 0 5594(_comp .unisim.VCOMPONENTS.FDRE)
							(_port
								((Q)(async_ip2bus_data(_index 103)))
								((C)(Bus2IP_Clk))
								((CE)(async_rd_ce(_index 104)))
								((D)(data_in(_index 105)))
								((R)(Bus2IP_Rst))
							)
							(_use(_ent unisim FDRE)
							)
						)
						(_object
							(_cnst(_int k 27 0 5590(_arch)))
						)
					)
					(_object
						(_cnst(_int j 26 0 5583(_arch)))
						(_type(_int ~INTEGER~range~0~to~BYTE_SIZE-1~1368 0 5590(_scalar (_to i 0 i 7))))
					)
				)
				(_object
					(_cnst(_int i 25 0 5576(_arch)))
					(_type(_int ~INTEGER~range~0~to~C_PRH_MAX_DWIDTH/BYTE_SIZE-1~1367 0 5583(_scalar (_to i 0 c 106))))
				)
			)
			(_object
				(_type(_int ~INTEGER~range~0~to~C_SPLB_NATIVE_DWIDTH/BYTE_SIZE-1~1365 0 5567(_scalar (_to i 0 c 107))))
				(_type(_int ~INTEGER~range~0~to~C_SPLB_NATIVE_DWIDTH/C_PRH_MAX_DWIDTH-1~1366 0 5576(_scalar (_to i 0 c 108))))
				(_prcs
					(STEER_ASYNC_CE_PROCESS(_arch 43 0 5464(_prcs(_simple)(_trgt(31))(_sens(12)(15)(23))(_read(31)))))
					(line__5555(_arch 46 0 5555(_assignment(_trgt(32))(_sens(11)(30)(31)))))
					(line__5558(_arch 47 0 5558(_assignment(_trgt(16))(_sens(32)))))
				)
			)
		)
		(_generate ALL_DEV_SYNC_GEN 0 5613(_if 109)
			(_object
				(_prcs
					(line__5615(_arch 49 0 5615(_assignment(_trgt(29))(_sens(28)))))
					(line__5616(_arch 50 0 5616(_assignment(_trgt(16)))))
				)
			)
		)
		(_generate ALL_DEV_ASYNC_GEN 0 5625(_if 110)
			(_object
				(_prcs
					(line__5627(_arch 51 0 5627(_assignment(_trgt(29))(_sens(27)))))
					(line__5628(_arch 52 0 5628(_assignment(_trgt(18)))))
				)
			)
		)
		(_generate DEV_SYNC_AND_ASYNC_GEN 0 5638(_if 111)
			(_object
				(_prcs
					(line__5640(_arch 53 0 5640(_assignment(_trgt(29))(_sens(9)(27)(28)))))
				)
			)
		)
		(_object
			(_prcs
				(STEER_INDEX_PROCESS(_arch 19 0 4837(_prcs(_simple)(_trgt(23))(_sens(12)(13)))))
				(line__4854(_arch 20 0 4854(_assignment(_trgt(14))(_sens(23)))))
				(line__5008(_arch 24 0 5008(_assignment(_trgt(21))(_sens(6(_range 112))(11)(38))(_read(6(_range 113))))))
				(line__5013(_arch 25 0 5013(_assignment(_trgt(40))(_sens(5(_range 114))(11)(39))(_read(5(_range 115))))))
				(REG_PRH_SIGS4(_arch 26 0 5016(_prcs(_trgt(20))(_sens(2)(40))(_dssslsensitivity 1))))
				(line__5274(_arch 34 0 5274(_assignment(_trgt(26))(_sens(11)(24)(25)))))
				(line__5646(_arch 54 0 5646(_assignment(_trgt(22))(_sens(4)(8)(29)))))
			)
		)
	)
	(_object
		(_gen(_int C_SPLB_NATIVE_DWIDTH -1 0 4374(_ent gms)))
		(_gen(_int C_PRH_MAX_DWIDTH -1 0 4375(_ent gms)))
		(_gen(_int ALL_PRH_DWIDTH_MATCH -1 0 4376(_ent gms)))
		(_gen(_int NO_PRH_DWIDTH_MATCH -1 0 4377(_ent gms)))
		(_gen(_int NO_PRH_SYNC -1 0 4378(_ent gms)))
		(_gen(_int NO_PRH_ASYNC -1 0 4379(_ent gms)))
		(_gen(_int ADDRCNT_WIDTH -1 0 4380(_ent gms)))
		(_port(_int Bus2IP_Clk -2 0 4384(_ent(_in))))
		(_port(_int Bus2IP_Rst -2 0 4385(_ent(_in))))
		(_port(_int Local_Clk -2 0 4387(_ent(_in)(_event))))
		(_port(_int Local_Rst -2 0 4388(_ent(_in))))
		(_port(_int Bus2IP_RNW -2 0 4390(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/8-1}~12 0 4391(_array -2((_to i 0 c 116)))))
		(_port(_int Bus2IP_BE 0 0 4391(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH-1}~12 0 4392(_array -2((_to i 0 c 117)))))
		(_port(_int Bus2IP_Data 1 0 4392(_ent(_in))))
		(_port(_int Dev_bus_multiplex -2 0 4393(_ent(_in))))
		(_port(_int Dev_in_access -2 0 4395(_ent(_in))))
		(_port(_int Dev_sync -2 0 4396(_ent(_in))))
		(_port(_int Dev_rnw -2 0 4397(_ent(_in))))
		(_port(_int Dev_dwidth_match -2 0 4398(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 4399(_array -2((_to i 0 i 2)))))
		(_port(_int Dev_dbus_width 2 0 4399(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~ADDRCNT_WIDTH-1}~12 0 4401(_array -2((_to i 0 c 118)))))
		(_port(_int Addr_suffix 3 0 4401(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~ADDRCNT_WIDTH-1}~122 0 4402(_array -2((_to i 0 c 119)))))
		(_port(_int Steer_index 4 0 4402(_ent(_out))))
		(_port(_int Async_en -2 0 4404(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/8-1}~124 0 4405(_array -2((_to i 0 c 120)))))
		(_port(_int Async_ce 5 0 4405(_ent(_out))))
		(_port(_int Sync_en -2 0 4407(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/8-1}~126 0 4408(_array -2((_to i 0 c 121)))))
		(_port(_int Sync_ce 6 0 4408(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_DWIDTH-1}~12 0 4410(_array -2((_to i 0 c 122)))))
		(_port(_int PRH_Data_In 7 0 4410(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_DWIDTH/8-1}~12 0 4412(_array -2((_to i 0 c 123)))))
		(_port(_int PRH_BE 8 0 4412(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_DWIDTH-1}~128 0 4413(_array -2((_to i 0 c 124)))))
		(_port(_int Data_Int 9 0 4413(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH-1}~1210 0 4415(_array -2((_to i 0 c 125)))))
		(_port(_int IP2Bus_Data 10 0 4415(_ent(_out))))
		(_cnst(_int BYTE_SIZE -1 0 4428(_arch((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~ADDRCNT_WIDTH-1}~13 0 4433(_array -2((_to i 0 c 126)))))
		(_sig(_int steer_index_i 11 0 4433(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH-1}~13 0 4436(_array -2((_to i 0 c 127)))))
		(_sig(_int steer_data_in 12 0 4436(_arch(_uni((_others(i 2)))))))
		(_sig(_int no_steer_data_in 12 0 4438(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_in 12 0 4440(_arch(_uni((_others(i 2)))))))
		(_sig(_int async_ip2bus_data 12 0 4443(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_ip2bus_data 12 0 4445(_arch(_uni((_others(i 2)))))))
		(_sig(_int ip2bus_data_int 12 0 4447(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/BYTE_SIZE-1}~13 0 4451(_array -2((_to i 0 c 128)))))
		(_sig(_int no_steer_async_ce 13 0 4450(_arch(_uni((_others(i 2)))))))
		(_sig(_int steer_async_ce 13 0 4452(_arch(_uni((_others(i 2)))))))
		(_sig(_int async_ce_i 13 0 4454(_arch(_uni((_others(i 2)))))))
		(_sig(_int no_steer_sync_ce 13 0 4457(_arch(_uni((_others(i 2)))))))
		(_sig(_int steer_sync_ce 13 0 4459(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_ce_i 13 0 4461(_arch(_uni((_others(i 2)))))))
		(_sig(_int async_rd_ce 13 0 4464(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_rd_ce 13 0 4466(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_DWIDTH-1}~13 0 4469(_array -2((_to i 0 c 129)))))
		(_sig(_int steer_data 14 0 4469(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_DWIDTH/8-1}~13 0 4471(_array -2((_to i 0 c 130)))))
		(_sig(_int steer_be 15 0 4471(_arch(_uni((_others(i 2)))))))
		(_sig(_int prh_be_i 15 0 4474(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_Int_i 14 0 4476(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_rd_ce_d1 13 0 4479(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_rd_ce_int 13 0 4482(_arch(_uni((_others(i 2)))))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(1 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(unisim(VCOMPONENTS)))
	(_static
		(131587)
		(197122)
		(131842)
	)
	(_model . imp 131 -1)
)
V 000044 55 39227         1580965198226 imp
(_unit VHDL(async_cntl 0 5834(imp 0 5949))
	(_version vde)
	(_time 1580965198227 2020.02.05 22:59:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_epc_v2_0/hdl/axi_epc_v2_0_vh_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code dddfdd8e8a8b80cb88de8dd19b878fdb88dad9db8edbdc)
	(_ent
		(_time 1580965198220)
	)
	(_comp
		(.unisim.VCOMPONENTS.FDRE
			(_object
				(_gen(_int INIT -6 1 66343(_ent((i 0)))))
				(_gen(_int IS_C_INVERTED -6 1 66343(_ent((i 0)))))
				(_gen(_int IS_D_INVERTED -6 1 66343(_ent((i 0)))))
				(_gen(_int IS_R_INVERTED -6 1 66343(_ent((i 0)))))
				(_port(_int Q -7 1 66343(_ent (_out(_code 27)))))
				(_port(_int C -7 1 66343(_ent (_in))))
				(_port(_int CE -7 1 66343(_ent (_in))))
				(_port(_int D -7 1 66343(_ent (_in))))
				(_port(_int R -7 1 66343(_ent (_in))))
			)
		)
	)
	(_generate SOME_DEV_ASYNC_GEN 0 6854(_if 28)
		(_generate ASYNC_CYCLE_BIT_RST_GEN 0 6857(_for 95 )
			(_object
				(_cnst(_int i 95 0 6857(_arch)))
				(_prcs
					(line__6858(_arch 0 0 6858(_assignment(_trgt(59(_object 240)))(_sens(11(_object 240))(25))(_read(11(_object 240))))))
				)
			)
			(_part (11(_object 240))
			)
		)
		(_generate ASYNC_CYCLE_BIT_GEN 0 6865(_for 96 )
			(_object
				(_cnst(_int i 96 0 6865(_arch)))
				(_prcs
					(ASYNC_CYCLE_BIT_PROCESS(_arch 1 0 6874(_prcs(_trgt(60(_object 241))(60(_object 241)))(_sens(24)(59)(3(_object 241))(61))(_dssslsensitivity 2)(_read(3(_object 241))))))
				)
			)
		)
		(_inst REG_PRH_RDY 0 6895(_comp .unisim.VCOMPONENTS.FDRE)
			(_port
				((Q)(asynch_prh_rdy_d1))
				((C)(Clk))
				((CE)((i 3)))
				((D)(Asynch_prh_rdy))
				((R)(Rst))
			)
			(_use(_ent unisim FDRE)
				(_port
					((Q)(Q))
					((C)(C))
					((CE)(CE))
					((D)(D))
					((R)(R))
				)
			)
		)
		(_inst ASYNC_STATEMACHINE_I 0 7049(_ent . async_statemachine)
			(_gen
				((C_ADDR_TH_CNT_WIDTH)(_code 29))
				((C_ADDR_DATA_CS_TH_CNT_WIDTH)(_code 30))
				((C_CONTROL_CNT_WIDTH)(_code 31))
				((C_DEV_VALID_CNT_WIDTH)(_code 32))
				((C_DEV_RDY_CNT_WIDTH)(_code 33))
				((C_ADS_CNT_WIDTH)(_code 34))
				((C_WR_REC_NM_CNT_WIDTH)(_code 35))
				((C_RD_REC_NM_CNT_WIDTH)(_code 36))
				((C_WR_REC_M_CNT_WIDTH)(_code 37))
				((C_RD_REC_M_CNT_WIDTH)(_code 38))
				((C_NUM_PERIPHERALS)(_code 39))
			)
			(_port
				((Bus2IP_CS)(Bus2IP_CS))
				((Bus2IP_RNW)(Bus2IP_RNW))
				((Asynch_rd_req)(asynch_rd_req_i))
				((Asynch_wr_req)(asynch_wr_req_i))
				((Dev_in_access)(Dev_in_access))
				((Dev_FIFO_access)(Dev_FIFO_access))
				((Asynch_prh_rdy)(asynch_prh_rdy_i))
				((Dev_dwidth_match)(Dev_dwidth_match))
				((Dev_bus_multiplexed)(Dev_bus_multiplexed))
				((Asynch_cycle)(asynch_cycle_i))
				((Asynch_Wrack)(Asynch_Wrack))
				((Asynch_Rdack)(Asynch_Rdack))
				((Asynch_error)(Asynch_error))
				((Asynch_start)(asynch_start_i))
				((Taddr_hold_load)(taddr_hold_ld_i))
				((Tdata_hold_load)(tdata_hold_ld_i))
				((Tdev_valid_load)(tdev_valid_ld_i))
				((Tdev_rdy_load)(tdev_rdy_ld_i))
				((Tcontrol_load)(tcontrol_ld_i))
				((Tads_load)(tads_ld_i))
				((Twr_recovery_load)(twr_recovery_ld_i))
				((Trd_recovery_load)(trd_recovery_ld_i))
				((Taddr_hold_load_ce)(taddr_hold_ld_ce_i))
				((Tdata_hold_load_ce)(tdata_hold_ld_ce_i))
				((Tcontrol_load_ce)(tcontrol_ld_ce_i))
				((Tdev_valid_load_ce)(tdev_valid_ld_ce_i))
				((Tdev_rdy_load_ce)(tdev_rdy_ld_ce_i))
				((Tads_load_ce)(tads_ld_ce_i))
				((Twr_muxed_recovery_load_ce)(twr_muxed_recovery_load_ce_i))
				((Trd_muxed_recovery_load_ce)(trd_muxed_recovery_load_ce_i))
				((Twr_non_muxed_recovery_load_ce)(twr_non_muxed_recovery_load_ce_i))
				((Trd_non_muxed_recovery_load_ce)(trd_non_muxed_recovery_load_ce_i))
				((Asynch_Rd)(Asynch_Rd))
				((Asynch_en)(Asynch_en))
				((Asynch_Wr)(Asynch_Wr))
				((Asynch_addr_strobe)(Asynch_addr_strobe))
				((Asynch_addr_data_sel)(Asynch_addr_data_sel))
				((Asynch_data_sel)(Asynch_data_sel))
				((Asynch_chip_select)(Asynch_chip_select))
				((Asynch_addr_cnt_ld)(Asynch_addr_cnt_ld))
				((Asynch_addr_cnt_en)(Asynch_addr_cnt_en))
				((Taddr_hold_cnt)(taddr_hold_cnt))
				((Tcontrol_wdth_cnt)(tcontrol_wdth_cnt))
				((Tdevrdy_wdth_cnt)(tdevrdy_wdth_cnt))
				((Twr_muxed_rec_cnt)(twr_muxed_rec_cnt))
				((Trd_muxed_rec_cnt)(trd_muxed_rec_cnt))
				((Twr_non_muxed_rec_cnt)(twr_non_muxed_rec_cnt))
				((Trd_non_muxed_rec_cnt)(trd_non_muxed_rec_cnt))
				((Tdev_valid_cnt)(tdev_valid_cnt))
				((Tads_cnt)(tads_cnt))
				((Taddr_data_cs_hold_cnt)(taddr_data_cs_hold_cnt))
				((Clk)(Clk))
				((Rst)(Rst))
			)
		)
		(_inst ASYNC_CNTR_I 0 7137(_ent . async_counters)
			(_gen
				((C_ADDR_TH_CNT_WIDTH)(_code 40))
				((C_ADDR_DATA_CS_TH_CNT_WIDTH)(_code 41))
				((C_CONTROL_CNT_WIDTH)(_code 42))
				((C_DEV_VALID_CNT_WIDTH)(_code 43))
				((C_DEV_RDY_CNT_WIDTH)(_code 44))
				((C_ADS_CNT_WIDTH)(_code 45))
				((C_WR_REC_NM_CNT_WIDTH)(_code 46))
				((C_RD_REC_NM_CNT_WIDTH)(_code 47))
				((C_WR_REC_M_CNT_WIDTH)(_code 48))
				((C_RD_REC_M_CNT_WIDTH)(_code 49))
			)
			(_port
				((Taddr_hold_count)(taddr_hold_data_i))
				((Taddr_data_cs_hold_count)(taddr_data_cs_hold_count_i))
				((Tcontrol_width_data)(tcontrol_width_data_i))
				((Tdev_valid_data)(tdev_valid_data_i))
				((Tdevrdy_width_data)(tdevrdy_width_data_i))
				((Tads_data)(tads_data_i))
				((Twr_recovery_muxed_data)(twr_recovery_muxed_data_i))
				((Twr_recovery_non_muxed_data)(twr_recovery_non_muxed_data_i))
				((Trd_recovery_muxed_data)(trd_recovery_muxed_data_i))
				((Trd_recovery_non_muxed_data)(trd_recovery_non_muxed_data_i))
				((Taddr_hold_cnt)(taddr_hold_cnt))
				((Tcontrol_wdth_cnt)(tcontrol_wdth_cnt))
				((Tdevrdy_wdth_cnt)(tdevrdy_wdth_cnt))
				((Twr_muxed_rec_cnt)(twr_muxed_rec_cnt))
				((Trd_muxed_rec_cnt)(trd_muxed_rec_cnt))
				((Twr_non_muxed_rec_cnt)(twr_non_muxed_rec_cnt))
				((Trd_non_muxed_rec_cnt)(trd_non_muxed_rec_cnt))
				((Tdev_valid_cnt)(tdev_valid_cnt))
				((Tads_cnt)(tads_cnt))
				((Taddr_data_cs_hold_cnt)(taddr_data_cs_hold_cnt))
				((Taddr_hold_load)(taddr_hold_ld_i))
				((Tdata_hold_load)(tdata_hold_ld_i))
				((Tcontrol_load)(tcontrol_ld_i))
				((Tdev_valid_load)(tdev_valid_ld_i))
				((Tdev_rdy_load)(tdev_rdy_ld_i))
				((Tads_load)(tads_ld_i))
				((Twr_recovery_load)(twr_recovery_ld_i))
				((Trd_recovery_load)(trd_recovery_ld_i))
				((Taddr_hold_load_ce)(taddr_hold_ld_ce_i))
				((Tdata_hold_load_ce)(tdata_hold_ld_ce_i))
				((Tcontrol_load_ce)(tcontrol_ld_ce_i))
				((Tdev_valid_load_ce)(tdev_valid_ld_ce_i))
				((Tdev_rdy_load_ce)(tdev_rdy_ld_ce_i))
				((Tads_load_ce)(tads_ld_ce_i))
				((Twr_muxed_recovery_load_ce)(twr_muxed_recovery_load_ce_i))
				((Trd_muxed_recovery_load_ce)(trd_muxed_recovery_load_ce_i))
				((Twr_non_muxed_recovery_load_ce)(twr_non_muxed_recovery_load_ce_i))
				((Trd_non_muxed_recovery_load_ce)(trd_non_muxed_recovery_load_ce_i))
				((Clk)(Clk))
				((Rst)(rst))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~C_SPLB_NATIVE_DWIDTH/8-1~13 0 6857(_scalar (_to i 0 c 50))))
			(_type(_int ~INTEGER~range~0~to~C_SPLB_NATIVE_DWIDTH/8-1~13141 0 6865(_scalar (_to i 0 c 51))))
			(_prcs
				(line__6886(_arch 2 0 6886(_assignment(_trgt(62))(_sens(60)))))
				(line__6915(_arch 3 0 6915(_assignment(_alias((asynch_prh_rdy_i)(asynch_prh_rdy_d1)))(_simpleassign BUF)(_trgt(58))(_sens(56)))))
				(ADDR_TH_PROCESS(_arch 4 0 6918(_prcs(_simple)(_trgt(26))(_sens(0)))))
				(DATA_TH_PROCESS(_arch 5 0 6928(_prcs(_simple)(_trgt(31))(_sens(0)))))
				(ADS_DATA_PROCESS(_arch 6 0 6938(_prcs(_simple)(_trgt(27))(_sens(0)))))
				(DEV_VALID_DATA_PROCESS(_arch 7 0 6948(_prcs(_simple)(_trgt(29))(_sens(0)))))
				(DEV_RDY_DATA_PROCESS(_arch 8 0 6958(_prcs(_simple)(_trgt(30))(_sens(0)))))
				(RD_REC_DATA_PROCESS(_arch 9 0 6969(_prcs(_simple)(_trgt(32)(34))(_sens(0)(10)))))
				(WR_REC_DATA_PROCESS(_arch 10 0 6985(_prcs(_simple)(_trgt(33)(35))(_sens(0)(10)))))
				(CONTROL_DATA_PROCESS(_arch 11 0 7001(_prcs(_simple)(_trgt(28))(_sens(0)(1)(2)))))
				(RD_REQ_GEN_PROCESS(_arch 12 0 7017(_prcs(_simple)(_trgt(36))(_sens(0)(1)(5)(7)))))
				(WR_REQ_GEN_PROCESS(_arch 13 0 7031(_prcs(_simple)(_trgt(37))(_sens(0)(2)(5)(7)))))
			)
		)
	)
	(_generate NO_DEV_ASYNC_GEN 0 7207(_if 52)
		(_object
			(_prcs
				(line__7209(_arch 14 0 7209(_assignment(_alias((Asynch_Wrack)(_string \"0"\)))(_trgt(12)))))
				(line__7210(_arch 15 0 7210(_assignment(_alias((Asynch_Rdack)(_string \"0"\)))(_trgt(13)))))
				(line__7211(_arch 16 0 7211(_assignment(_alias((Asynch_error)(_string \"0"\)))(_trgt(14)))))
				(line__7213(_arch 17 0 7213(_assignment(_alias((Asynch_Wr)(_string \"1"\)))(_trgt(15)))))
				(line__7214(_arch 18 0 7214(_assignment(_alias((Asynch_Rd)(_string \"1"\)))(_trgt(16)))))
				(line__7215(_arch 19 0 7215(_assignment(_alias((Asynch_en)(_string \"0"\)))(_trgt(17)))))
				(line__7217(_arch 20 0 7217(_assignment(_alias((Asynch_addr_strobe)(_string \"0"\)))(_trgt(18)))))
				(line__7218(_arch 21 0 7218(_assignment(_alias((Asynch_addr_data_sel)(_string \"0"\)))(_trgt(19)))))
				(line__7219(_arch 22 0 7219(_assignment(_alias((Asynch_data_sel)(_string \"0"\)))(_trgt(20)))))
				(line__7220(_arch 23 0 7220(_assignment(_trgt(21)))))
				(line__7221(_arch 24 0 7221(_assignment(_alias((Asynch_addr_cnt_ld)(_string \"0"\)))(_trgt(22)))))
				(line__7222(_arch 25 0 7222(_assignment(_alias((Asynch_addr_cnt_en)(_string \"0"\)))(_trgt(23)))))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR~12 0 5837(_array -1((_uto i 0 i 2147483647)))))
		(_gen(_int PRH_SYNC 0 0 5837(_ent gms)))
		(_gen(_int NO_PRH_ASYNC -2 0 5838(_ent gms)))
		(_gen(_int C_SPLB_NATIVE_DWIDTH -2 0 5839(_ent gms)))
		(_gen(_int C_PRH0_ADDR_TSU -2 0 5841(_ent gms)))
		(_gen(_int C_PRH0_ADDR_TH -2 0 5842(_ent gms)))
		(_gen(_int C_PRH0_WRN_WIDTH -2 0 5843(_ent gms)))
		(_gen(_int C_PRH0_DATA_TSU -2 0 5844(_ent gms)))
		(_gen(_int C_PRH0_RDN_WIDTH -2 0 5845(_ent gms)))
		(_gen(_int C_PRH0_DATA_TOUT -2 0 5846(_ent gms)))
		(_gen(_int C_PRH0_DATA_TH -2 0 5847(_ent gms)))
		(_gen(_int C_PRH0_DATA_TINV -2 0 5848(_ent gms)))
		(_gen(_int C_PRH0_RDY_TOUT -2 0 5849(_ent gms)))
		(_gen(_int C_PRH0_RDY_WIDTH -2 0 5850(_ent gms)))
		(_gen(_int C_PRH0_ADS_WIDTH -2 0 5851(_ent gms)))
		(_gen(_int C_PRH0_CSN_TSU -2 0 5852(_ent gms)))
		(_gen(_int C_PRH0_CSN_TH -2 0 5853(_ent gms)))
		(_gen(_int C_PRH0_WR_CYCLE -2 0 5854(_ent)))
		(_gen(_int C_PRH0_RD_CYCLE -2 0 5855(_ent)))
		(_gen(_int C_PRH1_ADDR_TSU -2 0 5857(_ent gms)))
		(_gen(_int C_PRH1_ADDR_TH -2 0 5858(_ent gms)))
		(_gen(_int C_PRH1_WRN_WIDTH -2 0 5859(_ent gms)))
		(_gen(_int C_PRH1_DATA_TSU -2 0 5860(_ent gms)))
		(_gen(_int C_PRH1_RDN_WIDTH -2 0 5861(_ent gms)))
		(_gen(_int C_PRH1_DATA_TOUT -2 0 5862(_ent gms)))
		(_gen(_int C_PRH1_DATA_TH -2 0 5863(_ent gms)))
		(_gen(_int C_PRH1_DATA_TINV -2 0 5864(_ent gms)))
		(_gen(_int C_PRH1_RDY_TOUT -2 0 5865(_ent gms)))
		(_gen(_int C_PRH1_RDY_WIDTH -2 0 5866(_ent gms)))
		(_gen(_int C_PRH1_ADS_WIDTH -2 0 5867(_ent gms)))
		(_gen(_int C_PRH1_CSN_TSU -2 0 5868(_ent gms)))
		(_gen(_int C_PRH1_CSN_TH -2 0 5869(_ent gms)))
		(_gen(_int C_PRH1_WR_CYCLE -2 0 5870(_ent)))
		(_gen(_int C_PRH1_RD_CYCLE -2 0 5871(_ent)))
		(_gen(_int C_PRH2_ADDR_TSU -2 0 5873(_ent gms)))
		(_gen(_int C_PRH2_ADDR_TH -2 0 5874(_ent gms)))
		(_gen(_int C_PRH2_WRN_WIDTH -2 0 5875(_ent gms)))
		(_gen(_int C_PRH2_DATA_TSU -2 0 5876(_ent gms)))
		(_gen(_int C_PRH2_RDN_WIDTH -2 0 5877(_ent gms)))
		(_gen(_int C_PRH2_DATA_TOUT -2 0 5878(_ent gms)))
		(_gen(_int C_PRH2_DATA_TH -2 0 5879(_ent gms)))
		(_gen(_int C_PRH2_DATA_TINV -2 0 5880(_ent gms)))
		(_gen(_int C_PRH2_RDY_TOUT -2 0 5881(_ent gms)))
		(_gen(_int C_PRH2_RDY_WIDTH -2 0 5882(_ent gms)))
		(_gen(_int C_PRH2_ADS_WIDTH -2 0 5883(_ent gms)))
		(_gen(_int C_PRH2_CSN_TSU -2 0 5884(_ent gms)))
		(_gen(_int C_PRH2_CSN_TH -2 0 5885(_ent gms)))
		(_gen(_int C_PRH2_WR_CYCLE -2 0 5886(_ent)))
		(_gen(_int C_PRH2_RD_CYCLE -2 0 5887(_ent)))
		(_gen(_int C_PRH3_ADDR_TSU -2 0 5889(_ent gms)))
		(_gen(_int C_PRH3_ADDR_TH -2 0 5890(_ent gms)))
		(_gen(_int C_PRH3_WRN_WIDTH -2 0 5891(_ent gms)))
		(_gen(_int C_PRH3_DATA_TSU -2 0 5892(_ent gms)))
		(_gen(_int C_PRH3_RDN_WIDTH -2 0 5893(_ent gms)))
		(_gen(_int C_PRH3_DATA_TOUT -2 0 5894(_ent gms)))
		(_gen(_int C_PRH3_DATA_TH -2 0 5895(_ent gms)))
		(_gen(_int C_PRH3_DATA_TINV -2 0 5896(_ent gms)))
		(_gen(_int C_PRH3_RDY_TOUT -2 0 5897(_ent gms)))
		(_gen(_int C_PRH3_RDY_WIDTH -2 0 5898(_ent gms)))
		(_gen(_int C_PRH3_ADS_WIDTH -2 0 5899(_ent gms)))
		(_gen(_int C_PRH3_CSN_TSU -2 0 5900(_ent gms)))
		(_gen(_int C_PRH3_CSN_TH -2 0 5901(_ent gms)))
		(_gen(_int C_PRH3_WR_CYCLE -2 0 5902(_ent)))
		(_gen(_int C_PRH3_RD_CYCLE -2 0 5903(_ent)))
		(_gen(_int C_BUS_CLOCK_PERIOD_PS -2 0 5905(_ent gms)))
		(_gen(_int C_NUM_PERIPHERALS -2 0 5907(_ent gms)))
		(_gen(_int C_MAX_PERIPHERALS -2 0 5908(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~12 0 5913(_array -1((_to i 0 c 53)))))
		(_port(_int Bus2IP_CS 1 0 5913(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~122 0 5914(_array -1((_to i 0 c 54)))))
		(_port(_int Bus2IP_RdCE 2 0 5914(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~124 0 5915(_array -1((_to i 0 c 55)))))
		(_port(_int Bus2IP_WrCE 3 0 5915(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/8-1}~12 0 5916(_array -1((_to i 0 c 56)))))
		(_port(_int Bus2IP_BE 4 0 5916(_ent(_in))))
		(_port(_int Bus2IP_RNW -1 0 5917(_ent(_in))))
		(_port(_int IPIC_Asynch_req -1 0 5919(_ent(_in))))
		(_port(_int Dev_FIFO_access -1 0 5920(_ent(_in))))
		(_port(_int Dev_in_access -1 0 5921(_ent(_in))))
		(_port(_int Asynch_prh_rdy -1 0 5923(_ent(_in))))
		(_port(_int Dev_dwidth_match -1 0 5924(_ent(_in))))
		(_port(_int Dev_bus_multiplexed -1 0 5926(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/8-1}~126 0 5927(_array -1((_to i 0 c 57)))))
		(_port(_int Asynch_ce 5 0 5927(_ent(_in))))
		(_port(_int Asynch_Wrack -1 0 5929(_ent(_out))))
		(_port(_int Asynch_Rdack -1 0 5930(_ent(_out))))
		(_port(_int Asynch_error -1 0 5931(_ent(_out))))
		(_port(_int Asynch_Wr -1 0 5933(_ent(_out))))
		(_port(_int Asynch_Rd -1 0 5934(_ent(_out))))
		(_port(_int Asynch_en -1 0 5935(_ent(_out))))
		(_port(_int Asynch_addr_strobe -1 0 5937(_ent(_out))))
		(_port(_int Asynch_addr_data_sel -1 0 5938(_ent(_out))))
		(_port(_int Asynch_data_sel -1 0 5939(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~128 0 5940(_array -1((_to i 0 c 58)))))
		(_port(_int Asynch_chip_select 6 0 5940(_ent(_out))))
		(_port(_int Asynch_addr_cnt_ld -1 0 5941(_ent(_out))))
		(_port(_int Asynch_addr_cnt_en -1 0 5942(_ent(_out))))
		(_port(_int Clk -1 0 5944(_ent(_in)(_event))))
		(_port(_int Rst -1 0 5945(_ent(_in))))
		(_cnst(_int ADDR_TH0 -2 0 5986(_arch gms(_code 59))))
		(_cnst(_int ADDR_TH1 -2 0 5987(_arch gms(_code 60))))
		(_cnst(_int ADDR_TH2 -2 0 5988(_arch gms(_code 61))))
		(_cnst(_int ADDR_TH3 -2 0 5989(_arch gms(_code 62))))
		(_cnst(_int ADDR_TH0_WIDTH -2 0 5992(_arch gms(_code 63))))
		(_cnst(_int ADDR_TH1_WIDTH -2 0 5993(_arch gms(_code 64))))
		(_cnst(_int ADDR_TH2_WIDTH -2 0 5994(_arch gms(_code 65))))
		(_cnst(_int ADDR_TH3_WIDTH -2 0 5995(_arch gms(_code 66))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~C_MAX_PERIPHERALS-1}~13 0 5998(_array -2((_to i 0 c 67)))))
		(_cnst(_int ADDR_TH_ARRAY 7 0 5998(_arch gms(_code 68))))
		(_cnst(_int MAX_ADDR_TH_CNT_WIDTH -2 0 6006(_arch gms(_code 69))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_TH_CNT_WIDTH-1}~13 0 6009(_array -1((_to i 0 c 70)))))
		(_cnst(_int ADDR_HOLD_CNTR0 8 0 6009(_arch gms(_code 71))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_TH_CNT_WIDTH-1}~132 0 6012(_array -1((_to i 0 c 72)))))
		(_cnst(_int ADDR_HOLD_CNTR1 9 0 6012(_arch gms(_code 73))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_TH_CNT_WIDTH-1}~134 0 6015(_array -1((_to i 0 c 74)))))
		(_cnst(_int ADDR_HOLD_CNTR2 10 0 6015(_arch gms(_code 75))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_TH_CNT_WIDTH-1}~136 0 6018(_array -1((_to i 0 c 76)))))
		(_cnst(_int ADDR_HOLD_CNTR3 11 0 6018(_arch gms(_code 77))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_TH_CNT_WIDTH-1}~138 0 6023(_array -1((_to i 0 c 78)))))
		(_type(_int ADDR_HOLDCNT_ARRAY_TYPE 0 6022(_array 12((_to i 0 c 79)))))
		(_cnst(_int ADDR_HOLDCNTR_ARRAY 13 0 6024(_arch gms(_code 80))))
		(_cnst(_int ADDR_DATA_CS_TH0 -2 0 6041(_arch gms(_code 81))))
		(_cnst(_int ADDR_DATA_CS_TH1 -2 0 6046(_arch gms(_code 82))))
		(_cnst(_int ADDR_DATA_CS_TH2 -2 0 6051(_arch gms(_code 83))))
		(_cnst(_int ADDR_DATA_CS_TH3 -2 0 6056(_arch gms(_code 84))))
		(_cnst(_int ADDR_DATA_CS_TH0_WIDTH -2 0 6062(_arch gms(_code 85))))
		(_cnst(_int ADDR_DATA_CS_TH1_WIDTH -2 0 6063(_arch gms(_code 86))))
		(_cnst(_int ADDR_DATA_CS_TH2_WIDTH -2 0 6064(_arch gms(_code 87))))
		(_cnst(_int ADDR_DATA_CS_TH3_WIDTH -2 0 6065(_arch gms(_code 88))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~C_MAX_PERIPHERALS-1}~1310 0 6070(_array -2((_to i 0 c 89)))))
		(_cnst(_int ADDR_DATA_CS_TH_ARRAY 14 0 6069(_arch gms(_code 90))))
		(_cnst(_int MAX_ADDR_DATA_CS_TH_CNT_WIDTH -2 0 6080(_arch gms(_code 91))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_DATA_CS_TH_CNT_WIDTH-1}~13 0 6084(_array -1((_to i 0 c 92)))))
		(_cnst(_int ADDR_DATA_CS_HOLD_CNTR0 15 0 6083(_arch gms(_code 93))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_DATA_CS_TH_CNT_WIDTH-1}~1312 0 6088(_array -1((_to i 0 c 94)))))
		(_cnst(_int ADDR_DATA_CS_HOLD_CNTR1 16 0 6087(_arch gms(_code 95))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_DATA_CS_TH_CNT_WIDTH-1}~1314 0 6092(_array -1((_to i 0 c 96)))))
		(_cnst(_int ADDR_DATA_CS_HOLD_CNTR2 17 0 6091(_arch gms(_code 97))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_DATA_CS_TH_CNT_WIDTH-1}~1316 0 6096(_array -1((_to i 0 c 98)))))
		(_cnst(_int ADDR_DATA_CS_HOLD_CNTR3 18 0 6095(_arch gms(_code 99))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_DATA_CS_TH_CNT_WIDTH-1}~1319 0 6101(_array -1((_to i 0 c 100)))))
		(_type(_int ADDR_DATA_HOLD_CNT_ARRAY_TYPE 0 6100(_array 19((_to i 0 c 101)))))
		(_cnst(_int ADDR_DATA_HOLD_CNTR_ARRAY 20 0 6102(_arch gms(_code 102))))
		(_cnst(_int RDN_MAX0 -2 0 6118(_arch gms(_code 103))))
		(_cnst(_int RDN_MAX1 -2 0 6121(_arch gms(_code 104))))
		(_cnst(_int RDN_MAX2 -2 0 6124(_arch gms(_code 105))))
		(_cnst(_int RDN_MAX3 -2 0 6127(_arch gms(_code 106))))
		(_cnst(_int RDN_CNT_WIDTH0 -2 0 6131(_arch gms(_code 107))))
		(_cnst(_int RDN_CNT_WIDTH1 -2 0 6132(_arch gms(_code 108))))
		(_cnst(_int RDN_CNT_WIDTH2 -2 0 6133(_arch gms(_code 109))))
		(_cnst(_int RDN_CNT_WIDTH3 -2 0 6134(_arch gms(_code 110))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~C_MAX_PERIPHERALS-1}~1321 0 6136(_array -2((_to i 0 c 111)))))
		(_cnst(_int RD_CNT_ARRAY 21 0 6136(_arch gms(_code 112))))
		(_cnst(_int MAX_RDN_CNT_WIDTH -2 0 6146(_arch gms(_code 113))))
		(_cnst(_int WRN_MAX0 -2 0 6157(_arch gms(_code 114))))
		(_cnst(_int WRN_MAX1 -2 0 6160(_arch gms(_code 115))))
		(_cnst(_int WRN_MAX2 -2 0 6163(_arch gms(_code 116))))
		(_cnst(_int WRN_MAX3 -2 0 6166(_arch gms(_code 117))))
		(_cnst(_int WRN_CNT_WIDTH0 -2 0 6170(_arch gms(_code 118))))
		(_cnst(_int WRN_CNT_WIDTH1 -2 0 6171(_arch gms(_code 119))))
		(_cnst(_int WRN_CNT_WIDTH2 -2 0 6172(_arch gms(_code 120))))
		(_cnst(_int WRN_CNT_WIDTH3 -2 0 6173(_arch gms(_code 121))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~C_MAX_PERIPHERALS-1}~1323 0 6175(_array -2((_to i 0 c 122)))))
		(_cnst(_int WR_CNT_ARRAY 22 0 6175(_arch gms(_code 123))))
		(_cnst(_int MAX_WRN_CNT_WIDTH -2 0 6185(_arch gms(_code 124))))
		(_cnst(_int MAX_CONTROL_CNT_WIDTH -2 0 6189(_arch gms(_code 125))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_CONTROL_CNT_WIDTH-1}~13 0 6193(_array -1((_to i 0 c 126)))))
		(_cnst(_int TRDCNT_0 23 0 6192(_arch gms(_code 127))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_CONTROL_CNT_WIDTH-1}~1325 0 6197(_array -1((_to i 0 c 128)))))
		(_cnst(_int TRDCNT_1 24 0 6196(_arch gms(_code 129))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_CONTROL_CNT_WIDTH-1}~1327 0 6201(_array -1((_to i 0 c 130)))))
		(_cnst(_int TRDCNT_2 25 0 6200(_arch gms(_code 131))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_CONTROL_CNT_WIDTH-1}~1329 0 6205(_array -1((_to i 0 c 132)))))
		(_cnst(_int TRDCNT_3 26 0 6204(_arch gms(_code 133))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_CONTROL_CNT_WIDTH-1}~1332 0 6210(_array -1((_to i 0 c 134)))))
		(_type(_int RDCNT_ARRAY_TYPE 0 6209(_array 27((_to i 0 c 135)))))
		(_cnst(_int TRD_CNTR_ARRAY 28 0 6211(_arch gms(_code 136))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_CONTROL_CNT_WIDTH-1}~1334 0 6221(_array -1((_to i 0 c 137)))))
		(_cnst(_int TWRCNT_0 29 0 6220(_arch gms(_code 138))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_CONTROL_CNT_WIDTH-1}~1336 0 6224(_array -1((_to i 0 c 139)))))
		(_cnst(_int TWRCNT_1 30 0 6223(_arch gms(_code 140))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_CONTROL_CNT_WIDTH-1}~1338 0 6227(_array -1((_to i 0 c 141)))))
		(_cnst(_int TWRCNT_2 31 0 6226(_arch gms(_code 142))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_CONTROL_CNT_WIDTH-1}~1340 0 6230(_array -1((_to i 0 c 143)))))
		(_cnst(_int TWRCNT_3 32 0 6229(_arch gms(_code 144))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_CONTROL_CNT_WIDTH-1}~1343 0 6237(_array -1((_to i 0 c 145)))))
		(_type(_int WRCNT_ARRAY_TYPE 0 6236(_array 33((_to i 0 c 146)))))
		(_cnst(_int TWR_CNTR_ARRAY 34 0 6238(_arch gms(_code 147))))
		(_cnst(_int ADS_WDTH0 -2 0 6252(_arch gms(_code 148))))
		(_cnst(_int ADS_WDTH1 -2 0 6258(_arch gms(_code 149))))
		(_cnst(_int ADS_WDTH2 -2 0 6264(_arch gms(_code 150))))
		(_cnst(_int ADS_WDTH3 -2 0 6270(_arch gms(_code 151))))
		(_cnst(_int ADS_CNT_WIDTH0 -2 0 6276(_arch gms(_code 152))))
		(_cnst(_int ADS_CNT_WIDTH1 -2 0 6277(_arch gms(_code 153))))
		(_cnst(_int ADS_CNT_WIDTH2 -2 0 6278(_arch gms(_code 154))))
		(_cnst(_int ADS_CNT_WIDTH3 -2 0 6279(_arch gms(_code 155))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~C_MAX_PERIPHERALS-1}~1345 0 6281(_array -2((_to i 0 c 156)))))
		(_cnst(_int ADS_CNT_ARRAY 35 0 6281(_arch gms(_code 157))))
		(_cnst(_int MAX_ADS_CNT_WIDTH -2 0 6290(_arch gms(_code 158))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_CNT_WIDTH-1}~13 0 6293(_array -1((_to i 0 c 159)))))
		(_cnst(_int TADS_CNT_0 36 0 6293(_arch gms(_code 160))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_CNT_WIDTH-1}~1347 0 6296(_array -1((_to i 0 c 161)))))
		(_cnst(_int TADS_CNT_1 37 0 6296(_arch gms(_code 162))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_CNT_WIDTH-1}~1349 0 6299(_array -1((_to i 0 c 163)))))
		(_cnst(_int TADS_CNT_2 38 0 6299(_arch gms(_code 164))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_CNT_WIDTH-1}~1351 0 6302(_array -1((_to i 0 c 165)))))
		(_cnst(_int TADS_CNT_3 39 0 6302(_arch gms(_code 166))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_CNT_WIDTH-1}~1354 0 6307(_array -1((_to i 0 c 167)))))
		(_type(_int TADS_CNT_ARRAY_TYPE 0 6306(_array 40((_to i 0 c 168)))))
		(_cnst(_int TADS_CNT_ARRAY 41 0 6308(_arch gms(_code 169))))
		(_cnst(_int PRH_Wr_n0 -2 0 6325(_arch gms(_code 170))))
		(_cnst(_int PRH_Wr_n1 -2 0 6327(_arch gms(_code 171))))
		(_cnst(_int PRH_Wr_n2 -2 0 6329(_arch gms(_code 172))))
		(_cnst(_int PRH_Wr_n3 -2 0 6331(_arch gms(_code 173))))
		(_cnst(_int PRH_Rd_n0 -2 0 6334(_arch gms(_code 174))))
		(_cnst(_int PRH_Rd_n1 -2 0 6336(_arch gms(_code 175))))
		(_cnst(_int PRH_Rd_n2 -2 0 6338(_arch gms(_code 176))))
		(_cnst(_int PRH_Rd_n3 -2 0 6340(_arch gms(_code 177))))
		(_cnst(_int WR_REC_MUXED0 -2 0 6352(_arch gms(_code 178))))
		(_cnst(_int WR_REC_MUXED1 -2 0 6356(_arch gms(_code 179))))
		(_cnst(_int WR_REC_MUXED2 -2 0 6360(_arch gms(_code 180))))
		(_cnst(_int WR_REC_MUXED3 -2 0 6364(_arch gms(_code 181))))
		(_cnst(_int WR_REC_MUXED_WIDTH0 -2 0 6368(_arch gms(_code 182))))
		(_cnst(_int WR_REC_MUXED_WIDTH1 -2 0 6369(_arch gms(_code 183))))
		(_cnst(_int WR_REC_MUXED_WIDTH2 -2 0 6370(_arch gms(_code 184))))
		(_cnst(_int WR_REC_MUXED_WIDTH3 -2 0 6371(_arch gms(_code 185))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~C_MAX_PERIPHERALS-1}~1356 0 6374(_array -2((_to i 0 c 186)))))
		(_cnst(_int WR_REC_CNT_MUXED_ARRAY 42 0 6373(_arch gms(_code 187))))
		(_cnst(_int MAX_WR_REC_MUXED_CNT_WIDTH -2 0 6384(_arch gms(_code 188))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_MUXED_CNT_WIDTH-1}~13 0 6388(_array -1((_to i 0 c 189)))))
		(_cnst(_int WR_REC_MUXED_CNT0 43 0 6387(_arch gms(_code 190))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_MUXED_CNT_WIDTH-1}~1358 0 6391(_array -1((_to i 0 c 191)))))
		(_cnst(_int WR_REC_MUXED_CNT1 44 0 6390(_arch gms(_code 192))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_MUXED_CNT_WIDTH-1}~1360 0 6394(_array -1((_to i 0 c 193)))))
		(_cnst(_int WR_REC_MUXED_CNT2 45 0 6393(_arch gms(_code 194))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_MUXED_CNT_WIDTH-1}~1362 0 6397(_array -1((_to i 0 c 195)))))
		(_cnst(_int WR_REC_MUXED_CNT3 46 0 6396(_arch gms(_code 196))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_MUXED_CNT_WIDTH-1}~1365 0 6401(_array -1((_to i 0 c 197)))))
		(_type(_int WR_REC_MUXED_CNT_ARRAY_TYPE 0 6400(_array 47((_to i 0 c 198)))))
		(_cnst(_int WR_REC_MUXED_CNTR_ARRAY 48 0 6402(_arch gms(_code 199))))
		(_cnst(_int RD_REC_MUXED0 -2 0 6419(_arch gms(_code 200))))
		(_cnst(_int RD_REC_MUXED1 -2 0 6424(_arch gms(_code 201))))
		(_cnst(_int RD_REC_MUXED2 -2 0 6429(_arch gms(_code 202))))
		(_cnst(_int RD_REC_MUXED3 -2 0 6434(_arch gms(_code 203))))
		(_cnst(_int RD_REC_MUXED_WIDTH0 -2 0 6439(_arch gms(_code 204))))
		(_cnst(_int RD_REC_MUXED_WIDTH1 -2 0 6440(_arch gms(_code 205))))
		(_cnst(_int RD_REC_MUXED_WIDTH2 -2 0 6441(_arch gms(_code 206))))
		(_cnst(_int RD_REC_MUXED_WIDTH3 -2 0 6442(_arch gms(_code 207))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~C_MAX_PERIPHERALS-1}~1367 0 6445(_array -2((_to i 0 c 208)))))
		(_cnst(_int RD_REC_CNT_MUXED_ARRAY 49 0 6444(_arch gms(_code 209))))
		(_cnst(_int MAX_RD_REC_MUXED_CNT_WIDTH -2 0 6455(_arch gms(_code 210))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_MUXED_CNT_WIDTH-1}~13 0 6459(_array -1((_to i 0 c 211)))))
		(_cnst(_int RD_REC_MUXED_CNT0 50 0 6458(_arch gms(_code 212))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_MUXED_CNT_WIDTH-1}~1369 0 6462(_array -1((_to i 0 c 213)))))
		(_cnst(_int RD_REC_MUXED_CNT1 51 0 6461(_arch gms(_code 214))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_MUXED_CNT_WIDTH-1}~1371 0 6465(_array -1((_to i 0 c 215)))))
		(_cnst(_int RD_REC_MUXED_CNT2 52 0 6464(_arch gms(_code 216))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_MUXED_CNT_WIDTH-1}~1373 0 6468(_array -1((_to i 0 c 217)))))
		(_cnst(_int RD_REC_MUXED_CNT3 53 0 6467(_arch gms(_code 218))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_MUXED_CNT_WIDTH-1}~1376 0 6472(_array -1((_to i 0 c 219)))))
		(_type(_int RD_REC_MUXED_CNT_ARRAY_TYPE 0 6471(_array 54((_to i 0 c 220)))))
		(_cnst(_int RD_REC_MUXED_CNTR_ARRAY 55 0 6473(_arch gms(_code 221))))
		(_cnst(_int WR_REC_NON_MUXED0 -2 0 6490(_arch gms(_code 222))))
		(_cnst(_int WR_REC_NON_MUXED1 -2 0 6495(_arch gms(_code 223))))
		(_cnst(_int WR_REC_NON_MUXED2 -2 0 6500(_arch gms(_code 224))))
		(_cnst(_int WR_REC_NON_MUXED3 -2 0 6505(_arch gms(_code 225))))
		(_cnst(_int WR_REC_NON_MUXED_WIDTH0 -2 0 6510(_arch gms(_code 226))))
		(_cnst(_int WR_REC_NON_MUXED_WIDTH1 -2 0 6511(_arch gms(_code 227))))
		(_cnst(_int WR_REC_NON_MUXED_WIDTH2 -2 0 6512(_arch gms(_code 228))))
		(_cnst(_int WR_REC_NON_MUXED_WIDTH3 -2 0 6513(_arch gms(_code 229))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~C_MAX_PERIPHERALS-1}~1378 0 6516(_array -2((_to i 0 c 230)))))
		(_cnst(_int WR_REC_CNT_NON_MUXED_ARRAY 56 0 6515(_arch gms(_code 231))))
		(_cnst(_int MAX_WR_REC_NON_MUXED_CNT_WIDTH -2 0 6526(_arch gms(_code 232))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_NON_MUXED_CNT_WIDTH-1}~13 0 6531(_array -1((_to i 0 c 233)))))
		(_cnst(_int WR_REC_NON_MUXED_CNT0 57 0 6530(_arch gms(_code 234))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_NON_MUXED_CNT_WIDTH-1}~1380 0 6535(_array -1((_to i 0 c 235)))))
		(_cnst(_int WR_REC_NON_MUXED_CNT1 58 0 6534(_arch gms(_code 236))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_NON_MUXED_CNT_WIDTH-1}~1382 0 6539(_array -1((_to i 0 c 237)))))
		(_cnst(_int WR_REC_NON_MUXED_CNT2 59 0 6538(_arch gms(_code 238))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_NON_MUXED_CNT_WIDTH-1}~1384 0 6543(_array -1((_to i 0 c 239)))))
		(_cnst(_int WR_REC_NON_MUXED_CNT3 60 0 6542(_arch gms(_code 240))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_NON_MUXED_CNT_WIDTH-1}~1387 0 6547(_array -1((_to i 0 c 241)))))
		(_type(_int WR_REC_NON_MUXED_CNT_ARRAY_TYPE 0 6546(_array 61((_to i 0 c 242)))))
		(_cnst(_int WR_REC_NON_MUXED_CNTR_ARRAY 62 0 6548(_arch gms(_code 243))))
		(_cnst(_int RD_REC_NON_MUXED0 -2 0 6565(_arch gms(_code 244))))
		(_cnst(_int RD_REC_NON_MUXED1 -2 0 6570(_arch gms(_code 245))))
		(_cnst(_int RD_REC_NON_MUXED2 -2 0 6575(_arch gms(_code 246))))
		(_cnst(_int RD_REC_NON_MUXED3 -2 0 6580(_arch gms(_code 247))))
		(_cnst(_int RD_REC_NON_MUXED_WIDTH0 -2 0 6585(_arch gms(_code 248))))
		(_cnst(_int RD_REC_NON_MUXED_WIDTH1 -2 0 6586(_arch gms(_code 249))))
		(_cnst(_int RD_REC_NON_MUXED_WIDTH2 -2 0 6587(_arch gms(_code 250))))
		(_cnst(_int RD_REC_NON_MUXED_WIDTH3 -2 0 6588(_arch gms(_code 251))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~C_MAX_PERIPHERALS-1}~1389 0 6591(_array -2((_to i 0 c 252)))))
		(_cnst(_int RD_REC_CNT_NON_MUXED_ARRAY 63 0 6590(_arch gms(_code 253))))
		(_cnst(_int MAX_RD_REC_NON_MUXED_CNT_WIDTH -2 0 6600(_arch gms(_code 254))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_NON_MUXED_CNT_WIDTH-1}~13 0 6604(_array -1((_to i 0 c 255)))))
		(_cnst(_int RD_REC_NON_MUXED_CNT0 64 0 6603(_arch gms(_code 256))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_NON_MUXED_CNT_WIDTH-1}~1391 0 6608(_array -1((_to i 0 c 257)))))
		(_cnst(_int RD_REC_NON_MUXED_CNT1 65 0 6607(_arch gms(_code 258))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_NON_MUXED_CNT_WIDTH-1}~1393 0 6612(_array -1((_to i 0 c 259)))))
		(_cnst(_int RD_REC_NON_MUXED_CNT2 66 0 6611(_arch gms(_code 260))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_NON_MUXED_CNT_WIDTH-1}~1395 0 6616(_array -1((_to i 0 c 261)))))
		(_cnst(_int RD_REC_NON_MUXED_CNT3 67 0 6615(_arch gms(_code 262))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_NON_MUXED_CNT_WIDTH-1}~1398 0 6620(_array -1((_to i 0 c 263)))))
		(_type(_int RD_REC_NON_MUXED_CNT_ARRAY_TYPE 0 6619(_array 68((_to i 0 c 264)))))
		(_cnst(_int RD_REC_NON_MUXED_CNTR_ARRAY 69 0 6622(_arch gms(_code 265))))
		(_cnst(_int RDY_TOUT0 -2 0 6646(_arch gms(_code 266))))
		(_cnst(_int RDY_TOUT1 -2 0 6649(_arch gms(_code 267))))
		(_cnst(_int RDY_TOUT2 -2 0 6652(_arch gms(_code 268))))
		(_cnst(_int RDY_TOUT3 -2 0 6655(_arch gms(_code 269))))
		(_cnst(_int RDY_TOUT_CNT_WIDTH0 -2 0 6659(_arch gms(_code 270))))
		(_cnst(_int RDY_TOUT_CNT_WIDTH1 -2 0 6660(_arch gms(_code 271))))
		(_cnst(_int RDY_TOUT_CNT_WIDTH2 -2 0 6661(_arch gms(_code 272))))
		(_cnst(_int RDY_TOUT_CNT_WIDTH3 -2 0 6662(_arch gms(_code 273))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~C_MAX_PERIPHERALS-1}~13100 0 6666(_array -2((_to i 0 c 274)))))
		(_cnst(_int RDY_TOUT_CNT_ARRAY 70 0 6666(_arch gms(_code 275))))
		(_cnst(_int MAX_RDY_TOUT_CNT_WIDTH -2 0 6673(_arch gms(_code 276))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_TOUT_CNT_WIDTH-1}~13 0 6677(_array -1((_to i 0 c 277)))))
		(_cnst(_int RDY_TOUT_CNT_0 71 0 6676(_arch gms(_code 278))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_TOUT_CNT_WIDTH-1}~13102 0 6680(_array -1((_to i 0 c 279)))))
		(_cnst(_int RDY_TOUT_CNT_1 72 0 6679(_arch gms(_code 280))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_TOUT_CNT_WIDTH-1}~13104 0 6683(_array -1((_to i 0 c 281)))))
		(_cnst(_int RDY_TOUT_CNT_2 73 0 6682(_arch gms(_code 282))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_TOUT_CNT_WIDTH-1}~13106 0 6686(_array -1((_to i 0 c 283)))))
		(_cnst(_int RDY_TOUT_CNT_3 74 0 6685(_arch gms(_code 284))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_TOUT_CNT_WIDTH-1}~13109 0 6692(_array -1((_to i 0 c 285)))))
		(_type(_int RDY_TOUT_CNT_ARRAY_TYPE 0 6691(_array 75((_to i 0 c 286)))))
		(_cnst(_int TRDY_TOUT_CNTR_ARRAY 76 0 6693(_arch gms(_code 287))))
		(_cnst(_int RDY_WIDTH0 -2 0 6710(_arch gms(_code 288))))
		(_cnst(_int RDY_WIDTH1 -2 0 6713(_arch gms(_code 289))))
		(_cnst(_int RDY_WIDTH2 -2 0 6716(_arch gms(_code 290))))
		(_cnst(_int RDY_WIDTH3 -2 0 6719(_arch gms(_code 291))))
		(_cnst(_int RDY_WIDTH_CNT_WIDTH0 -2 0 6723(_arch gms(_code 292))))
		(_cnst(_int RDY_WIDTH_CNT_WIDTH1 -2 0 6724(_arch gms(_code 293))))
		(_cnst(_int RDY_WIDTH_CNT_WIDTH2 -2 0 6725(_arch gms(_code 294))))
		(_cnst(_int RDY_WIDTH_CNT_WIDTH3 -2 0 6726(_arch gms(_code 295))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~C_MAX_PERIPHERALS-1}~13111 0 6728(_array -2((_to i 0 c 296)))))
		(_cnst(_int PRH_WIDTH_ARRAY 77 0 6728(_arch gms(_code 297))))
		(_cnst(_int MAX_RDY_WIDTH_CNT_WIDTH -2 0 6736(_arch gms(_code 298))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_WIDTH_CNT_WIDTH-1}~13 0 6740(_array -1((_to i 0 c 299)))))
		(_cnst(_int RDY_WIDTH_CNT_0 78 0 6739(_arch gms(_code 300))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_WIDTH_CNT_WIDTH-1}~13113 0 6743(_array -1((_to i 0 c 301)))))
		(_cnst(_int RDY_WIDTH_CNT_1 79 0 6742(_arch gms(_code 302))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_WIDTH_CNT_WIDTH-1}~13115 0 6746(_array -1((_to i 0 c 303)))))
		(_cnst(_int RDY_WIDTH_CNT_2 80 0 6745(_arch gms(_code 304))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_WIDTH_CNT_WIDTH-1}~13117 0 6749(_array -1((_to i 0 c 305)))))
		(_cnst(_int RDY_WIDTH_CNT_3 81 0 6748(_arch gms(_code 306))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_WIDTH_CNT_WIDTH-1}~13120 0 6754(_array -1((_to i 0 c 307)))))
		(_type(_int RDY_WIDTH_CNT_ARRAY_TYPE 0 6753(_array 82((_to i 0 c 308)))))
		(_cnst(_int TRDY_WIDTH_CNTR_ARRAY 83 0 6755(_arch gms(_code 309))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_TH_CNT_WIDTH-1}~13122 0 6767(_array -1((_to i 0 c 310)))))
		(_sig(_int taddr_hold_data_i 84 0 6766(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADS_CNT_WIDTH-1}~13124 0 6770(_array -1((_to i 0 c 311)))))
		(_sig(_int tads_data_i 85 0 6769(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_CONTROL_CNT_WIDTH-1}~13126 0 6776(_array -1((_to i 0 c 312)))))
		(_sig(_int tcontrol_width_data_i 86 0 6775(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_TOUT_CNT_WIDTH-1}~13128 0 6780(_array -1((_to i 0 c 313)))))
		(_sig(_int tdev_valid_data_i 87 0 6779(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RDY_WIDTH_CNT_WIDTH-1}~13130 0 6782(_array -1((_to i 0 c 314)))))
		(_sig(_int tdevrdy_width_data_i 88 0 6781(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_ADDR_DATA_CS_TH_CNT_WIDTH-1}~13132 0 6785(_array -1((_to i 0 c 315)))))
		(_sig(_int taddr_data_cs_hold_count_i 89 0 6784(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_MUXED_CNT_WIDTH-1}~13134 0 6789(_array -1((_to i 0 c 316)))))
		(_sig(_int trd_recovery_muxed_data_i 90 0 6788(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_MUXED_CNT_WIDTH-1}~13136 0 6791(_array -1((_to i 0 c 317)))))
		(_sig(_int twr_recovery_muxed_data_i 91 0 6790(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_RD_REC_NON_MUXED_CNT_WIDTH-1}~13138 0 6794(_array -1((_to i 0 c 318)))))
		(_sig(_int trd_recovery_non_muxed_data_i 92 0 6793(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~MAX_WR_REC_NON_MUXED_CNT_WIDTH-1}~13140 0 6796(_array -1((_to i 0 c 319)))))
		(_sig(_int twr_recovery_non_muxed_data_i 93 0 6795(_arch(_uni))))
		(_sig(_int asynch_rd_req_i -1 0 6798(_arch(_uni))))
		(_sig(_int asynch_wr_req_i -1 0 6799(_arch(_uni))))
		(_sig(_int taddr_hold_ld_i -1 0 6801(_arch(_uni))))
		(_sig(_int tdata_hold_ld_i -1 0 6802(_arch(_uni))))
		(_sig(_int tdev_rdy_ld_i -1 0 6803(_arch(_uni))))
		(_sig(_int tcontrol_ld_i -1 0 6804(_arch(_uni))))
		(_sig(_int tdev_valid_ld_i -1 0 6805(_arch(_uni))))
		(_sig(_int tads_ld_i -1 0 6806(_arch(_uni))))
		(_sig(_int twr_recovery_ld_i -1 0 6807(_arch(_uni))))
		(_sig(_int trd_recovery_ld_i -1 0 6808(_arch(_uni))))
		(_sig(_int taddr_hold_ld_ce_i -1 0 6810(_arch(_uni))))
		(_sig(_int tdata_hold_ld_ce_i -1 0 6811(_arch(_uni))))
		(_sig(_int tcontrol_ld_ce_i -1 0 6812(_arch(_uni))))
		(_sig(_int tdev_valid_ld_ce_i -1 0 6813(_arch(_uni))))
		(_sig(_int tdev_rdy_ld_ce_i -1 0 6814(_arch(_uni))))
		(_sig(_int tads_ld_ce_i -1 0 6815(_arch(_uni))))
		(_sig(_int twr_muxed_recovery_load_ce_i -1 0 6817(_arch(_uni))))
		(_sig(_int trd_muxed_recovery_load_ce_i -1 0 6818(_arch(_uni))))
		(_sig(_int twr_non_muxed_recovery_load_ce_i -1 0 6819(_arch(_uni))))
		(_sig(_int trd_non_muxed_recovery_load_ce_i -1 0 6820(_arch(_uni))))
		(_sig(_int asynch_prh_rdy_d1 -1 0 6822(_arch(_uni))))
		(_sig(_int asynch_prh_rdy_d2 -1 0 6823(_arch(_uni))))
		(_sig(_int asynch_prh_rdy_i -1 0 6824(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/8-1}~13 0 6825(_array -1((_to i 0 c 320)))))
		(_sig(_int async_cycle_bit_rst 94 0 6825(_arch(_uni)(_event))))
		(_sig(_int async_cycle_bit 94 0 6826(_arch(_uni))))
		(_sig(_int asynch_start_i -1 0 6827(_arch(_uni))))
		(_sig(_int asynch_cycle_i -1 0 6828(_arch(_uni))))
		(_sig(_int taddr_hold_cnt 84 0 6830(_arch(_uni))))
		(_sig(_int tcontrol_wdth_cnt 86 0 6831(_arch(_uni))))
		(_sig(_int tdevrdy_wdth_cnt 88 0 6832(_arch(_uni))))
		(_sig(_int tdev_valid_cnt 87 0 6833(_arch(_uni))))
		(_sig(_int tads_cnt 85 0 6834(_arch(_uni))))
		(_sig(_int taddr_data_cs_hold_cnt 89 0 6835(_arch(_uni))))
		(_sig(_int twr_muxed_rec_cnt 91 0 6838(_arch(_uni))))
		(_sig(_int trd_muxed_rec_cnt 90 0 6840(_arch(_uni))))
		(_sig(_int twr_non_muxed_rec_cnt 93 0 6842(_arch(_uni))))
		(_sig(_int trd_non_muxed_rec_cnt 92 0 6844(_arch(_uni))))
		(_subprogram
			(_int FindMaxWidth 26 0 5963(_arch(_func)))
			(_ext max2(3 0))
			(_ext log2(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.INTEGER_ARRAY_TYPE(2 INTEGER_ARRAY_TYPE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.BIT(1 BIT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.X01(0 X01)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(axi_lite_ipif_v3_0_4(ipif_pkg))(lib_pkg_v1_0_2(lib_pkg))(ieee(std_logic_arith))(ieee(std_logic_misc))(unisim(VCOMPONENTS)))
	(_model . imp 321 -1)
)
V 000044 55 5414          1580965198241 imp
(_unit VHDL(address_gen 0 7377(imp 0 7415))
	(_version vde)
	(_time 1580965198242 2020.02.05 22:59:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_epc_v2_0/hdl/axi_epc_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code eceeecbfbbbbbcfbeeebecbfffb7bee9baeaebeae9eab9)
	(_ent
		(_time 1580965198239)
	)
	(_generate NO_DEV_DWIDTH_MATCH_GEN 0 7454(_if 11)
		(_object
			(_prcs
				(line__7456(_arch 0 0 7456(_assignment(_trgt(14)))))
				(line__7457(_arch 1 0 7457(_assignment(_trgt(13))(_sens(4)))))
			)
		)
	)
	(_generate DEV_DWIDTH_MATCH_GEN 0 7469(_if 12)
		(_generate SOME_DEV_SYNC_GEN 0 7476(_if 13)
			(_inst I_SYNC_ADDRCNT 0 7483(_ent . ld_arith_reg)
				(_gen
					((C_ADD_SUB_NOT)(_code 14))
					((C_REG_WIDTH)(_code 15))
					((C_RESET_VALUE)(_code 16))
					((C_LD_WIDTH)(_code 17))
					((C_LD_OFFSET)(_code 18))
					((C_AD_WIDTH)(_code 19))
					((C_AD_OFFSET)(_code 20))
				)
				(_port
					((CK)(Local_Clk))
					((RST)(Local_Rst))
					((Q)(sync_addr_cnt_i))
					((LD)(sync_addr_ld_cnt_val))
					((AD)(_code 21))
					((LOAD)(Sync_addr_cnt_ld))
					((OP)(Sync_addr_cnt_ce))
				)
			)
			(_object
				(_prcs
					(SYNC_ADDR_LD_VAL_PROCESS(_arch 2 0 7506(_prcs(_simple)(_trgt(18))(_sens(4)(8)))))
					(SYNC_ADDR_SUFFIX_PROCESS(_arch 3 0 7534(_prcs(_simple)(_trgt(20))(_sens(8)(17)))))
				)
			)
		)
		(_generate SOME_DEV_ASYNC_GEN 0 7558(_if 22)
			(_inst I_ASYNC_ADDRCNT 0 7565(_ent . ld_arith_reg)
				(_gen
					((C_ADD_SUB_NOT)(_code 23))
					((C_REG_WIDTH)(_code 24))
					((C_RESET_VALUE)(_code 25))
					((C_LD_WIDTH)(_code 26))
					((C_LD_OFFSET)(_code 27))
					((C_AD_WIDTH)(_code 28))
					((C_AD_OFFSET)(_code 29))
				)
				(_port
					((CK)(Bus2IP_Clk))
					((RST)(Bus2IP_Rst))
					((Q)(async_addr_cnt_i))
					((LD)(async_addr_ld_cnt_val))
					((AD)(_code 30))
					((LOAD)(Async_addr_cnt_ld))
					((OP)(Async_addr_cnt_ce))
				)
			)
			(_object
				(_prcs
					(ASYNC_ADDR_LD_VAL_PROCESS(_arch 4 0 7589(_prcs(_simple)(_trgt(16))(_sens(4)(8)))))
					(ASYNC_ADDR_SUFFIX_PROCESS(_arch 5 0 7617(_prcs(_simple)(_trgt(19))(_sens(8)(15)))))
				)
			)
		)
		(_generate ALL_DEV_SYNC_GEN 0 7641(_if 31)
			(_object
				(_prcs
					(line__7643(_arch 6 0 7643(_assignment(_trgt(21))(_sens(20)))))
				)
			)
		)
		(_generate ALL_DEV_ASYNC_GEN 0 7652(_if 32)
			(_object
				(_prcs
					(line__7654(_arch 7 0 7654(_assignment(_trgt(21))(_sens(19)))))
				)
			)
		)
		(_generate DEV_SYNC_AND_ASYNC_GEN 0 7664(_if 33)
			(_object
				(_prcs
					(line__7666(_arch 8 0 7666(_assignment(_trgt(21))(_sens(6)(19)(20)))))
				)
			)
		)
		(_object
			(_prcs
				(line__7671(_arch 9 0 7671(_assignment(_trgt(14))(_sens(21)))))
				(line__7673(_arch 10 0 7673(_assignment(_trgt(13))(_sens(4)(5)(7)(21)))))
			)
		)
	)
	(_object
		(_gen(_int C_PRH_MAX_AWIDTH -1 0 7379(_ent gms)))
		(_gen(_int NO_PRH_DWIDTH_MATCH -1 0 7380(_ent gms)))
		(_gen(_int NO_PRH_SYNC -1 0 7381(_ent gms)))
		(_gen(_int NO_PRH_ASYNC -1 0 7382(_ent gms)))
		(_gen(_int ADDRCNT_WIDTH -1 0 7383(_ent gms)))
		(_port(_int Bus2IP_Clk -2 0 7387(_ent(_in))))
		(_port(_int Bus2IP_Rst -2 0 7388(_ent(_in))))
		(_port(_int Local_Clk -2 0 7390(_ent(_in))))
		(_port(_int Local_Rst -2 0 7391(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_AWIDTH-1}~12 0 7393(_array -2((_to i 0 c 34)))))
		(_port(_int Bus2IP_Addr 0 0 7393(_ent(_in))))
		(_port(_int Dev_fifo_access -2 0 7395(_ent(_in))))
		(_port(_int Dev_sync -2 0 7396(_ent(_in))))
		(_port(_int Dev_dwidth_match -2 0 7397(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~12 0 7398(_array -2((_to i 0 i 2)))))
		(_port(_int Dev_dbus_width 1 0 7398(_ent(_in))))
		(_port(_int Async_addr_cnt_ld -2 0 7400(_ent(_in))))
		(_port(_int Async_addr_cnt_ce -2 0 7401(_ent(_in))))
		(_port(_int Sync_addr_cnt_ld -2 0 7403(_ent(_in))))
		(_port(_int Sync_addr_cnt_ce -2 0 7404(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_AWIDTH-1}~122 0 7406(_array -2((_to i 0 c 35)))))
		(_port(_int Addr_Int 2 0 7406(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~ADDRCNT_WIDTH-1}~12 0 7407(_array -2((_to i 0 c 36)))))
		(_port(_int Addr_suffix 3 0 7407(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~ADDRCNT_WIDTH-1}~13 0 7420(_array -2((_to i 0 c 37)))))
		(_cnst(_int ADDRCNT_RST 4 0 7420(_arch((_others(i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~ADDRCNT_WIDTH-1}~132 0 7426(_array -2((_to i 0 c 38)))))
		(_sig(_int async_addr_cnt_i 5 0 7426(_arch(_uni((_others(i 2)))))))
		(_sig(_int async_addr_ld_cnt_val 5 0 7428(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_addr_cnt_i 5 0 7431(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_addr_ld_cnt_val 5 0 7433(_arch(_uni((_others(i 2)))))))
		(_sig(_int async_addr_suffix 5 0 7436(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_addr_suffix 5 0 7438(_arch(_uni((_others(i 2)))))))
		(_sig(_int addr_suffix_i 5 0 7440(_arch(_uni((_others(i 2)))))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_static
		(197122)
		(131842)
		(131587)
		(3)
	)
	(_model . imp 39 -1)
)
V 000044 55 8427          1580965198251 imp
(_unit VHDL(access_mux 0 7849(imp 0 7922))
	(_version vde)
	(_time 1580965198252 2020.02.05 22:59:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_epc_v2_0/hdl/axi_epc_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code eceeecbfbcbbbbfae9eabbeeffb5ebeab8ebe9ebe4eaed)
	(_ent
		(_time 1580965198249)
	)
	(_generate ALL_DEV_SYNC_GEN 0 7993(_if 21)
		(_generate PRH_DATA_T_GEN 0 8025(_for 13 )
			(_object
				(_cnst(_int i 13 0 8025(_arch)))
				(_prcs
					(line__8026(_arch 2 0 8026(_assignment(_trgt(26(_object 21)))(_sens(30(_object 21)))(_read(30(_object 21))))))
				)
			)
			(_part (30(_object 21))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~C_PRH_MAX_ADWIDTH-1~131 0 8025(_scalar (_to i 0 c 22))))
			(_prcs
				(REG_PRH_SIGS40(_arch 0 0 7995(_prcs(_trgt(16)(17)(18)(19)(20)(21))(_sens(0)(2)(3)(4)(5))(_dssslsensitivity 1))))
				(REG_PRH_SIGS41(_arch 1 0 8012(_prcs(_trgt(30))(_sens(0)(7))(_dssslsensitivity 1))))
			)
		)
		(_split (30)
		)
	)
	(_generate ALL_DEV_ASYNC_GEN 0 8036(_if 23)
		(_generate PRH_DATA_T_GEN 0 8063(_for 14 )
			(_object
				(_cnst(_int i 14 0 8063(_arch)))
				(_prcs
					(line__8064(_arch 5 0 8064(_assignment(_trgt(26(_object 22)))(_sens(31(_object 22)))(_read(31(_object 22))))))
				)
			)
			(_part (31(_object 22))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~C_PRH_MAX_ADWIDTH-1~133 0 8063(_scalar (_to i 0 c 24))))
			(_prcs
				(REG_PRH_SIGS42(_arch 3 0 8037(_prcs(_trgt(16)(17)(18)(19)(20)(21))(_sens(0)(8)(9)(10)(11))(_dssslsensitivity 1))))
				(REG_PRH_SIGS43(_arch 4 0 8054(_prcs(_trgt(31))(_sens(0)(13))(_dssslsensitivity 1))))
			)
		)
		(_split (31)
		)
	)
	(_generate DEV_SYNC_AND_ASYNC_GEN 0 8075(_if 25)
		(_generate PRH_CS_N_GEN 0 8091(_for 15 )
			(_object
				(_cnst(_int i 15 0 8091(_arch)))
				(_prcs
					(line__8092(_arch 7 0 8092(_assignment(_trgt(16(_object 23)))(_sens(33(_object 23)))(_read(33(_object 23))))))
				)
			)
			(_part (33(_object 23))
			)
		)
		(_generate PRH_DATA_T_GEN 0 8122(_for 16 )
			(_object
				(_cnst(_int i 16 0 8122(_arch)))
				(_prcs
					(line__8123(_arch 10 0 8123(_assignment(_trgt(26(_object 24)))(_sens(32(_object 24)))(_read(32(_object 24))))))
				)
			)
			(_part (32(_object 24))
			)
		)
		(_object
			(_type(_int ~INTEGER~range~0~to~C_NUM_PERIPHERALS-1~134 0 8091(_scalar (_to i 0 c 26))))
			(_type(_int ~INTEGER~range~0~to~C_PRH_MAX_ADWIDTH-1~136 0 8122(_scalar (_to i 0 c 27))))
			(_prcs
				(REG_PRH_SIGS44(_arch 6 0 8081(_prcs(_trgt(33))(_sens(0)(2)(8))(_dssslsensitivity 1))))
				(REG_PRH_SIGS45(_arch 8 0 8096(_prcs(_trgt(17)(18)(19)(20)(21))(_sens(0)(3)(4)(5)(9)(10)(11))(_dssslsensitivity 1))))
				(REG_PRH_SIGS46(_arch 9 0 8113(_prcs(_trgt(32))(_sens(0)(7)(13))(_dssslsensitivity 1))))
			)
		)
		(_split (33)(32)
		)
	)
	(_generate NO_PRH_BUS_MULTIPLEX_GEN 0 8133(_if 28)
		(_object
			(_prcs
				(line__8135(_arch 11 0 8135(_assignment(_alias((addr_ph)(_string \"0"\)))(_trgt(27)))))
				(REG_PRH_SIGS47(_arch 12 0 8137(_prcs(_simple)(_trgt(25(_range 29)))(_sens(0))(_read(15)))))
			)
		)
	)
	(_generate PRH_BUS_MULTIPLEX_GEN 0 8152(_if 30)
		(_generate DWIDTH_LT_ADWIDTH_GEN 0 8206(_if 31)
			(_object
				(_prcs
					(line__8207(_arch 16 0 8207(_assignment(_trgt(29(_range 32))))))
				)
			)
		)
		(_object
			(_prcs
				(line__8154(_arch 13 0 8154(_assignment(_trgt(27))(_sens(6)(12)))))
				(ADDR_OUT_PROCESS(_arch 14 0 8161(_prcs(_simple)(_trgt(28))(_sens(1)(14))(_read(28)))))
				(line__8199(_arch 15 0 8199(_assignment(_trgt(29(_range 33)))(_sens(15)))))
				(AD_MUX_OUT_PROCESS(_arch 17 0 8217(_prcs(_trgt(25))(_sens(0)(27)(28)(29))(_dssslsensitivity 1))))
			)
		)
	)
	(_object
		(_gen(_int C_NUM_PERIPHERALS -1 0 7851(_ent gms)))
		(_gen(_int C_PRH_MAX_AWIDTH -1 0 7852(_ent gms)))
		(_gen(_int C_PRH_MAX_DWIDTH -1 0 7853(_ent gms)))
		(_gen(_int C_PRH_MAX_ADWIDTH -1 0 7854(_ent gms)))
		(_gen(_int C_PRH0_AWIDTH -1 0 7856(_ent gms)))
		(_gen(_int C_PRH1_AWIDTH -1 0 7857(_ent gms)))
		(_gen(_int C_PRH2_AWIDTH -1 0 7858(_ent gms)))
		(_gen(_int C_PRH3_AWIDTH -1 0 7859(_ent gms)))
		(_gen(_int C_PRH0_DWIDTH -1 0 7861(_ent gms)))
		(_gen(_int C_PRH1_DWIDTH -1 0 7862(_ent gms)))
		(_gen(_int C_PRH2_DWIDTH -1 0 7863(_ent gms)))
		(_gen(_int C_PRH3_DWIDTH -1 0 7864(_ent gms)))
		(_gen(_int C_PRH0_BUS_MULTIPLEX -1 0 7866(_ent gms)))
		(_gen(_int C_PRH1_BUS_MULTIPLEX -1 0 7867(_ent gms)))
		(_gen(_int C_PRH2_BUS_MULTIPLEX -1 0 7868(_ent gms)))
		(_gen(_int C_PRH3_BUS_MULTIPLEX -1 0 7869(_ent gms)))
		(_gen(_int MAX_PERIPHERALS -1 0 7871(_ent)))
		(_gen(_int NO_PRH_SYNC -1 0 7872(_ent gms)))
		(_gen(_int NO_PRH_ASYNC -1 0 7873(_ent gms)))
		(_gen(_int NO_PRH_BUS_MULTIPLEX -1 0 7874(_ent gms)))
		(_port(_int Local_Clk -2 0 7878(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~12 0 7880(_array -2((_to i 0 c 34)))))
		(_port(_int Dev_id 0 0 7880(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~122 0 7884(_array -2((_to i 0 c 35)))))
		(_port(_int Sync_CS_n 1 0 7884(_ent(_in))))
		(_port(_int Sync_ADS -2 0 7885(_ent(_in))))
		(_port(_int Sync_RNW -2 0 7886(_ent(_in))))
		(_port(_int Sync_Burst -2 0 7887(_ent(_in))))
		(_port(_int Sync_addr_ph -2 0 7888(_ent(_in))))
		(_port(_int Sync_data_oe -2 0 7889(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~124 0 7891(_array -2((_to i 0 c 36)))))
		(_port(_int Async_CS_n 2 0 7891(_ent(_in))))
		(_port(_int Async_ADS -2 0 7892(_ent(_in))))
		(_port(_int Async_Rd_n -2 0 7893(_ent(_in))))
		(_port(_int Async_Wr_n -2 0 7894(_ent(_in))))
		(_port(_int Async_addr_ph -2 0 7895(_ent(_in))))
		(_port(_int Async_data_oe -2 0 7896(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_AWIDTH-1}~12 0 7898(_array -2((_to i 0 c 37)))))
		(_port(_int Addr_Int 3 0 7898(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_DWIDTH-1}~12 0 7899(_array -2((_to i 0 c 38)))))
		(_port(_int Data_Int 4 0 7899(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~126 0 7901(_array -2((_to i 0 c 39)))))
		(_port(_int PRH_CS_n 5 0 7901(_ent(_out))))
		(_port(_int PRH_ADS -2 0 7902(_ent(_out))))
		(_port(_int PRH_RNW -2 0 7903(_ent(_out))))
		(_port(_int PRH_Rd_n -2 0 7904(_ent(_out))))
		(_port(_int PRH_Wr_n -2 0 7905(_ent(_out))))
		(_port(_int PRH_Burst -2 0 7906(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~128 0 7908(_array -2((_to i 0 c 40)))))
		(_port(_int PRH_Rdy 6 0 7908(_ent(_in))))
		(_port(_int Dev_Rdy -2 0 7909(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_AWIDTH-1}~1210 0 7911(_array -2((_to i 0 c 41)))))
		(_port(_int PRH_Addr 7 0 7911(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_ADWIDTH-1}~12 0 7912(_array -2((_to i 0 c 42)))))
		(_port(_int PRH_Data_O 8 0 7912(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_ADWIDTH-1}~1212 0 7913(_array -2((_to i 0 c 43)))))
		(_port(_int PRH_Data_T 9 0 7913(_ent(_out))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~13 0 7957(_array -1((_to i 0 c 44)))))
		(_cnst(_int PRH_ADWIDTH_ARRAY 10 0 7957(_arch gms(_code 45))))
		(_sig(_int addr_ph -2 0 7968(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_ADWIDTH-1}~13 0 7970(_array -2((_to i 0 c 46)))))
		(_sig(_int addr_out 11 0 7970(_arch(_uni((_others(i 2)))))))
		(_sig(_int data_out 11 0 7972(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_data_oe_i 11 0 7975(_arch(_uni((_others(i 2)))))))
		(_sig(_int async_data_oe_i 11 0 7977(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_async_data_oe_i 11 0 7979(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~13 0 7981(_array -2((_to i 0 c 47)))))
		(_sig(_int prh_cs_n_i 12 0 7981(_arch(_uni))))
		(_prcs
			(REG_PRH_SIGS48(_arch 18 0 8230(_prcs(_trgt(24))(_sens(0)(14))(_dssslsensitivity 1))))
			(DEV_RDY_PROCESS(_arch 19 0 8243(_prcs(_simple)(_trgt(23))(_sens(1)(22)))))
		)
		(_subprogram
			(_int get_adbus_width 20 0 7934(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(axi_lite_ipif_v3_0_4(ipif_pkg)))
	(_model . imp 48 -1)
)
V 000044 55 24575         1580965198263 imp
(_unit VHDL(epc_core 0 8482(imp 0 8639))
	(_version vde)
	(_time 1580965198264 2020.02.05 22:59:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_epc_v2_0/hdl/axi_epc_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code fcfef8adafababe9aaf9f6f3baa7affaf9faf9fbfcfaff)
	(_ent
		(_time 1580965198259)
	)
	(_inst IPIC_DECODE_I 0 8842(_ent . ipic_if_decode)
		(_gen
			((C_SPLB_DWIDTH)(_code 5))
			((C_NUM_PERIPHERALS)(_code 6))
			((C_PRH_CLK_SUPPORT)(_code 7))
			((C_PRH0_DWIDTH_MATCH)(_code 8))
			((C_PRH1_DWIDTH_MATCH)(_code 9))
			((C_PRH2_DWIDTH_MATCH)(_code 10))
			((C_PRH3_DWIDTH_MATCH)(_code 11))
			((C_PRH0_DWIDTH)(_code 12))
			((C_PRH1_DWIDTH)(_code 13))
			((C_PRH2_DWIDTH)(_code 14))
			((C_PRH3_DWIDTH)(_code 15))
			((MAX_PERIPHERALS)(_code 16))
			((NO_PRH_SYNC)(_code 17))
			((NO_PRH_ASYNC)(_code 18))
			((PRH_SYNC)(_code 19))
			((NO_PRH_BUS_MULTIPLEX)(_code 20))
			((PRH_BUS_MULTIPLEX)(_code 21))
			((NO_PRH_DWIDTH_MATCH)(_code 22))
			((PRH_DWIDTH_MATCH)(_code 23))
		)
		(_port
			((Bus2IP_Clk)(Bus2IP_Clk))
			((Bus2IP_Rst)(Bus2IP_Rst))
			((Local_Clk)(Local_Clk))
			((Local_Rst)(Local_Rst))
			((Bus2IP_CS)(Bus2IP_CS))
			((Bus2IP_RNW)(Bus2IP_RNW))
			((IP2Bus_WrAck)(IP2Bus_WrAck))
			((IP2Bus_RdAck)(IP2Bus_RdAck))
			((IP2Bus_Error)(IP2Bus_Error))
			((FIFO_access)(fifo_access))
			((Dev_id)(dev_id))
			((Dev_fifo_access)(dev_fifo_access))
			((Dev_in_access)(dev_in_access))
			((Dev_sync_in_access)(dev_sync_in_access))
			((Dev_async_in_access)(dev_async_in_access))
			((Dev_sync)(dev_sync))
			((Dev_rnw)(dev_rnw))
			((Dev_bus_multiplex)(dev_bus_multiplex))
			((Dev_dwidth_match)(dev_dwidth_match))
			((Dev_dbus_width)(dev_dbus_width))
			((IPIC_sync_req)(ipic_sync_req))
			((IPIC_async_req)(ipic_async_req))
			((IP_sync_req_rst)(ip_sync_req_rst))
			((IP_sync_Wrack)(ip_sync_Wrack))
			((IP_sync_Rdack)(ip_sync_Rdack))
			((IPIC_sync_ack_rst)(ipic_sync_ack_rst))
			((IP_async_Wrack)(ip_async_Wrack))
			((IP_async_Rdack)(ip_async_Rdack))
			((IP_sync_error)(ip_sync_error))
			((IP_async_error)(ip_async_error))
		)
	)
	(_inst SYNC_CNTL_I 0 8913(_ent . sync_cntl)
		(_gen
			((C_SPLB_NATIVE_DWIDTH)(_code 24))
			((C_NUM_PERIPHERALS)(_code 25))
			((C_PRH_CLK_SUPPORT)(_code 26))
			((C_PRH0_ADDR_TSU)(_code 27))
			((C_PRH1_ADDR_TSU)(_code 28))
			((C_PRH2_ADDR_TSU)(_code 29))
			((C_PRH3_ADDR_TSU)(_code 30))
			((C_PRH0_ADDR_TH)(_code 31))
			((C_PRH1_ADDR_TH)(_code 32))
			((C_PRH2_ADDR_TH)(_code 33))
			((C_PRH3_ADDR_TH)(_code 34))
			((C_PRH0_ADS_WIDTH)(_code 35))
			((C_PRH1_ADS_WIDTH)(_code 36))
			((C_PRH2_ADS_WIDTH)(_code 37))
			((C_PRH3_ADS_WIDTH)(_code 38))
			((C_PRH0_RDY_WIDTH)(_code 39))
			((C_PRH1_RDY_WIDTH)(_code 40))
			((C_PRH2_RDY_WIDTH)(_code 41))
			((C_PRH3_RDY_WIDTH)(_code 42))
			((LOCAL_CLK_PERIOD_PS)(_code 43))
			((MAX_PERIPHERALS)(_code 44))
			((ADDRCNT_WIDTH)(_code 45))
			((NO_PRH_SYNC)(_code 46))
			((PRH_SYNC)(_code 47))
			((NO_PRH_DWIDTH_MATCH)(_code 48))
		)
		(_port
			((Bus2IP_Clk)(Bus2IP_Clk))
			((Bus2IP_Rst)(Bus2IP_Rst))
			((Local_Clk)(Local_Clk))
			((Local_Rst)(Local_Rst))
			((Bus2IP_BE)(Bus2IP_BE))
			((Dev_id)(dev_id))
			((Dev_in_access)(dev_sync_in_access))
			((Dev_fifo_access)(dev_fifo_access))
			((Dev_rnw)(dev_rnw))
			((Dev_bus_multiplex)(dev_bus_multiplex))
			((Dev_dwidth_match)(dev_dwidth_match))
			((Dev_dbus_width)(dev_dbus_width))
			((IPIC_sync_req)(ipic_sync_req))
			((IP_sync_req_rst)(ip_sync_req_rst))
			((IP_sync_Wrack)(ip_sync_Wrack))
			((IP_sync_Rdack)(ip_sync_Rdack))
			((IPIC_sync_ack_rst)(ipic_sync_ack_rst))
			((IP_sync_errack)(ip_sync_error))
			((Sync_addr_cnt_ld)(sync_addr_cnt_ld))
			((Sync_addr_cnt_ce)(sync_addr_cnt_ce))
			((Sync_en)(sync_en))
			((Sync_ce)(sync_ce))
			((Steer_index)(steer_index))
			((Dev_Rdy)(dev_rdy))
			((Sync_ADS)(sync_ads))
			((Sync_CS_n)(sync_cs_n))
			((Sync_RNW)(sync_rnw))
			((Sync_Burst)(sync_burst))
			((Sync_addr_ph)(sync_addr_ph))
			((Sync_data_oe)(sync_data_oe))
		)
	)
	(_inst ASYNC_CNTL_I 0 8993(_ent . async_cntl)
		(_gen
			((PRH_SYNC)(_code 49))
			((NO_PRH_ASYNC)(_code 50))
			((C_SPLB_NATIVE_DWIDTH)(_code 51))
			((C_PRH0_ADDR_TSU)(_code 52))
			((C_PRH0_ADDR_TH)(_code 53))
			((C_PRH0_WRN_WIDTH)(_code 54))
			((C_PRH0_DATA_TSU)(_code 55))
			((C_PRH0_RDN_WIDTH)(_code 56))
			((C_PRH0_DATA_TOUT)(_code 57))
			((C_PRH0_DATA_TH)(_code 58))
			((C_PRH0_DATA_TINV)(_code 59))
			((C_PRH0_RDY_TOUT)(_code 60))
			((C_PRH0_RDY_WIDTH)(_code 61))
			((C_PRH0_ADS_WIDTH)(_code 62))
			((C_PRH0_CSN_TSU)(_code 63))
			((C_PRH0_CSN_TH)(_code 64))
			((C_PRH0_WR_CYCLE)(_code 65))
			((C_PRH0_RD_CYCLE)(_code 66))
			((C_PRH1_ADDR_TSU)(_code 67))
			((C_PRH1_ADDR_TH)(_code 68))
			((C_PRH1_WRN_WIDTH)(_code 69))
			((C_PRH1_DATA_TSU)(_code 70))
			((C_PRH1_RDN_WIDTH)(_code 71))
			((C_PRH1_DATA_TOUT)(_code 72))
			((C_PRH1_DATA_TH)(_code 73))
			((C_PRH1_DATA_TINV)(_code 74))
			((C_PRH1_RDY_TOUT)(_code 75))
			((C_PRH1_RDY_WIDTH)(_code 76))
			((C_PRH1_ADS_WIDTH)(_code 77))
			((C_PRH1_CSN_TSU)(_code 78))
			((C_PRH1_CSN_TH)(_code 79))
			((C_PRH1_WR_CYCLE)(_code 80))
			((C_PRH1_RD_CYCLE)(_code 81))
			((C_PRH2_ADDR_TSU)(_code 82))
			((C_PRH2_ADDR_TH)(_code 83))
			((C_PRH2_WRN_WIDTH)(_code 84))
			((C_PRH2_DATA_TSU)(_code 85))
			((C_PRH2_RDN_WIDTH)(_code 86))
			((C_PRH2_DATA_TOUT)(_code 87))
			((C_PRH2_DATA_TH)(_code 88))
			((C_PRH2_DATA_TINV)(_code 89))
			((C_PRH2_RDY_TOUT)(_code 90))
			((C_PRH2_RDY_WIDTH)(_code 91))
			((C_PRH2_ADS_WIDTH)(_code 92))
			((C_PRH2_CSN_TSU)(_code 93))
			((C_PRH2_CSN_TH)(_code 94))
			((C_PRH2_WR_CYCLE)(_code 95))
			((C_PRH2_RD_CYCLE)(_code 96))
			((C_PRH3_ADDR_TSU)(_code 97))
			((C_PRH3_ADDR_TH)(_code 98))
			((C_PRH3_WRN_WIDTH)(_code 99))
			((C_PRH3_DATA_TSU)(_code 100))
			((C_PRH3_RDN_WIDTH)(_code 101))
			((C_PRH3_DATA_TOUT)(_code 102))
			((C_PRH3_DATA_TH)(_code 103))
			((C_PRH3_DATA_TINV)(_code 104))
			((C_PRH3_RDY_TOUT)(_code 105))
			((C_PRH3_RDY_WIDTH)(_code 106))
			((C_PRH3_ADS_WIDTH)(_code 107))
			((C_PRH3_CSN_TSU)(_code 108))
			((C_PRH3_CSN_TH)(_code 109))
			((C_PRH3_WR_CYCLE)(_code 110))
			((C_PRH3_RD_CYCLE)(_code 111))
			((C_BUS_CLOCK_PERIOD_PS)(_code 112))
			((C_NUM_PERIPHERALS)(_code 113))
			((C_MAX_PERIPHERALS)(_code 114))
		)
		(_port
			((Bus2IP_CS)(Bus2IP_CS))
			((Bus2IP_RdCE)(Bus2IP_RdCE))
			((Bus2IP_WrCE)(Bus2IP_WrCE))
			((Bus2IP_BE)(Bus2IP_BE))
			((Bus2IP_RNW)(Bus2IP_RNW))
			((IPIC_Asynch_req)(ipic_async_req))
			((Dev_FIFO_access)(dev_fifo_access))
			((Dev_in_access)(dev_async_in_access))
			((Asynch_prh_rdy)(dev_rdy))
			((Dev_dwidth_match)(dev_dwidth_match))
			((Dev_bus_multiplexed)(dev_bus_multiplex))
			((Asynch_ce)(async_ce))
			((Asynch_Wrack)(ip_async_Wrack))
			((Asynch_Rdack)(ip_async_Rdack))
			((Asynch_error)(ip_async_error))
			((Asynch_Wr)(async_wr_n))
			((Asynch_Rd)(async_rd_n))
			((Asynch_en)(async_en))
			((Asynch_addr_strobe)(async_ads))
			((Asynch_addr_data_sel)(async_addr_ph))
			((Asynch_data_sel)(async_data_oe))
			((Asynch_chip_select)(async_cs_n))
			((Asynch_addr_cnt_ld)(async_addr_cnt_ld))
			((Asynch_addr_cnt_en)(async_addr_cnt_ce))
			((Clk)(Bus2IP_Clk))
			((Rst)(Bus2IP_Rst))
		)
	)
	(_inst ADDRESS_GEN_I 0 9106(_ent . address_gen)
		(_gen
			((C_PRH_MAX_AWIDTH)(_code 115))
			((NO_PRH_DWIDTH_MATCH)(_code 116))
			((NO_PRH_SYNC)(_code 117))
			((NO_PRH_ASYNC)(_code 118))
			((ADDRCNT_WIDTH)(_code 119))
		)
		(_port
			((Bus2IP_Clk)(Bus2IP_Clk))
			((Bus2IP_Rst)(Bus2IP_Rst))
			((Local_Clk)(Local_Clk))
			((Local_Rst)(Local_Rst))
			((Bus2IP_Addr)(bus2ip_addr))
			((Dev_fifo_access)(dev_fifo_access))
			((Dev_sync)(dev_sync))
			((Dev_dwidth_match)(dev_dwidth_match))
			((Dev_dbus_width)(dev_dbus_width))
			((Async_addr_cnt_ld)(async_addr_cnt_ld))
			((Async_addr_cnt_ce)(async_addr_cnt_ce))
			((Sync_addr_cnt_ld)(sync_addr_cnt_ld))
			((Sync_addr_cnt_ce)(sync_addr_cnt_ce))
			((Addr_Int)(addr_int))
			((Addr_suffix)(addr_suffix))
		)
	)
	(_inst DATA_STEER_I 0 9141(_ent . data_steer)
		(_gen
			((C_SPLB_NATIVE_DWIDTH)(_code 120))
			((C_PRH_MAX_DWIDTH)(_code 121))
			((ALL_PRH_DWIDTH_MATCH)(_code 122))
			((NO_PRH_DWIDTH_MATCH)(_code 123))
			((NO_PRH_SYNC)(_code 124))
			((NO_PRH_ASYNC)(_code 125))
			((ADDRCNT_WIDTH)(_code 126))
		)
		(_port
			((Bus2IP_Clk)(Bus2IP_Clk))
			((Bus2IP_Rst)(Bus2IP_Rst))
			((Local_Clk)(Local_Clk))
			((Local_Rst)(Local_Rst))
			((Bus2IP_RNW)(Bus2IP_RNW))
			((Bus2IP_BE)(Bus2IP_BE))
			((Bus2IP_Data)(Bus2IP_Data))
			((Dev_bus_multiplex)(Dev_bus_multiplex))
			((Dev_in_access)(dev_in_access))
			((Dev_sync)(dev_sync))
			((Dev_rnw)(dev_rnw))
			((Dev_dwidth_match)(dev_dwidth_match))
			((Dev_dbus_width)(dev_dbus_width))
			((Addr_suffix)(addr_suffix))
			((Steer_index)(steer_index))
			((Async_en)(async_en))
			((Async_ce)(async_ce))
			((Sync_en)(sync_en))
			((Sync_ce)(sync_ce))
			((PRH_Data_In)(prh_data_in))
			((PRH_BE)(PRH_BE))
			((Data_Int)(data_int))
			((IP2Bus_Data)(IP2Bus_Data))
		)
	)
	(_inst ACCESS_MUX_I 0 9189(_ent . access_mux)
		(_gen
			((C_NUM_PERIPHERALS)(_code 127))
			((C_PRH_MAX_AWIDTH)(_code 128))
			((C_PRH_MAX_DWIDTH)(_code 129))
			((C_PRH_MAX_ADWIDTH)(_code 130))
			((C_PRH0_AWIDTH)(_code 131))
			((C_PRH1_AWIDTH)(_code 132))
			((C_PRH2_AWIDTH)(_code 133))
			((C_PRH3_AWIDTH)(_code 134))
			((C_PRH0_DWIDTH)(_code 135))
			((C_PRH1_DWIDTH)(_code 136))
			((C_PRH2_DWIDTH)(_code 137))
			((C_PRH3_DWIDTH)(_code 138))
			((C_PRH0_BUS_MULTIPLEX)(_code 139))
			((C_PRH1_BUS_MULTIPLEX)(_code 140))
			((C_PRH2_BUS_MULTIPLEX)(_code 141))
			((C_PRH3_BUS_MULTIPLEX)(_code 142))
			((MAX_PERIPHERALS)(_code 143))
			((NO_PRH_SYNC)(_code 144))
			((NO_PRH_ASYNC)(_code 145))
			((NO_PRH_BUS_MULTIPLEX)(_code 146))
		)
		(_port
			((Local_Clk)(Local_Clk))
			((Dev_id)(dev_id))
			((Sync_CS_n)(sync_cs_n))
			((Sync_ADS)(sync_ads))
			((Sync_RNW)(sync_rnw))
			((Sync_Burst)(sync_burst))
			((Sync_addr_ph)(sync_addr_ph))
			((Sync_data_oe)(sync_data_oe))
			((Async_CS_n)(async_cs_n))
			((Async_ADS)(async_ads))
			((Async_Rd_n)(async_rd_n))
			((Async_Wr_n)(async_wr_n))
			((Async_addr_ph)(async_addr_ph))
			((Async_data_oe)(async_data_oe))
			((Addr_Int)(addr_int))
			((Data_Int)(data_int))
			((PRH_CS_n)(PRH_CS_n))
			((PRH_ADS)(PRH_ADS))
			((PRH_RNW)(PRH_RNW))
			((PRH_Rd_n)(PRH_Rd_n))
			((PRH_Wr_n)(PRH_Wr_n))
			((PRH_Burst)(PRH_Burst))
			((PRH_Rdy)(PRH_Rdy))
			((Dev_Rdy)(dev_rdy))
			((PRH_Addr)(PRH_Addr))
			((PRH_Data_O)(PRH_Data_O))
			((PRH_Data_T)(PRH_Data_T))
		)
	)
	(_object
		(_gen(_int C_SPLB_CLK_PERIOD_PS -1 0 8484(_ent)))
		(_gen(_int LOCAL_CLK_PERIOD_PS -1 0 8485(_ent)))
		(_gen(_int C_SPLB_AWIDTH -1 0 8487(_ent gms)))
		(_gen(_int C_SPLB_DWIDTH -1 0 8488(_ent)))
		(_gen(_int C_SPLB_NATIVE_DWIDTH -1 0 8489(_ent gms)))
		(_type(_int ~STRING~12 0 8490(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 8490(_ent)))
		(_gen(_int C_NUM_PERIPHERALS -1 0 8492(_ent gms)))
		(_gen(_int C_PRH_MAX_AWIDTH -1 0 8493(_ent gms)))
		(_gen(_int C_PRH_MAX_DWIDTH -1 0 8494(_ent gms)))
		(_gen(_int C_PRH_MAX_ADWIDTH -1 0 8495(_ent gms)))
		(_gen(_int C_PRH_CLK_SUPPORT -1 0 8496(_ent)))
		(_gen(_int C_PRH_BURST_SUPPORT -1 0 8497(_ent)))
		(_gen(_int C_PRH0_FIFO_ACCESS -1 0 8499(_ent)))
		(_gen(_int C_PRH0_AWIDTH -1 0 8500(_ent)))
		(_gen(_int C_PRH0_DWIDTH -1 0 8501(_ent)))
		(_gen(_int C_PRH0_DWIDTH_MATCH -1 0 8502(_ent gms)))
		(_gen(_int C_PRH0_SYNC -1 0 8503(_ent)))
		(_gen(_int C_PRH0_BUS_MULTIPLEX -1 0 8504(_ent gms)))
		(_gen(_int C_PRH0_ADDR_TSU -1 0 8505(_ent)))
		(_gen(_int C_PRH0_ADDR_TH -1 0 8506(_ent)))
		(_gen(_int C_PRH0_ADS_WIDTH -1 0 8507(_ent)))
		(_gen(_int C_PRH0_CSN_TSU -1 0 8508(_ent)))
		(_gen(_int C_PRH0_CSN_TH -1 0 8509(_ent)))
		(_gen(_int C_PRH0_WRN_WIDTH -1 0 8510(_ent)))
		(_gen(_int C_PRH0_WR_CYCLE -1 0 8511(_ent)))
		(_gen(_int C_PRH0_DATA_TSU -1 0 8512(_ent)))
		(_gen(_int C_PRH0_DATA_TH -1 0 8513(_ent)))
		(_gen(_int C_PRH0_RDN_WIDTH -1 0 8514(_ent)))
		(_gen(_int C_PRH0_RD_CYCLE -1 0 8515(_ent)))
		(_gen(_int C_PRH0_DATA_TOUT -1 0 8516(_ent)))
		(_gen(_int C_PRH0_DATA_TINV -1 0 8517(_ent)))
		(_gen(_int C_PRH0_RDY_TOUT -1 0 8518(_ent)))
		(_gen(_int C_PRH0_RDY_WIDTH -1 0 8519(_ent)))
		(_gen(_int C_PRH1_FIFO_ACCESS -1 0 8521(_ent)))
		(_gen(_int C_PRH1_AWIDTH -1 0 8522(_ent)))
		(_gen(_int C_PRH1_DWIDTH -1 0 8523(_ent)))
		(_gen(_int C_PRH1_DWIDTH_MATCH -1 0 8524(_ent gms)))
		(_gen(_int C_PRH1_SYNC -1 0 8525(_ent)))
		(_gen(_int C_PRH1_BUS_MULTIPLEX -1 0 8526(_ent gms)))
		(_gen(_int C_PRH1_ADDR_TSU -1 0 8527(_ent)))
		(_gen(_int C_PRH1_ADDR_TH -1 0 8528(_ent)))
		(_gen(_int C_PRH1_ADS_WIDTH -1 0 8529(_ent)))
		(_gen(_int C_PRH1_CSN_TSU -1 0 8530(_ent)))
		(_gen(_int C_PRH1_CSN_TH -1 0 8531(_ent)))
		(_gen(_int C_PRH1_WRN_WIDTH -1 0 8532(_ent)))
		(_gen(_int C_PRH1_WR_CYCLE -1 0 8533(_ent)))
		(_gen(_int C_PRH1_DATA_TSU -1 0 8534(_ent)))
		(_gen(_int C_PRH1_DATA_TH -1 0 8535(_ent)))
		(_gen(_int C_PRH1_RDN_WIDTH -1 0 8536(_ent)))
		(_gen(_int C_PRH1_RD_CYCLE -1 0 8537(_ent)))
		(_gen(_int C_PRH1_DATA_TOUT -1 0 8538(_ent)))
		(_gen(_int C_PRH1_DATA_TINV -1 0 8539(_ent)))
		(_gen(_int C_PRH1_RDY_TOUT -1 0 8540(_ent)))
		(_gen(_int C_PRH1_RDY_WIDTH -1 0 8541(_ent)))
		(_gen(_int C_PRH2_FIFO_ACCESS -1 0 8543(_ent)))
		(_gen(_int C_PRH2_AWIDTH -1 0 8544(_ent)))
		(_gen(_int C_PRH2_DWIDTH -1 0 8545(_ent)))
		(_gen(_int C_PRH2_DWIDTH_MATCH -1 0 8546(_ent gms)))
		(_gen(_int C_PRH2_SYNC -1 0 8547(_ent)))
		(_gen(_int C_PRH2_BUS_MULTIPLEX -1 0 8548(_ent gms)))
		(_gen(_int C_PRH2_ADDR_TSU -1 0 8549(_ent)))
		(_gen(_int C_PRH2_ADDR_TH -1 0 8550(_ent)))
		(_gen(_int C_PRH2_ADS_WIDTH -1 0 8551(_ent)))
		(_gen(_int C_PRH2_CSN_TSU -1 0 8552(_ent)))
		(_gen(_int C_PRH2_CSN_TH -1 0 8553(_ent)))
		(_gen(_int C_PRH2_WRN_WIDTH -1 0 8554(_ent)))
		(_gen(_int C_PRH2_WR_CYCLE -1 0 8555(_ent)))
		(_gen(_int C_PRH2_DATA_TSU -1 0 8556(_ent)))
		(_gen(_int C_PRH2_DATA_TH -1 0 8557(_ent)))
		(_gen(_int C_PRH2_RDN_WIDTH -1 0 8558(_ent)))
		(_gen(_int C_PRH2_RD_CYCLE -1 0 8559(_ent)))
		(_gen(_int C_PRH2_DATA_TOUT -1 0 8560(_ent)))
		(_gen(_int C_PRH2_DATA_TINV -1 0 8561(_ent)))
		(_gen(_int C_PRH2_RDY_TOUT -1 0 8562(_ent)))
		(_gen(_int C_PRH2_RDY_WIDTH -1 0 8563(_ent)))
		(_gen(_int C_PRH3_FIFO_ACCESS -1 0 8565(_ent)))
		(_gen(_int C_PRH3_AWIDTH -1 0 8566(_ent)))
		(_gen(_int C_PRH3_DWIDTH -1 0 8567(_ent)))
		(_gen(_int C_PRH3_DWIDTH_MATCH -1 0 8568(_ent gms)))
		(_gen(_int C_PRH3_SYNC -1 0 8569(_ent)))
		(_gen(_int C_PRH3_BUS_MULTIPLEX -1 0 8570(_ent gms)))
		(_gen(_int C_PRH3_ADDR_TSU -1 0 8571(_ent)))
		(_gen(_int C_PRH3_ADDR_TH -1 0 8572(_ent)))
		(_gen(_int C_PRH3_ADS_WIDTH -1 0 8573(_ent)))
		(_gen(_int C_PRH3_CSN_TSU -1 0 8574(_ent)))
		(_gen(_int C_PRH3_CSN_TH -1 0 8575(_ent)))
		(_gen(_int C_PRH3_WRN_WIDTH -1 0 8576(_ent)))
		(_gen(_int C_PRH3_WR_CYCLE -1 0 8577(_ent)))
		(_gen(_int C_PRH3_DATA_TSU -1 0 8578(_ent)))
		(_gen(_int C_PRH3_DATA_TH -1 0 8579(_ent)))
		(_gen(_int C_PRH3_RDN_WIDTH -1 0 8580(_ent)))
		(_gen(_int C_PRH3_RD_CYCLE -1 0 8581(_ent)))
		(_gen(_int C_PRH3_DATA_TOUT -1 0 8582(_ent)))
		(_gen(_int C_PRH3_DATA_TINV -1 0 8583(_ent)))
		(_gen(_int C_PRH3_RDY_TOUT -1 0 8584(_ent)))
		(_gen(_int C_PRH3_RDY_WIDTH -1 0 8585(_ent)))
		(_gen(_int MAX_PERIPHERALS -1 0 8587(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 8588(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int PRH0_FIFO_ADDRESS 1 0 8588(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 8589(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int PRH1_FIFO_ADDRESS 2 0 8589(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 8590(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int PRH2_FIFO_ADDRESS 3 0 8590(_ent)))
		(_type(_int ~STD_LOGIC_VECTOR~123 0 8591(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int PRH3_FIFO_ADDRESS 4 0 8591(_ent)))
		(_port(_int Bus2IP_Clk -3 0 8597(_ent(_in))))
		(_port(_int Bus2IP_Rst -3 0 8598(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~12 0 8600(_array -3((_to i 0 c 147)))))
		(_port(_int Bus2IP_CS 5 0 8600(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~125 0 8601(_array -3((_to i 0 c 148)))))
		(_port(_int Bus2IP_RdCE 6 0 8601(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~127 0 8602(_array -3((_to i 0 c 149)))))
		(_port(_int Bus2IP_WrCE 7 0 8602(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_AWIDTH-1}~12 0 8603(_array -3((_to i 0 c 150)))))
		(_port(_int Bus2IP_Addr 8 0 8603(_ent(_in))))
		(_port(_int Bus2IP_RNW -3 0 8604(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/8-1}~12 0 8605(_array -3((_to i 0 c 151)))))
		(_port(_int Bus2IP_BE 9 0 8605(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH-1}~12 0 8606(_array -3((_to i 0 c 152)))))
		(_port(_int Bus2IP_Data 10 0 8606(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH-1}~129 0 8608(_array -3((_to i 0 c 153)))))
		(_port(_int IP2Bus_Data 11 0 8608(_ent(_out))))
		(_port(_int IP2Bus_WrAck -3 0 8609(_ent(_out))))
		(_port(_int IP2Bus_RdAck -3 0 8610(_ent(_out))))
		(_port(_int IP2Bus_Error -3 0 8611(_ent(_out))))
		(_port(_int Local_Clk -3 0 8614(_ent(_in))))
		(_port(_int Local_Rst -3 0 8615(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~1211 0 8618(_array -3((_to i 0 c 154)))))
		(_port(_int PRH_CS_n 12 0 8618(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_AWIDTH-1}~1213 0 8619(_array -3((_to i 0 c 155)))))
		(_port(_int PRH_Addr 13 0 8619(_ent(_out))))
		(_port(_int PRH_ADS -3 0 8620(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_DWIDTH/8-1}~12 0 8621(_array -3((_to i 0 c 156)))))
		(_port(_int PRH_BE 14 0 8621(_ent(_out))))
		(_port(_int PRH_RNW -3 0 8622(_ent(_out))))
		(_port(_int PRH_Rd_n -3 0 8623(_ent(_out))))
		(_port(_int PRH_Wr_n -3 0 8624(_ent(_out))))
		(_port(_int PRH_Burst -3 0 8625(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~1215 0 8627(_array -3((_to i 0 c 157)))))
		(_port(_int PRH_Rdy 15 0 8627(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_ADWIDTH-1}~12 0 8629(_array -3((_to i 0 c 158)))))
		(_port(_int PRH_Data_I 16 0 8629(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_ADWIDTH-1}~1217 0 8630(_array -3((_to i 0 c 159)))))
		(_port(_int PRH_Data_O 17 0 8630(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_ADWIDTH-1}~1219 0 8631(_array -3((_to i 0 c 160)))))
		(_port(_int PRH_Data_T 18 0 8631(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_AWIDTH-1}~13 0 8714(_array -3((_to i 0 c 161)))))
		(_type(_int SLV32_ARRAY_TYPE 0 8713(_array 19((_uto i 0 i 2147483647)))))
		(_cnst(_int ADDRCNT_WIDTH -1 0 8719(_arch((i 2)))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~13 0 8721(_array -1((_to i 0 c 162)))))
		(_cnst(_int PRH_SYNC_ARRAY 21 0 8721(_arch gms(_code 163))))
		(_cnst(_int NO_PRH_SYNC -1 0 8728(_arch gms(_code 164))))
		(_cnst(_int NO_PRH_ASYNC -1 0 8729(_arch gms(_code 165))))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 8731(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int PRH_SYNC 22 0 8731(_arch gms(_code 166))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~134 0 8735(_array -1((_to i 0 c 167)))))
		(_cnst(_int PRH_BUS_MULTIPLEX_ARRAY 23 0 8735(_arch gms(_code 168))))
		(_cnst(_int NO_PRH_BUS_MULTIPLEX -1 0 8742(_arch gms(_code 169))))
		(_type(_int ~STD_LOGIC_VECTOR~135 0 8744(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int PRH_BUS_MULTIPLEX 24 0 8744(_arch gms(_code 170))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~137 0 8748(_array -1((_to i 0 c 171)))))
		(_cnst(_int PRH_DWIDTH_MATCH_ARRAY 25 0 8748(_arch gms(_code 172))))
		(_cnst(_int NO_PRH_DWIDTH_MATCH -1 0 8755(_arch gms(_code 173))))
		(_cnst(_int ALL_PRH_DWIDTH_MATCH -1 0 8757(_arch gms(_code 174))))
		(_type(_int ~STD_LOGIC_VECTOR~138 0 8759(_array -3((_uto i 0 i 2147483647)))))
		(_cnst(_int PRH_DWIDTH_MATCH 26 0 8759(_arch gms(_code 175))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~1310 0 8763(_array -1((_to i 0 c 176)))))
		(_cnst(_int PRH_FIFO_ACCESS_ARRAY 27 0 8763(_arch gms(_code 177))))
		(_type(_int ~SLV32_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~13 0 8770(_array 19((_to i 0 c 178)))))
		(_cnst(_int PRH_FIFO_ADDRESS_ARRAY 28 0 8770(_arch gms(_code 179))))
		(_sig(_int ipic_sync_req -3 0 8781(_arch(_uni))))
		(_sig(_int ip_sync_req_rst -3 0 8782(_arch(_uni))))
		(_sig(_int ipic_async_req -3 0 8783(_arch(_uni))))
		(_sig(_int ip_sync_Wrack -3 0 8785(_arch(_uni))))
		(_sig(_int ip_sync_Rdack -3 0 8786(_arch(_uni))))
		(_sig(_int ipic_sync_ack_rst -3 0 8787(_arch(_uni))))
		(_sig(_int ip_async_Wrack -3 0 8788(_arch(_uni))))
		(_sig(_int ip_async_Rdack -3 0 8789(_arch(_uni))))
		(_sig(_int ip_sync_error -3 0 8791(_arch(_uni))))
		(_sig(_int ip_async_error -3 0 8792(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~13 0 8794(_array -3((_to i 0 c 180)))))
		(_sig(_int dev_id 29 0 8794(_arch(_uni))))
		(_sig(_int dev_in_access -3 0 8795(_arch(_uni))))
		(_sig(_int dev_sync_in_access -3 0 8796(_arch(_uni))))
		(_sig(_int dev_async_in_access -3 0 8797(_arch(_uni))))
		(_sig(_int dev_sync -3 0 8798(_arch(_uni))))
		(_sig(_int dev_rnw -3 0 8799(_arch(_uni))))
		(_sig(_int dev_bus_multiplex -3 0 8800(_arch(_uni))))
		(_sig(_int dev_dwidth_match -3 0 8801(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 8802(_array -3((_to i 0 i 2)))))
		(_sig(_int dev_dbus_width 30 0 8802(_arch(_uni))))
		(_sig(_int async_addr_cnt_ld -3 0 8804(_arch(_uni))))
		(_sig(_int async_addr_cnt_ce -3 0 8805(_arch(_uni))))
		(_sig(_int sync_addr_cnt_ld -3 0 8806(_arch(_uni))))
		(_sig(_int sync_addr_cnt_ce -3 0 8807(_arch(_uni))))
		(_sig(_int async_en -3 0 8808(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_SPLB_NATIVE_DWIDTH/8-1}~13 0 8809(_array -3((_to i 0 c 181)))))
		(_sig(_int async_ce 31 0 8809(_arch(_uni))))
		(_sig(_int sync_en -3 0 8810(_arch(_uni))))
		(_sig(_int sync_ce 31 0 8811(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~ADDRCNT_WIDTH-1}~13 0 8812(_array -3((_to i 0 i 1)))))
		(_sig(_int addr_suffix 32 0 8812(_arch(_uni))))
		(_sig(_int steer_index 32 0 8813(_arch(_uni))))
		(_sig(_int dev_rdy -3 0 8815(_arch(_uni))))
		(_sig(_int sync_ads -3 0 8816(_arch(_uni))))
		(_sig(_int sync_cs_n 29 0 8817(_arch(_uni))))
		(_sig(_int sync_rnw -3 0 8818(_arch(_uni))))
		(_sig(_int sync_burst -3 0 8819(_arch(_uni))))
		(_sig(_int sync_addr_ph -3 0 8820(_arch(_uni))))
		(_sig(_int sync_data_oe -3 0 8821(_arch(_uni))))
		(_sig(_int async_ads -3 0 8823(_arch(_uni))))
		(_sig(_int async_cs_n 29 0 8824(_arch(_uni))))
		(_sig(_int async_rd_n -3 0 8825(_arch(_uni))))
		(_sig(_int async_wr_n -3 0 8826(_arch(_uni))))
		(_sig(_int async_addr_ph -3 0 8827(_arch(_uni))))
		(_sig(_int async_data_oe -3 0 8828(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_AWIDTH-1}~13 0 8830(_array -3((_to i 0 c 182)))))
		(_sig(_int addr_int 33 0 8830(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_DWIDTH-1}~13 0 8831(_array -3((_to i 0 c 183)))))
		(_sig(_int data_int 34 0 8831(_arch(_uni))))
		(_sig(_int prh_data_in 34 0 8832(_arch(_uni))))
		(_sig(_int fifo_access -3 0 8834(_arch(_uni((i 2))))))
		(_sig(_int dev_fifo_access -3 0 8835(_arch(_uni((i 2))))))
		(_prcs
			(line__9255(_arch 0 0 9255(_assignment(_trgt(71))(_sens(24(_range 184)))(_read(24(_range 185))))))
			(DEV_FIFO_ACCESS_PROCESS(_arch 1 0 9263(_prcs(_simple)(_trgt(72))(_sens(2)(5)))))
		)
		(_subprogram
			(_int all_zeros 2 0 8651(_arch(_func)))
			(_int all_ones 3 0 8671(_arch(_func)))
			(_int IntArray_to_StdLogicVec 4 0 8693(_arch(_func)))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.INTEGER_ARRAY_TYPE(2 INTEGER_ARRAY_TYPE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(axi_lite_ipif_v3_0_4(ipif_pkg))(ieee(std_logic_arith)))
	(_model . imp 186 -1)
)
V 000044 55 26208         1580965198275 imp
(_unit VHDL(axi_epc 0 9515(imp 0 9738))
	(_version vde)
	(_time 1580965198276 2020.02.05 22:59:58)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_epc_v2_0/hdl/axi_epc_v2_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 0c0e0f0b575b51195a090c5a1c565e0a0d0b040a05095a)
	(_ent
		(_time 1580965198272)
	)
	(_generate NO_LCLK_LRST_GEN 0 9935(_if 13)
		(_object
			(_prcs
				(line__9936(_arch 0 0 9936(_assignment(_alias((local_clk)(bus2ip_clk)))(_simpleassign BUF)(_trgt(50))(_sens(33)))))
				(line__9937(_arch 1 0 9937(_assignment(_alias((local_rst)(bus2ip_reset_active_high)))(_simpleassign BUF)(_trgt(51))(_sens(34)))))
			)
		)
	)
	(_generate LCLK_LRST_GEN 0 9947(_if 14)
		(_object
			(_prcs
				(line__9948(_arch 2 0 9948(_assignment(_alias((local_clk)(PRH_Clk)))(_simpleassign BUF)(_trgt(50))(_sens(19)))))
				(line__9949(_arch 3 0 9949(_assignment(_alias((local_rst)(PRH_Rst)))(_simpleassign BUF)(_trgt(51))(_sens(20)))))
			)
		)
	)
	(_inst AXI_LITE_IPIF_I 0 9967(_ent axi_lite_ipif_v3_0_4 axi_lite_ipif)
		(_gen
			((C_S_AXI_DATA_WIDTH)(_code 15))
			((C_S_AXI_ADDR_WIDTH)(_code 16))
			((C_S_AXI_MIN_SIZE)(_code 17))
			((C_USE_WSTRB)(_code 18))
			((C_DPHASE_TIMEOUT)(_code 19))
			((C_ARD_ADDR_RANGE_ARRAY)(_code 20))
			((C_ARD_NUM_CE_ARRAY)(_code 21))
			((C_FAMILY)(_code 22))
		)
		(_port
			((S_AXI_ACLK)(s_axi_aclk))
			((S_AXI_ARESETN)(s_axi_aresetn))
			((S_AXI_AWADDR)(s_axi_awaddr))
			((S_AXI_AWVALID)(s_axi_awvalid))
			((S_AXI_AWREADY)(s_axi_awready))
			((S_AXI_WDATA)(s_axi_wdata))
			((S_AXI_WSTRB)(s_axi_wstrb))
			((S_AXI_WVALID)(s_axi_wvalid))
			((S_AXI_WREADY)(s_axi_wready))
			((S_AXI_BRESP)(s_axi_bresp))
			((S_AXI_BVALID)(s_axi_bvalid))
			((S_AXI_BREADY)(s_axi_bready))
			((S_AXI_ARADDR)(s_axi_araddr))
			((S_AXI_ARVALID)(s_axi_arvalid))
			((S_AXI_ARREADY)(s_axi_arready))
			((S_AXI_RDATA)(s_axi_rdata))
			((S_AXI_RRESP)(s_axi_rresp))
			((S_AXI_RVALID)(s_axi_rvalid))
			((S_AXI_RREADY)(s_axi_rready))
			((Bus2IP_Clk)(bus2ip_clk))
			((Bus2IP_Resetn)(bus2ip_reset_active_low))
			((Bus2IP_Addr)(bus2ip_addr))
			((Bus2IP_RNW)(bus2ip_rnw))
			((Bus2IP_BE)(bus2ip_be_int))
			((Bus2IP_CS)(bus2IP_CS))
			((Bus2IP_RdCE)(bus2ip_rdce))
			((Bus2IP_WrCE)(bus2ip_wrce))
			((Bus2IP_Data)(bus2ip_data_int))
			((IP2Bus_Data)(ip2bus_data_int))
			((IP2Bus_WrAck)(ip2bus_wrack))
			((IP2Bus_RdAck)(ip2bus_rdack))
			((IP2Bus_Error)(ip2bus_error))
		)
	)
	(_inst EPC_CORE_I 0 10025(_ent . epc_core)
		(_gen
			((C_SPLB_CLK_PERIOD_PS)(_code 23))
			((LOCAL_CLK_PERIOD_PS)(_code 24))
			((C_SPLB_AWIDTH)(_code 25))
			((C_SPLB_DWIDTH)(_code 26))
			((C_SPLB_NATIVE_DWIDTH)(_code 27))
			((C_FAMILY)(_code 28))
			((C_NUM_PERIPHERALS)(_code 29))
			((C_PRH_MAX_AWIDTH)(_code 30))
			((C_PRH_MAX_DWIDTH)(_code 31))
			((C_PRH_MAX_ADWIDTH)(_code 32))
			((C_PRH_CLK_SUPPORT)(_code 33))
			((C_PRH_BURST_SUPPORT)(_code 34))
			((C_PRH0_FIFO_ACCESS)(_code 35))
			((C_PRH0_AWIDTH)(_code 36))
			((C_PRH0_DWIDTH)(_code 37))
			((C_PRH0_DWIDTH_MATCH)(_code 38))
			((C_PRH0_SYNC)(_code 39))
			((C_PRH0_BUS_MULTIPLEX)(_code 40))
			((C_PRH0_ADDR_TSU)(_code 41))
			((C_PRH0_ADDR_TH)(_code 42))
			((C_PRH0_ADS_WIDTH)(_code 43))
			((C_PRH0_CSN_TSU)(_code 44))
			((C_PRH0_CSN_TH)(_code 45))
			((C_PRH0_WRN_WIDTH)(_code 46))
			((C_PRH0_WR_CYCLE)(_code 47))
			((C_PRH0_DATA_TSU)(_code 48))
			((C_PRH0_DATA_TH)(_code 49))
			((C_PRH0_RDN_WIDTH)(_code 50))
			((C_PRH0_RD_CYCLE)(_code 51))
			((C_PRH0_DATA_TOUT)(_code 52))
			((C_PRH0_DATA_TINV)(_code 53))
			((C_PRH0_RDY_TOUT)(_code 54))
			((C_PRH0_RDY_WIDTH)(_code 55))
			((C_PRH1_FIFO_ACCESS)(_code 56))
			((C_PRH1_AWIDTH)(_code 57))
			((C_PRH1_DWIDTH)(_code 58))
			((C_PRH1_DWIDTH_MATCH)(_code 59))
			((C_PRH1_SYNC)(_code 60))
			((C_PRH1_BUS_MULTIPLEX)(_code 61))
			((C_PRH1_ADDR_TSU)(_code 62))
			((C_PRH1_ADDR_TH)(_code 63))
			((C_PRH1_ADS_WIDTH)(_code 64))
			((C_PRH1_CSN_TSU)(_code 65))
			((C_PRH1_CSN_TH)(_code 66))
			((C_PRH1_WRN_WIDTH)(_code 67))
			((C_PRH1_WR_CYCLE)(_code 68))
			((C_PRH1_DATA_TSU)(_code 69))
			((C_PRH1_DATA_TH)(_code 70))
			((C_PRH1_RDN_WIDTH)(_code 71))
			((C_PRH1_RD_CYCLE)(_code 72))
			((C_PRH1_DATA_TOUT)(_code 73))
			((C_PRH1_DATA_TINV)(_code 74))
			((C_PRH1_RDY_TOUT)(_code 75))
			((C_PRH1_RDY_WIDTH)(_code 76))
			((C_PRH2_FIFO_ACCESS)(_code 77))
			((C_PRH2_AWIDTH)(_code 78))
			((C_PRH2_DWIDTH)(_code 79))
			((C_PRH2_DWIDTH_MATCH)(_code 80))
			((C_PRH2_SYNC)(_code 81))
			((C_PRH2_BUS_MULTIPLEX)(_code 82))
			((C_PRH2_ADDR_TSU)(_code 83))
			((C_PRH2_ADDR_TH)(_code 84))
			((C_PRH2_ADS_WIDTH)(_code 85))
			((C_PRH2_CSN_TSU)(_code 86))
			((C_PRH2_CSN_TH)(_code 87))
			((C_PRH2_WRN_WIDTH)(_code 88))
			((C_PRH2_WR_CYCLE)(_code 89))
			((C_PRH2_DATA_TSU)(_code 90))
			((C_PRH2_DATA_TH)(_code 91))
			((C_PRH2_RDN_WIDTH)(_code 92))
			((C_PRH2_RD_CYCLE)(_code 93))
			((C_PRH2_DATA_TOUT)(_code 94))
			((C_PRH2_DATA_TINV)(_code 95))
			((C_PRH2_RDY_TOUT)(_code 96))
			((C_PRH2_RDY_WIDTH)(_code 97))
			((C_PRH3_FIFO_ACCESS)(_code 98))
			((C_PRH3_AWIDTH)(_code 99))
			((C_PRH3_DWIDTH)(_code 100))
			((C_PRH3_DWIDTH_MATCH)(_code 101))
			((C_PRH3_SYNC)(_code 102))
			((C_PRH3_BUS_MULTIPLEX)(_code 103))
			((C_PRH3_ADDR_TSU)(_code 104))
			((C_PRH3_ADDR_TH)(_code 105))
			((C_PRH3_ADS_WIDTH)(_code 106))
			((C_PRH3_CSN_TSU)(_code 107))
			((C_PRH3_CSN_TH)(_code 108))
			((C_PRH3_WRN_WIDTH)(_code 109))
			((C_PRH3_WR_CYCLE)(_code 110))
			((C_PRH3_DATA_TSU)(_code 111))
			((C_PRH3_DATA_TH)(_code 112))
			((C_PRH3_RDN_WIDTH)(_code 113))
			((C_PRH3_RD_CYCLE)(_code 114))
			((C_PRH3_DATA_TOUT)(_code 115))
			((C_PRH3_DATA_TINV)(_code 116))
			((C_PRH3_RDY_TOUT)(_code 117))
			((C_PRH3_RDY_WIDTH)(_code 118))
			((MAX_PERIPHERALS)(_code 119))
			((PRH0_FIFO_ADDRESS)(_code 120))
			((PRH1_FIFO_ADDRESS)(_code 121))
			((PRH2_FIFO_ADDRESS)(_code 122))
			((PRH3_FIFO_ADDRESS)(_code 123))
		)
		(_port
			((Bus2IP_Clk)(bus2ip_clk))
			((Bus2IP_Rst)(bus2ip_reset_active_high))
			((Bus2IP_CS)(dev_bus2ip_cs))
			((Bus2IP_RdCE)(dev_bus2ip_rdce))
			((Bus2IP_WrCE)(dev_bus2ip_wrce))
			((Bus2IP_Addr)(dev_bus2ip_addr))
			((Bus2IP_RNW)(bus2ip_rnw))
			((Bus2IP_BE)(bus2ip_be))
			((Bus2IP_Data)(bus2ip_data))
			((IP2Bus_Data)(ip2bus_data))
			((IP2Bus_WrAck)(ip2bus_wrack))
			((IP2Bus_RdAck)(ip2bus_rdack))
			((IP2Bus_Error)(ip2bus_error))
			((Local_Clk)(local_clk))
			((Local_Rst)(local_rst))
			((PRH_CS_n)(prh_cs_n))
			((PRH_Addr)(prh_addr))
			((PRH_ADS)(prh_ads))
			((PRH_BE)(prh_be))
			((PRH_RNW)(prh_rnw))
			((PRH_Rd_n)(prh_rd_n))
			((PRH_Wr_n)(prh_wr_n))
			((PRH_Burst)(prh_burst))
			((PRH_Rdy)(prh_rdy))
			((PRH_Data_I)(prh_data_i))
			((PRH_Data_O)(prh_data_o))
			((PRH_Data_T)(prh_data_t))
		)
	)
	(_object
		(_gen(_int C_S_AXI_CLK_PERIOD_PS -1 0 9518 \10000\ (_ent gms((i 10000)))))
		(_gen(_int C_PRH_CLK_PERIOD_PS -1 0 9519 \20000\ (_ent gms((i 20000)))))
		(_type(_int ~STRING~12 0 9521(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 9521(_ent(_string \"virtex7"\))))
		(_type(_int ~STRING~121 0 9522(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_INSTANCE 1 0 9522(_ent(_string \"axi_epc_inst"\))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 9523(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_ADDR_WIDTH 2 0 9523 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~32~122 0 9525(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_DATA_WIDTH 3 0 9525 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~1~to~4~12 0 9527(_scalar (_to i 1 i 4))))
		(_gen(_int C_NUM_PERIPHERALS 4 0 9527 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~3~to~32~12 0 9528(_scalar (_to i 3 i 32))))
		(_gen(_int C_PRH_MAX_AWIDTH 5 0 9528 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~8~to~32~12 0 9529(_scalar (_to i 8 i 32))))
		(_gen(_int C_PRH_MAX_DWIDTH 6 0 9529 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~8~to~32~123 0 9530(_scalar (_to i 8 i 32))))
		(_gen(_int C_PRH_MAX_ADWIDTH 7 0 9530 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 9531(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH_CLK_SUPPORT 8 0 9531 \0\ (_ent gms((i 0)))))
		(_gen(_int C_PRH_BURST_SUPPORT -1 0 9532 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 9534(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PRH0_BASEADDR 9 0 9534(_ent gms(_string \"10100101000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~124 0 9535(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PRH0_HIGHADDR 10 0 9535(_ent(_string \"10100101000000001111111111111111"\))))
		(_type(_int ~INTEGER~range~0~to~1~125 0 9537(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH0_FIFO_ACCESS 11 0 9537 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_FIFO_OFFSET -1 0 9538 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~3~to~32~126 0 9539(_scalar (_to i 3 i 32))))
		(_gen(_int C_PRH0_AWIDTH 12 0 9539 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~8~to~32~127 0 9540(_scalar (_to i 8 i 32))))
		(_gen(_int C_PRH0_DWIDTH 13 0 9540 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~128 0 9541(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH0_DWIDTH_MATCH 14 0 9541 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~129 0 9542(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH0_SYNC 15 0 9542 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1210 0 9543(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH0_BUS_MULTIPLEX 16 0 9543 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_ADDR_TSU -1 0 9544 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_ADDR_TH -1 0 9545 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_ADS_WIDTH -1 0 9546 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_CSN_TSU -1 0 9547 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_CSN_TH -1 0 9548 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_WRN_WIDTH -1 0 9549 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_WR_CYCLE -1 0 9550 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_DATA_TSU -1 0 9551 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_DATA_TH -1 0 9552 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_RDN_WIDTH -1 0 9553 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_RD_CYCLE -1 0 9554 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_DATA_TOUT -1 0 9555 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_DATA_TINV -1 0 9556 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_RDY_TOUT -1 0 9557 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH0_RDY_WIDTH -1 0 9558 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR~1211 0 9561(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PRH1_BASEADDR 17 0 9561(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1212 0 9562(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PRH1_HIGHADDR 18 0 9562(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~INTEGER~range~0~to~1~1213 0 9564(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH1_FIFO_ACCESS 19 0 9564 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_FIFO_OFFSET -1 0 9565 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~3~to~32~1214 0 9566(_scalar (_to i 3 i 32))))
		(_gen(_int C_PRH1_AWIDTH 20 0 9566 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~8~to~32~1215 0 9567(_scalar (_to i 8 i 32))))
		(_gen(_int C_PRH1_DWIDTH 21 0 9567 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~1216 0 9568(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH1_DWIDTH_MATCH 22 0 9568 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1217 0 9569(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH1_SYNC 23 0 9569 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1218 0 9570(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH1_BUS_MULTIPLEX 24 0 9570 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_ADDR_TSU -1 0 9571 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_ADDR_TH -1 0 9572 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_ADS_WIDTH -1 0 9573 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_CSN_TSU -1 0 9574 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_CSN_TH -1 0 9575 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_WRN_WIDTH -1 0 9576 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_WR_CYCLE -1 0 9577 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_DATA_TSU -1 0 9578 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_DATA_TH -1 0 9579 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_RDN_WIDTH -1 0 9580 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_RD_CYCLE -1 0 9581 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_DATA_TOUT -1 0 9582 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_DATA_TINV -1 0 9583 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_RDY_TOUT -1 0 9584 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH1_RDY_WIDTH -1 0 9585 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR~1219 0 9588(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PRH2_BASEADDR 25 0 9588(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1220 0 9589(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PRH2_HIGHADDR 26 0 9589(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~INTEGER~range~0~to~1~1221 0 9591(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH2_FIFO_ACCESS 27 0 9591 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_FIFO_OFFSET -1 0 9592 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~3~to~32~1222 0 9593(_scalar (_to i 3 i 32))))
		(_gen(_int C_PRH2_AWIDTH 28 0 9593 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~8~to~32~1223 0 9594(_scalar (_to i 8 i 32))))
		(_gen(_int C_PRH2_DWIDTH 29 0 9594 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~1224 0 9595(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH2_DWIDTH_MATCH 30 0 9595 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1225 0 9596(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH2_SYNC 31 0 9596 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1226 0 9597(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH2_BUS_MULTIPLEX 32 0 9597 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_ADDR_TSU -1 0 9598 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_ADDR_TH -1 0 9599 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_ADS_WIDTH -1 0 9600 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_CSN_TSU -1 0 9601 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_CSN_TH -1 0 9602 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_WRN_WIDTH -1 0 9603 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_WR_CYCLE -1 0 9604 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_DATA_TSU -1 0 9605 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_DATA_TH -1 0 9606 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_RDN_WIDTH -1 0 9607 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_RD_CYCLE -1 0 9608 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_DATA_TOUT -1 0 9609 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_DATA_TINV -1 0 9610 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_RDY_TOUT -1 0 9611 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH2_RDY_WIDTH -1 0 9612 \0\ (_ent((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR~1227 0 9615(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PRH3_BASEADDR 33 0 9615(_ent gms(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1228 0 9616(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_PRH3_HIGHADDR 34 0 9616(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~INTEGER~range~0~to~1~1229 0 9618(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH3_FIFO_ACCESS 35 0 9618 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_FIFO_OFFSET -1 0 9619 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~3~to~32~1230 0 9620(_scalar (_to i 3 i 32))))
		(_gen(_int C_PRH3_AWIDTH 36 0 9620 \32\ (_ent((i 32)))))
		(_type(_int ~INTEGER~range~8~to~32~1231 0 9621(_scalar (_to i 8 i 32))))
		(_gen(_int C_PRH3_DWIDTH 37 0 9621 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~1232 0 9622(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH3_DWIDTH_MATCH 38 0 9622 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1233 0 9623(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH3_SYNC 39 0 9623 \1\ (_ent((i 1)))))
		(_type(_int ~INTEGER~range~0~to~1~1234 0 9624(_scalar (_to i 0 i 1))))
		(_gen(_int C_PRH3_BUS_MULTIPLEX 40 0 9624 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_ADDR_TSU -1 0 9625 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_ADDR_TH -1 0 9626 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_ADS_WIDTH -1 0 9627 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_CSN_TSU -1 0 9628 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_CSN_TH -1 0 9629 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_WRN_WIDTH -1 0 9630 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_WR_CYCLE -1 0 9631 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_DATA_TSU -1 0 9632 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_DATA_TH -1 0 9633 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_RDN_WIDTH -1 0 9634 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_RD_CYCLE -1 0 9635 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_DATA_TOUT -1 0 9636 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_DATA_TINV -1 0 9637 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_RDY_TOUT -1 0 9638 \0\ (_ent((i 0)))))
		(_gen(_int C_PRH3_RDY_WIDTH -1 0 9639 \0\ (_ent((i 0)))))
		(_port(_int s_axi_aclk -3 0 9645(_ent(_in)(_event))))
		(_port(_int s_axi_aresetn -3 0 9646(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9648(_array -3((_dto i 31 i 0)))))
		(_port(_int s_axi_awaddr 41 0 9648(_ent(_in))))
		(_port(_int s_axi_awvalid -3 0 9649(_ent(_in))))
		(_port(_int s_axi_awready -3 0 9650(_ent(_out))))
		(_port(_int s_axi_wdata 41 0 9652(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9653(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_wstrb 42 0 9653(_ent(_in))))
		(_port(_int s_axi_wvalid -3 0 9654(_ent(_in))))
		(_port(_int s_axi_wready -3 0 9655(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9657(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_bresp 43 0 9657(_ent(_out))))
		(_port(_int s_axi_bvalid -3 0 9658(_ent(_out))))
		(_port(_int s_axi_bready -3 0 9659(_ent(_in))))
		(_port(_int s_axi_araddr 41 0 9661(_ent(_in))))
		(_port(_int s_axi_arvalid -3 0 9662(_ent(_in))))
		(_port(_int s_axi_arready -3 0 9663(_ent(_out))))
		(_port(_int s_axi_rdata 41 0 9665(_ent(_out))))
		(_port(_int s_axi_rresp 43 0 9666(_ent(_out))))
		(_port(_int s_axi_rvalid -3 0 9667(_ent(_out))))
		(_port(_int s_axi_rready -3 0 9668(_ent(_in))))
		(_port(_int prh_clk -3 0 9671(_ent(_in))))
		(_port(_int prh_rst -3 0 9672(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~12 0 9674(_array -3((_to i 0 c 124)))))
		(_port(_int prh_cs_n 44 0 9674(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_AWIDTH-1}~12 0 9675(_array -3((_to i 0 c 125)))))
		(_port(_int prh_addr 45 0 9675(_ent(_out))))
		(_port(_int prh_ads -3 0 9676(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_DWIDTH/8-1}~12 0 9677(_array -3((_to i 0 c 126)))))
		(_port(_int prh_be 46 0 9677(_ent(_out))))
		(_port(_int prh_rnw -3 0 9678(_ent(_out))))
		(_port(_int prh_rd_n -3 0 9679(_ent(_out))))
		(_port(_int prh_wr_n -3 0 9680(_ent(_out))))
		(_port(_int prh_burst -3 0 9681(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~1236 0 9683(_array -3((_to i 0 c 127)))))
		(_port(_int prh_rdy 47 0 9683(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_ADWIDTH-1}~12 0 9685(_array -3((_to i 0 c 128)))))
		(_port(_int prh_data_i 48 0 9685(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_ADWIDTH-1}~1238 0 9686(_array -3((_to i 0 c 129)))))
		(_port(_int prh_data_o 49 0 9686(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_ADWIDTH-1}~1240 0 9687(_array -3((_to i 0 c 130)))))
		(_port(_int prh_data_t 50 0 9687(_ent(_out))))
		(_cnst(_int MAX_PERIPHERALS -1 0 9820(_arch((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~64-C_S_AXI_ADDR_WIDTH-1}~13 0 9821(_array -3((_to i 0 c 131)))))
		(_cnst(_int ZERO_ADDR_PAD 51 0 9821(_arch((_others(i 2))))))
		(_type(_int ~SLV64_ARRAY_TYPE~13 0 9824(_array -6((_to i 0 i 7)))))
		(_cnst(_int PRH_ADDR_RANGE_ARRAY 52 0 9824(_arch gms(_code 132))))
		(_type(_int ~SLV64_ARRAY_TYPE~132 0 9836(_array -6((_uto i 0 i 2147483647)))))
		(_cnst(_int ARD_ADDR_RANGE_ARRAY 53 0 9836(_arch gms(_code 133))))
		(_type(_int ~INTEGER_ARRAY_TYPE{0~to~MAX_PERIPHERALS-1}~13 0 9842(_array -1((_to i 0 i 3)))))
		(_cnst(_int PRH_NUM_CE_ARRAY 54 0 9842(_arch((_others(i 1))))))
		(_type(_int ~INTEGER_ARRAY_TYPE~13 0 9845(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int ARD_NUM_CE_ARRAY 55 0 9845(_arch gms(_code 134))))
		(_type(_int ~INTEGER_ARRAY_TYPE~133 0 9851(_array -1((_to i 0 i 3)))))
		(_cnst(_int PRH_DWIDTH_ARRAY 56 0 9851(_arch gms(_code 135))))
		(_cnst(_int NUM_ARD -1 0 9859(_arch gms(_code 136))))
		(_cnst(_int NUM_CE -1 0 9860(_arch gms(_code 137))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~13 0 9862(_array -3((_to i 0 c 138)))))
		(_cnst(_int PRH0_FIFO_OFFSET 57 0 9862(_arch gms(_code 139))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~135 0 9864(_array -3((_to i 0 c 140)))))
		(_cnst(_int PRH1_FIFO_OFFSET 58 0 9864(_arch gms(_code 141))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~137 0 9866(_array -3((_to i 0 c 142)))))
		(_cnst(_int PRH2_FIFO_OFFSET 59 0 9866(_arch gms(_code 143))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~139 0 9868(_array -3((_to i 0 c 144)))))
		(_cnst(_int PRH3_FIFO_OFFSET 60 0 9868(_arch gms(_code 145))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~1311 0 9872(_array -3((_to i 0 c 146)))))
		(_cnst(_int PRH0_FIFO_ADDRESS 61 0 9872(_arch gms(_code 147))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~1313 0 9874(_array -3((_to i 0 c 148)))))
		(_cnst(_int PRH1_FIFO_ADDRESS 62 0 9874(_arch gms(_code 149))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~1315 0 9876(_array -3((_to i 0 c 150)))))
		(_cnst(_int PRH2_FIFO_ADDRESS 63 0 9876(_arch gms(_code 151))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~1317 0 9878(_array -3((_to i 0 c 152)))))
		(_cnst(_int PRH3_FIFO_ADDRESS 64 0 9878(_arch gms(_code 153))))
		(_cnst(_int LOCAL_CLK_PERIOD_PS -1 0 9881(_arch gms(_code 154))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 9884(_array -3((_dto i 31 i 0)))))
		(_cnst(_int C_S_AXI_EPC_MIN_SIZE 65 0 9884(_arch(_string \"11111111111111111111111111111111"\))))
		(_cnst(_int C_USE_WSTRB -1 0 9885(_arch((i 1)))))
		(_cnst(_int C_DPHASE_TIMEOUT -1 0 9886(_arch((i 0)))))
		(_sig(_int bus2ip_clk -3 0 9893(_arch(_uni))))
		(_sig(_int bus2ip_reset_active_high -3 0 9894(_arch(_uni))))
		(_sig(_int bus2ip_reset_active_low -3 0 9895(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{ARD_ADDR_RANGE_ARRAY'LENGTH/2}-1}~13 0 9897(_array -3((_to i 0 c 155)))))
		(_sig(_int bus2ip_cs 66 0 9897(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NUM_CE-1}~13 0 9898(_array -3((_to i 0 c 156)))))
		(_sig(_int bus2ip_rdce 67 0 9898(_arch(_uni))))
		(_sig(_int bus2ip_wrce 67 0 9899(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_ADDR_WIDTH-1}~1319 0 9900(_array -3((_to i 0 c 157)))))
		(_sig(_int bus2ip_addr 68 0 9900(_arch(_uni))))
		(_sig(_int bus2ip_rnw -3 0 9901(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_DATA_WIDTH/8}-1}~13 0 9902(_array -3((_to i 0 c 158)))))
		(_sig(_int bus2ip_be 69 0 9902(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_DATA_WIDTH/8}-1~downto~0}~13 0 9903(_array -3((_dto c 159 i 0)))))
		(_sig(_int bus2ip_be_int 70 0 9903(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_S_AXI_DATA_WIDTH-1}~13 0 9904(_array -3((_to i 0 c 160)))))
		(_sig(_int bus2ip_data 71 0 9904(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_DATA_WIDTH-1~downto~0}~13 0 9905(_array -3((_dto c 161 i 0)))))
		(_sig(_int bus2ip_data_int 72 0 9905(_arch(_uni))))
		(_sig(_int ip2bus_data 71 0 9908(_arch(_uni))))
		(_sig(_int ip2bus_data_int 72 0 9909(_arch(_uni))))
		(_sig(_int ip2bus_wrack -3 0 9910(_arch(_uni))))
		(_sig(_int ip2bus_rdack -3 0 9911(_arch(_uni))))
		(_sig(_int ip2bus_error -3 0 9912(_arch(_uni))))
		(_sig(_int local_clk -3 0 9914(_arch(_uni))))
		(_sig(_int local_rst -3 0 9915(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_NUM_PERIPHERALS-1}~13 0 9917(_array -3((_to i 0 c 162)))))
		(_sig(_int dev_bus2ip_cs 73 0 9917(_arch(_uni))))
		(_sig(_int dev_bus2ip_rdce 73 0 9918(_arch(_uni))))
		(_sig(_int dev_bus2ip_wrce 73 0 9919(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_PRH_MAX_AWIDTH-1}~13 0 9920(_array -3((_to i 0 c 163)))))
		(_sig(_int dev_bus2ip_addr 74 0 9920(_arch(_uni))))
		(_prcs
			(REG_RESET_FROM_IPIF(_arch 4 0 9956(_prcs(_trgt(34))(_sens(0)(35))(_dssslsensitivity 1))))
			(line__10173(_arch 5 0 10173(_assignment(_trgt(52))(_sens(36(_range 164)))(_read(36(_range 165))))))
			(line__10176(_arch 6 0 10176(_assignment(_trgt(53))(_sens(37(_range 166)))(_read(37(_range 167))))))
			(line__10177(_arch 7 0 10177(_assignment(_trgt(54))(_sens(38(_range 168)))(_read(38(_range 169))))))
			(line__10179(_arch 8 0 10179(_assignment(_trgt(55))(_sens(39(_range 170)))(_read(39(_range 171))))))
			(PRH_DWIDTH_PROCESS(_arch 9 0 10184(_prcs(_simple)(_trgt(41(t_2_3))(41(t_0_1))(41(3))(41(2))(41(1))(41(0))(41)(43(t_16_31))(43(t_0_15))(43(t_24_31))(43(t_16_23))(43(t_8_15))(43(t_0_7))(43)(46(d_15_0))(46(d_31_16))(46(d_31_24))(46(d_23_16))(46(d_15_8))(46(d_7_0))(46))(_sens(42)(44)(45)(52)))))
		)
		(_subprogram
			(_int get_effective_val 10 0 9754(_arch(_func)))
			(_int get_ard_integer_array 11 0 9776(_arch(_func)))
			(_int get_ard_addr_range_array 12 0 9798(_arch(_func)))
			(_ext calc_num_ce(2 2))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.INTEGER_ARRAY_TYPE(2 INTEGER_ARRAY_TYPE)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.SLV64_ARRAY_TYPE(2 SLV64_ARRAY_TYPE)))
		(_type(_ext ~extaxi_lite_ipif_v3_0_4.ipif_pkg.SLV64_TYPE(2 SLV64_TYPE)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(axi_lite_ipif_v3_0_4(ipif_pkg))(ieee(std_logic_arith)))
	(_model . imp 172 -1)
)
