<profile>

<section name = "Vivado HLS Report for 'cnn'" level="0">
<item name = "Date">Sun Aug  4 22:32:15 2024
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">cnn</item>
<item name = "Solution">conv_2_fp3_u4_ap_d3_c</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 17.393, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">494090, 494090, 494090, 494090, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_conv_2_fu_518">conv_2, 2643, 2643, 2643, 2643, none</column>
<column name="grp_dense_out_fu_646">dense_out, 2414, 2414, 2414, 2414, none</column>
<column name="grp_conv_1_fu_658">conv_1, 309661, 309661, 309661, 309661, none</column>
<column name="grp_max_pool_1_fu_669">max_pool_1, 18421, 18421, 18421, 18421, none</column>
<column name="grp_max_pool_2_fu_687">max_pool_2, 7393, 7393, 7393, 7393, none</column>
<column name="grp_flat_fu_695">flat, 861, 861, 861, 861, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1624, 1624, 58, -, -, 28, no</column>
<column name=" + Loop 1.1">56, 56, 2, -, -, 28, no</column>
<column name="- DENSE_LOOP">140350, 140350, 2807, -, -, 50, no</column>
<column name=" + FLAT_LOOP">2800, 2800, 7, -, -, 400, no</column>
<column name="- DENSE_LOOP">10710, 10710, 357, -, -, 30, no</column>
<column name=" + FLAT_LOOP">350, 350, 7, -, -, 50, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 408, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 245, 53753, 57015, 0</column>
<column name="Memory">98, -, 96, 30, 0</column>
<column name="Multiplexer">-, -, -, 865, -</column>
<column name="Register">-, -, 358, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">35, 111, 50, 109, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="cnn_CRTL_BUS_s_axi_U">cnn_CRTL_BUS_s_axi, 0, 0, 36, 40, 0</column>
<column name="cnn_fadd_32ns_32ncud_U189">cnn_fadd_32ns_32ncud, 0, 2, 227, 403, 0</column>
<column name="cnn_fcmp_32ns_32neOg_U191">cnn_fcmp_32ns_32neOg, 0, 0, 66, 239, 0</column>
<column name="cnn_fmul_32ns_32ndEe_U190">cnn_fmul_32ns_32ndEe, 0, 3, 128, 320, 0</column>
<column name="grp_conv_1_fu_658">conv_1, 1, 5, 697, 1502, 0</column>
<column name="grp_conv_2_fu_518">conv_2, 0, 221, 50556, 49496, 0</column>
<column name="grp_dense_out_fu_646">dense_out, 1, 14, 1493, 3440, 0</column>
<column name="grp_flat_fu_695">flat, 0, 0, 84, 244, 0</column>
<column name="grp_max_pool_1_fu_669">max_pool_1, 0, 0, 236, 671, 0</column>
<column name="grp_max_pool_2_fu_687">max_pool_2, 0, 0, 230, 660, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv_1_input_U">cnn_conv_1_input, 2, 0, 0, 0, 784, 32, 1, 25088</column>
<column name="conv_1_out_U">cnn_conv_1_out, 8, 0, 0, 0, 4056, 32, 1, 129792</column>
<column name="conv_2_out_U">cnn_conv_2_out, 4, 0, 0, 0, 1936, 32, 1, 61952</column>
<column name="dense_1_bias_U">cnn_dense_1_bias, 1, 0, 0, 0, 50, 32, 1, 1600</column>
<column name="dense_1_out_U">cnn_dense_1_out, 1, 0, 0, 0, 50, 32, 1, 1600</column>
<column name="dense_1_weights_U">cnn_dense_1_weights, 64, 0, 0, 0, 20000, 32, 1, 640000</column>
<column name="dense_2_bias_U">cnn_dense_2_bias, 0, 32, 15, 0, 30, 32, 1, 960</column>
<column name="dense_2_out_U">cnn_dense_2_out, 0, 64, 15, 0, 30, 32, 1, 960</column>
<column name="dense_2_weights_U">cnn_dense_2_weights, 4, 0, 0, 0, 1500, 32, 1, 48000</column>
<column name="max_pool_1_out_0_U">cnn_max_pool_1_oubdk, 2, 0, 0, 0, 169, 32, 1, 5408</column>
<column name="max_pool_1_out_1_U">cnn_max_pool_1_oubdk, 2, 0, 0, 0, 169, 32, 1, 5408</column>
<column name="max_pool_1_out_2_U">cnn_max_pool_1_oubdk, 2, 0, 0, 0, 169, 32, 1, 5408</column>
<column name="max_pool_1_out_3_U">cnn_max_pool_1_oubdk, 2, 0, 0, 0, 169, 32, 1, 5408</column>
<column name="max_pool_1_out_4_U">cnn_max_pool_1_oubdk, 2, 0, 0, 0, 169, 32, 1, 5408</column>
<column name="max_pool_1_out_5_U">cnn_max_pool_1_oubdk, 2, 0, 0, 0, 169, 32, 1, 5408</column>
<column name="max_pool_2_out_U">cnn_max_pool_2_out, 1, 0, 0, 0, 400, 32, 1, 12800</column>
<column name="flat_array_U">cnn_max_pool_2_out, 1, 0, 0, 0, 400, 32, 1, 12800</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_3_fu_996_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln14_4_fu_862_p2">+, 0, 0, 21, 15, 6</column>
<column name="add_ln14_fu_868_p2">+, 0, 0, 21, 15, 15</column>
<column name="add_ln27_fu_810_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln28_fu_815_p2">+, 0, 0, 14, 10, 1</column>
<column name="i_1_fu_831_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_2_fu_935_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_fu_747_p2">+, 0, 0, 15, 5, 1</column>
<column name="ix_in_fu_753_p2">+, 0, 0, 14, 10, 5</column>
<column name="j_1_fu_851_p2">+, 0, 0, 15, 9, 1</column>
<column name="j_2_fu_955_p2">+, 0, 0, 15, 6, 1</column>
<column name="j_fu_795_p2">+, 0, 0, 15, 5, 1</column>
<column name="sub_ln14_fu_990_p2">-, 0, 0, 12, 12, 12</column>
<column name="sub_ln27_fu_783_p2">-, 0, 0, 13, 11, 11</column>
<column name="and_ln19_1_fu_1042_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln19_fu_914_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln13_1_fu_949_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="icmp_ln13_fu_845_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="icmp_ln19_1_fu_902_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln19_2_fu_1024_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln19_3_fu_1030_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln19_fu_896_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln23_fu_741_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="icmp_ln25_fu_789_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="icmp_ln9_1_fu_929_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="icmp_ln9_fu_825_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="or_ln19_1_fu_1036_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_fu_908_p2">or, 0, 0, 2, 1, 1</column>
<column name="dense_1_out_d0">select, 0, 0, 32, 1, 1</column>
<column name="dense_2_out_d0">select, 0, 0, 32, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">181, 41, 1, 41</column>
<column name="conv_1_input_address0">15, 3, 10, 30</column>
<column name="conv_1_input_ce0">15, 3, 1, 3</column>
<column name="conv_1_out_address0">15, 3, 12, 36</column>
<column name="conv_1_out_ce0">15, 3, 1, 3</column>
<column name="conv_1_out_we0">9, 2, 1, 2</column>
<column name="conv_2_out_address0">15, 3, 11, 33</column>
<column name="conv_2_out_ce0">15, 3, 1, 3</column>
<column name="conv_2_out_we0">9, 2, 1, 2</column>
<column name="dense_1_out_address0">15, 3, 6, 18</column>
<column name="dense_2_out_address0">15, 3, 5, 15</column>
<column name="dense_2_out_ce0">15, 3, 1, 3</column>
<column name="flat_array_address0">15, 3, 9, 27</column>
<column name="flat_array_ce0">15, 3, 1, 3</column>
<column name="flat_array_we0">9, 2, 1, 2</column>
<column name="grp_fu_703_p0">15, 3, 32, 96</column>
<column name="grp_fu_703_p1">21, 4, 32, 128</column>
<column name="grp_fu_711_p0">15, 3, 32, 96</column>
<column name="grp_fu_711_p1">15, 3, 32, 96</column>
<column name="i_0_i5_reg_484">9, 2, 5, 10</column>
<column name="i_0_i_reg_439">9, 2, 6, 12</column>
<column name="i_0_reg_407">9, 2, 5, 10</column>
<column name="ix_in_0_reg_395">9, 2, 10, 20</column>
<column name="ix_in_1_reg_418">9, 2, 10, 20</column>
<column name="j_0_i9_reg_507">9, 2, 6, 12</column>
<column name="j_0_i_reg_462">9, 2, 9, 18</column>
<column name="j_0_reg_428">9, 2, 5, 10</column>
<column name="max_pool_1_out_0_address0">15, 3, 8, 24</column>
<column name="max_pool_1_out_0_ce0">15, 3, 1, 3</column>
<column name="max_pool_1_out_0_ce1">9, 2, 1, 2</column>
<column name="max_pool_1_out_0_we0">9, 2, 1, 2</column>
<column name="max_pool_1_out_1_address0">15, 3, 8, 24</column>
<column name="max_pool_1_out_1_ce0">15, 3, 1, 3</column>
<column name="max_pool_1_out_1_ce1">9, 2, 1, 2</column>
<column name="max_pool_1_out_1_we0">9, 2, 1, 2</column>
<column name="max_pool_1_out_2_address0">15, 3, 8, 24</column>
<column name="max_pool_1_out_2_ce0">15, 3, 1, 3</column>
<column name="max_pool_1_out_2_ce1">9, 2, 1, 2</column>
<column name="max_pool_1_out_2_we0">9, 2, 1, 2</column>
<column name="max_pool_1_out_3_address0">15, 3, 8, 24</column>
<column name="max_pool_1_out_3_ce0">15, 3, 1, 3</column>
<column name="max_pool_1_out_3_ce1">9, 2, 1, 2</column>
<column name="max_pool_1_out_3_we0">9, 2, 1, 2</column>
<column name="max_pool_1_out_4_address0">15, 3, 8, 24</column>
<column name="max_pool_1_out_4_ce0">15, 3, 1, 3</column>
<column name="max_pool_1_out_4_ce1">9, 2, 1, 2</column>
<column name="max_pool_1_out_4_we0">9, 2, 1, 2</column>
<column name="max_pool_1_out_5_address0">15, 3, 8, 24</column>
<column name="max_pool_1_out_5_ce0">15, 3, 1, 3</column>
<column name="max_pool_1_out_5_ce1">9, 2, 1, 2</column>
<column name="max_pool_1_out_5_we0">9, 2, 1, 2</column>
<column name="max_pool_2_out_address0">15, 3, 9, 27</column>
<column name="max_pool_2_out_ce0">15, 3, 1, 3</column>
<column name="max_pool_2_out_we0">9, 2, 1, 2</column>
<column name="phi_mul_reg_473">9, 2, 15, 30</column>
<column name="sum_0_i8_reg_495">9, 2, 32, 64</column>
<column name="sum_0_i_reg_450">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln14_4_reg_1125">15, 0, 15, 0</column>
<column name="add_ln27_reg_1088">11, 0, 11, 0</column>
<column name="add_ln28_reg_1093">10, 0, 10, 0</column>
<column name="ap_CS_fsm">40, 0, 40, 0</column>
<column name="grp_conv_1_fu_658_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv_2_fu_518_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dense_out_fu_646_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_flat_fu_695_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_max_pool_1_fu_669_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_max_pool_2_fu_687_ap_start_reg">1, 0, 1, 0</column>
<column name="i_0_i5_reg_484">5, 0, 5, 0</column>
<column name="i_0_i_reg_439">6, 0, 6, 0</column>
<column name="i_0_reg_407">5, 0, 5, 0</column>
<column name="i_1_reg_1101">6, 0, 6, 0</column>
<column name="i_2_reg_1163">5, 0, 5, 0</column>
<column name="i_reg_1060">5, 0, 5, 0</column>
<column name="ix_in_0_reg_395">10, 0, 10, 0</column>
<column name="ix_in_1_reg_418">10, 0, 10, 0</column>
<column name="ix_in_reg_1065">10, 0, 10, 0</column>
<column name="j_0_i9_reg_507">6, 0, 6, 0</column>
<column name="j_0_i_reg_462">9, 0, 9, 0</column>
<column name="j_0_reg_428">5, 0, 5, 0</column>
<column name="j_1_reg_1120">9, 0, 9, 0</column>
<column name="j_2_reg_1182">6, 0, 6, 0</column>
<column name="j_reg_1078">5, 0, 5, 0</column>
<column name="phi_mul_reg_473">15, 0, 15, 0</column>
<column name="reg_725">32, 0, 32, 0</column>
<column name="reg_736">32, 0, 32, 0</column>
<column name="sub_ln27_reg_1070">9, 0, 11, 2</column>
<column name="sum_0_i8_reg_495">32, 0, 32, 0</column>
<column name="sum_0_i_reg_450">32, 0, 32, 0</column>
<column name="zext_ln13_2_reg_1174">5, 0, 12, 7</column>
<column name="zext_ln13_reg_1112">6, 0, 15, 9</column>
<column name="zext_ln14_4_reg_1168">5, 0, 64, 59</column>
<column name="zext_ln14_reg_1106">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, cnn, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, cnn, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, cnn, return value</column>
<column name="cnn_input_Addr_A">out, 32, bram, cnn_input, array</column>
<column name="cnn_input_EN_A">out, 1, bram, cnn_input, array</column>
<column name="cnn_input_WEN_A">out, 4, bram, cnn_input, array</column>
<column name="cnn_input_Din_A">out, 32, bram, cnn_input, array</column>
<column name="cnn_input_Dout_A">in, 32, bram, cnn_input, array</column>
<column name="cnn_input_Clk_A">out, 1, bram, cnn_input, array</column>
<column name="cnn_input_Rst_A">out, 1, bram, cnn_input, array</column>
<column name="prediction_Addr_A">out, 32, bram, prediction, array</column>
<column name="prediction_EN_A">out, 1, bram, prediction, array</column>
<column name="prediction_WEN_A">out, 4, bram, prediction, array</column>
<column name="prediction_Din_A">out, 32, bram, prediction, array</column>
<column name="prediction_Dout_A">in, 32, bram, prediction, array</column>
<column name="prediction_Clk_A">out, 1, bram, prediction, array</column>
<column name="prediction_Rst_A">out, 1, bram, prediction, array</column>
</table>
</item>
</section>
</profile>
