$date
	Sun Oct 23 07:06:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#478450
b1 &
b1 %
1$
b1 !
1"
#478451
0"
#478454
1#
#478458
b0 &
b0 %
0#
0$
#1414070
b1001 &
b1001 %
1$
b1001 !
1"
#1414071
0"
#1414074
b11100 &
b11100 %
#1414078
b1110 &
b1110 %
#1414082
b111 &
b111 %
#1414086
b10110 &
b10110 %
#1414090
b1011 &
b1011 %
#1414094
b100010 &
b100010 %
#1414098
b10001 &
b10001 %
#1414102
b110100 &
b110100 %
#1414106
b11010 &
b11010 %
#1414110
b1101 &
b1101 %
#1414114
b101000 &
b101000 %
#1414118
b10100 &
b10100 %
#1414122
b1010 &
b1010 %
#1414126
b101 &
b101 %
#1414130
b10000 &
b10000 %
#1414134
b1000 &
b1000 %
#1414138
b100 &
b100 %
#1414142
b10 &
b10 %
#1414146
b1 &
b1 %
1#
#1414150
b0 &
0#
b0 %
0$
#2415332
b11000 !
1"
#2415334
b11000 &
b11000 %
1$
#2415335
0"
#2415338
b1100 &
b1100 %
#2415342
b110 &
b110 %
#2415346
b11 &
b11 %
#2415350
b1010 &
b1010 %
#2415354
b101 &
b101 %
#2415358
b10000 &
b10000 %
#2415362
b1000 &
b1000 %
#2415366
b100 &
b100 %
#2415370
b10 &
b10 %
#2415374
b1 &
1#
b1 %
#2415378
b0 &
b0 %
0#
0$
#4500012
