Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 21 07:31:25 2023
| Host         : DESKTOP-ANOHS1P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/kai/Desktop/SOC/lab3/lab3/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (1)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

tap_Do[1]
tap_Do[2]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (1)
------------------------------------
 There is 1 input port with partial input delay specified. (HIGH)

axis_rst_n


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.113        0.000                      0                  108        0.179        0.000                      0                  108        2.250        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.750}        5.500           181.818         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.113        0.000                      0                  108        0.179        0.000                      0                  108        2.250        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 finish_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (axis_clk rise@5.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 2.741ns (52.200%)  route 2.510ns (47.800%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.628 - 5.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  finish_delay_reg[2]/Q
                         net (fo=1, unplaced)         0.974     3.908    finish_delay_reg_n_0_[2]
                                                                      r  finish_delay_reg[3]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.583 r  finish_delay_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.592    finish_delay_reg[3]_i_1_n_0
                                                                      r  finish_delay_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.709 r  finish_delay_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.709    finish_delay_reg[7]_i_1_n_0
                                                                      r  finish_delay_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.826 r  finish_delay_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.826    finish_delay_reg[11]_i_1_n_0
                                                                      r  finish_delay_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.943 r  finish_delay_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.943    finish_delay_reg[15]_i_1_n_0
                                                                      r  finish_delay_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  finish_delay_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.060    finish_delay_reg[19]_i_1_n_0
                                                                      r  finish_delay_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.177 r  finish_delay_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.177    finish_delay_reg[23]_i_1_n_0
                                                                      r  finish_delay_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.294 r  finish_delay_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.294    finish_delay_reg[27]_i_1_n_0
                                                                      r  finish_delay_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.625 r  finish_delay_reg[31]_i_1/O[3]
                         net (fo=2, unplaced)         0.611     6.236    sel0[31]
                                                                      r  finish_delay[2]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.307     6.543 r  finish_delay[2]_i_8/O
                         net (fo=1, unplaced)         0.449     6.992    finish_delay[2]_i_8_n_0
                                                                      r  finish_delay[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.116 r  finish_delay[2]_i_4/O
                         net (fo=3, unplaced)         0.467     7.583    finish_delay[2]_i_4_n_0
                                                                      r  finish_delay[0]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.707 r  finish_delay[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    finish_delay[0]
                         FDRE                                         r  finish_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     7.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[0]/C
                         clock pessimism              0.184     7.811    
                         clock uncertainty           -0.035     7.776    
                         FDRE (Setup_fdre_C_D)        0.044     7.820    finish_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 finish_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (axis_clk rise@5.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 2.741ns (52.200%)  route 2.510ns (47.800%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.628 - 5.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  finish_delay_reg[2]/Q
                         net (fo=1, unplaced)         0.974     3.908    finish_delay_reg_n_0_[2]
                                                                      r  finish_delay_reg[3]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.583 r  finish_delay_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.592    finish_delay_reg[3]_i_1_n_0
                                                                      r  finish_delay_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.709 r  finish_delay_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.709    finish_delay_reg[7]_i_1_n_0
                                                                      r  finish_delay_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.826 r  finish_delay_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.826    finish_delay_reg[11]_i_1_n_0
                                                                      r  finish_delay_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.943 r  finish_delay_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.943    finish_delay_reg[15]_i_1_n_0
                                                                      r  finish_delay_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  finish_delay_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.060    finish_delay_reg[19]_i_1_n_0
                                                                      r  finish_delay_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.177 r  finish_delay_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.177    finish_delay_reg[23]_i_1_n_0
                                                                      r  finish_delay_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.294 r  finish_delay_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.294    finish_delay_reg[27]_i_1_n_0
                                                                      r  finish_delay_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.625 r  finish_delay_reg[31]_i_1/O[3]
                         net (fo=2, unplaced)         0.611     6.236    sel0[31]
                                                                      r  finish_delay[2]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.307     6.543 r  finish_delay[2]_i_8/O
                         net (fo=1, unplaced)         0.449     6.992    finish_delay[2]_i_8_n_0
                                                                      r  finish_delay[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.116 r  finish_delay[2]_i_4/O
                         net (fo=3, unplaced)         0.467     7.583    finish_delay[2]_i_4_n_0
                                                                      r  finish_delay[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     7.707 r  finish_delay[2]_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    finish_delay[2]
                         FDRE                                         r  finish_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     7.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[2]/C
                         clock pessimism              0.184     7.811    
                         clock uncertainty           -0.035     7.776    
                         FDRE (Setup_fdre_C_D)        0.044     7.820    finish_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 finish_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_operation_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (axis_clk rise@5.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 2.741ns (52.200%)  route 2.510ns (47.800%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.628 - 5.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  finish_delay_reg[2]/Q
                         net (fo=1, unplaced)         0.974     3.908    finish_delay_reg_n_0_[2]
                                                                      r  finish_delay_reg[3]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.675     4.583 r  finish_delay_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.592    finish_delay_reg[3]_i_1_n_0
                                                                      r  finish_delay_reg[7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.709 r  finish_delay_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.709    finish_delay_reg[7]_i_1_n_0
                                                                      r  finish_delay_reg[11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.826 r  finish_delay_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.826    finish_delay_reg[11]_i_1_n_0
                                                                      r  finish_delay_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.943 r  finish_delay_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.943    finish_delay_reg[15]_i_1_n_0
                                                                      r  finish_delay_reg[19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  finish_delay_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.060    finish_delay_reg[19]_i_1_n_0
                                                                      r  finish_delay_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.177 r  finish_delay_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.177    finish_delay_reg[23]_i_1_n_0
                                                                      r  finish_delay_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.294 r  finish_delay_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.294    finish_delay_reg[27]_i_1_n_0
                                                                      r  finish_delay_reg[31]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.625 r  finish_delay_reg[31]_i_1/O[3]
                         net (fo=2, unplaced)         0.611     6.236    sel0[31]
                                                                      r  finish_delay[2]_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.307     6.543 r  finish_delay[2]_i_8/O
                         net (fo=1, unplaced)         0.449     6.992    finish_delay[2]_i_8_n_0
                                                                      r  finish_delay[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.116 r  finish_delay[2]_i_4/O
                         net (fo=3, unplaced)         0.467     7.583    finish_delay[2]_i_4_n_0
                                                                      r  finish_operation_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     7.707 r  finish_operation_i_1/O
                         net (fo=1, unplaced)         0.000     7.707    finish_operation_i_1_n_0
                         FDRE                                         r  finish_operation_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     7.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_operation_reg/C
                         clock pessimism              0.184     7.811    
                         clock uncertainty           -0.035     7.776    
                         FDRE (Setup_fdre_C_D)        0.044     7.820    finish_operation_reg
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 data_ram_we_reg__0/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            data_WE[0]
                            (output port clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.500ns  (axis_clk rise@5.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.500 - 5.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ram_we_reg__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_ram_we_reg__0/Q
                         net (fo=6, unplaced)         0.800     3.734    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.544    data_WE[0]
                                                                      r  data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.500     5.500 r  
                         clock pessimism              0.000     5.500    
                         clock uncertainty           -0.035     5.465    
                         output delay                 2.000     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 data_ram_we_reg__0/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            data_WE[1]
                            (output port clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.500ns  (axis_clk rise@5.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.500 - 5.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ram_we_reg__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_ram_we_reg__0/Q
                         net (fo=6, unplaced)         0.800     3.734    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.544    data_WE[1]
                                                                      r  data_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.500     5.500 r  
                         clock pessimism              0.000     5.500    
                         clock uncertainty           -0.035     5.465    
                         output delay                 2.000     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 data_ram_we_reg__0/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            data_WE[2]
                            (output port clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.500ns  (axis_clk rise@5.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.500 - 5.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ram_we_reg__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_ram_we_reg__0/Q
                         net (fo=6, unplaced)         0.800     3.734    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.544    data_WE[2]
                                                                      r  data_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.500     5.500 r  
                         clock pessimism              0.000     5.500    
                         clock uncertainty           -0.035     5.465    
                         output delay                 2.000     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 data_ram_we_reg__0/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            data_WE[3]
                            (output port clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.500ns  (axis_clk rise@5.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.500 - 5.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ram_we_reg__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  data_ram_we_reg__0/Q
                         net (fo=6, unplaced)         0.800     3.734    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  data_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.544    data_WE[3]
                                                                      r  data_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.500     5.500 r  
                         clock pessimism              0.000     5.500    
                         clock uncertainty           -0.035     5.465    
                         output delay                 2.000     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 dataout_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            rdata[1]
                            (output port clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.500ns  (axis_clk rise@5.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.500 - 5.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  dataout_reg[1]/Q
                         net (fo=2, unplaced)         0.800     3.734    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.544    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.500     5.500 r  
                         clock pessimism              0.000     5.500    
                         clock uncertainty           -0.035     5.465    
                         output delay                 2.000     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 dataout_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            rdata[2]
                            (output port clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.500ns  (axis_clk rise@5.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.500 - 5.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  dataout_reg[2]/Q
                         net (fo=2, unplaced)         0.800     3.734    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.544    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.500     5.500 r  
                         clock pessimism              0.000     5.500    
                         clock uncertainty           -0.035     5.465    
                         output delay                 2.000     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (axis_clk rise@5.500ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 1.958ns (68.223%)  route 0.912ns (31.777%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 7.628 - 5.500 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  x_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  x_reg[0]/Q
                         net (fo=3, unplaced)         0.488     3.422    x_reg[0]
                                                                      f  data_ram_we_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.321     3.743 r  data_ram_we_i_19/O
                         net (fo=1, unplaced)         0.000     3.743    data_ram_we_i_19_n_0
                                                                      r  data_ram_we_reg_i_13/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.319 r  data_ram_we_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.009     4.328    data_ram_we_reg_i_13_n_0
                                                                      r  data_ram_we_reg_i_8/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.445 r  data_ram_we_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     4.445    data_ram_we_reg_i_8_n_0
                                                                      r  data_ram_we_reg_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.562 r  data_ram_we_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.562    data_ram_we_reg_i_3_n_0
                                                                      r  data_ram_we_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.679 r  data_ram_we_reg_i_2/CO[3]
                         net (fo=2, unplaced)         0.000     4.679    data_ram_we_reg_i_2_n_0
                                                                      r  x_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.911 r  x_reg[0]_i_1/O[0]
                         net (fo=33, unplaced)        0.415     5.326    x_reg[0]_i_1_n_7
                         FDRE                                         r  x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      5.500     5.500 r  
                                                      0.000     5.500 r  axis_clk (IN)
                         net (fo=0)                   0.000     5.500    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     6.338 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     7.098    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     7.189 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     7.628    axis_clk_IBUF_BUFG
                         FDRE                                         r  x_reg[0]/C
                         clock pessimism              0.184     7.811    
                         clock uncertainty           -0.035     7.776    
                         FDRE (Setup_fdre_C_R)       -0.728     7.048    x_reg[0]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  1.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 finish_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.292ns (66.754%)  route 0.145ns (33.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  finish_delay_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.970    finish_delay_reg_n_0_[0]
                                                                      r  finish_delay_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  finish_delay_reg[3]_i_1/O[1]
                         net (fo=2, unplaced)         0.000     1.115    sel0[1]
                         FDRE                                         r  finish_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    finish_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 data_init_addr_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            data_init_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.245ns (54.718%)  route 0.203ns (45.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_init_addr_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  data_init_addr_reg/Q
                         net (fo=2, unplaced)         0.203     1.027    data_init_addr
                                                                      f  data_init_addr_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.125 r  data_init_addr_i_1/O
                         net (fo=1, unplaced)         0.000     1.125    data_init_addr_i_1_n_0
                         FDRE                                         r  data_init_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_init_addr_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    data_init_addr_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 finish_delay_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_delay_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  finish_delay_reg[11]/Q
                         net (fo=1, unplaced)         0.223     1.048    finish_delay_reg_n_0_[11]
                                                                      r  finish_delay_reg[11]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.157 r  finish_delay_reg[11]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.157    sel0[11]
                         FDRE                                         r  finish_delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    finish_delay_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 finish_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  finish_delay_reg[15]/Q
                         net (fo=1, unplaced)         0.223     1.048    finish_delay_reg_n_0_[15]
                                                                      r  finish_delay_reg[15]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.157 r  finish_delay_reg[15]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.157    sel0[15]
                         FDRE                                         r  finish_delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    finish_delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 finish_delay_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  finish_delay_reg[19]/Q
                         net (fo=1, unplaced)         0.223     1.048    finish_delay_reg_n_0_[19]
                                                                      r  finish_delay_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.157 r  finish_delay_reg[19]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.157    sel0[19]
                         FDRE                                         r  finish_delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    finish_delay_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 finish_delay_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_delay_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  finish_delay_reg[23]/Q
                         net (fo=1, unplaced)         0.223     1.048    finish_delay_reg_n_0_[23]
                                                                      r  finish_delay_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.157 r  finish_delay_reg[23]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.157    sel0[23]
                         FDRE                                         r  finish_delay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    finish_delay_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 finish_delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_delay_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  finish_delay_reg[27]/Q
                         net (fo=1, unplaced)         0.223     1.048    finish_delay_reg_n_0_[27]
                                                                      r  finish_delay_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.157 r  finish_delay_reg[27]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.157    sel0[27]
                         FDRE                                         r  finish_delay_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    finish_delay_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 finish_delay_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_delay_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  finish_delay_reg[31]/Q
                         net (fo=1, unplaced)         0.223     1.048    finish_delay_reg_n_0_[31]
                                                                      r  finish_delay_reg[31]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.157 r  finish_delay_reg[31]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.157    sel0[31]
                         FDRE                                         r  finish_delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[31]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    finish_delay_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 finish_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  finish_delay_reg[3]/Q
                         net (fo=1, unplaced)         0.223     1.048    finish_delay_reg_n_0_[3]
                                                                      r  finish_delay_reg[3]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.157 r  finish_delay_reg[3]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.157    sel0[3]
                         FDRE                                         r  finish_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    finish_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 finish_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            finish_delay_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.256ns (53.446%)  route 0.223ns (46.554%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  finish_delay_reg[7]/Q
                         net (fo=1, unplaced)         0.223     1.048    finish_delay_reg_n_0_[7]
                                                                      r  finish_delay_reg[7]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.157 r  finish_delay_reg[7]_i_1/O[3]
                         net (fo=2, unplaced)         0.000     1.157    sel0[7]
                         FDRE                                         r  finish_delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  finish_delay_reg[7]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    finish_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.750 }
Period(ns):         5.500
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.500       3.345                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500                data_init_addr_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         5.500       4.500                data_ram_we_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500                data_ram_we_reg__0/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500                data_ram_we_reg__1/C
Min Period        n/a     FDSE/C   n/a            1.000         5.500       4.500                dataout_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500                dataout_reg[1]__0/C
Min Period        n/a     FDSE/C   n/a            1.000         5.500       4.500                dataout_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500                dataout_reg[2]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         5.500       4.500                finish_delay_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.750       2.250                data_init_addr_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.750       2.250                data_init_addr_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.750       2.250                data_ram_we_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.750       2.250                data_ram_we_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.750       2.250                data_ram_we_reg__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.750       2.250                data_ram_we_reg__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.750       2.250                data_ram_we_reg__1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.750       2.250                data_ram_we_reg__1/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.750       2.250                dataout_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.750       2.250                dataout_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250                data_init_addr_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.750       2.250                data_init_addr_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.750       2.250                data_ram_we_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.750       2.250                data_ram_we_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250                data_ram_we_reg__0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.750       2.250                data_ram_we_reg__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.750       2.250                data_ram_we_reg__1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.750       2.250                data_ram_we_reg__1/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.750       2.250                dataout_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.750       2.250                dataout_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[1]
                            (input port)
  Destination:            dataout_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[1] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[1]
                                                                      r  tap_Do_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    tap_Do_IBUF[1]
                         FDRE                                         r  dataout_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  dataout_reg[1]__0/C

Slack:                    inf
  Source:                 tap_Do[2]
                            (input port)
  Destination:            dataout_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.771ns  (logic 0.972ns (54.854%)  route 0.800ns (45.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[2] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[2]
                                                                      r  tap_Do_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    tap_Do_IBUF[2]
                         FDRE                                         r  dataout_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  dataout_reg[2]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[1]
                            (input port)
  Destination:            dataout_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[1] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[1]
                                                                      r  tap_Do_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    tap_Do_IBUF[1]
                         FDRE                                         r  dataout_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  dataout_reg[1]__0/C

Slack:                    inf
  Source:                 tap_Do[2]
                            (input port)
  Destination:            dataout_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[2] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[2]
                                                                      r  tap_Do_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    tap_Do_IBUF[2]
                         FDRE                                         r  dataout_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=73, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  dataout_reg[2]__0/C





