<xilinx:hls_fe_msgs>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/primary/HLS/NN/NN.tcl:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="NN" ARG_PragmaIsValid="1" ARG_PragmaOptions="name=NN" ARG_PragmaType="top" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:26:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pad1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:28:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem depth = 290400" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:29:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem depth = 69984" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:31:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:32:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:28:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem depth = 290400" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:29:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem depth = 69984" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:31:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:32:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:28:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem depth = 290400" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:29:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem depth = 69984" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:31:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:32:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_2D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="pool1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:34:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:35:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:46:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:52:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:66:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:78:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:81:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:96:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:99:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:111:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:114:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:124:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:127:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:35:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:36:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:41:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:64:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:67:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:79:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:82:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:97:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:100:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:112:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:115:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:125:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:128:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="norm1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:55:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=9" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=169 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:71:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:80:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:86:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:92:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:118:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:157:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:167:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:173:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:177:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:194:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:205:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:221:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv5" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:55:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=9" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=169 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:65:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:73:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:82:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:88:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:94:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:120:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:137:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:159:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:169:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:175:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:179:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:196:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:213:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:230:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv4" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem1" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=9" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:69:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=169 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:72:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:78:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:86:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:92:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:96:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:126:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv3" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:37:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:38:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=filter offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:40:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=bias offset=slave bundle=gmem0" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:42:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:43:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:44:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=filter bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:45:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=bias bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:47:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:51:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_image_local cyclic factor=155 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:53:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=inp_img_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:55:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local cyclic factor=25" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:57:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:59:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_2D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=conv_out cyclic factor=27 dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:63:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sh complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:71:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:80:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:86:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:94:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:100:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:110:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:158:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:168:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:174:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:180:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:187:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:197:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:222:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv2" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:26:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=inp_img offset=slave bundle=gmem" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:27:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="m_axi port=out_img offset=slave bundle=gmem" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:29:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=inp_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:30:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=out_img bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:32:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="s_axilite port=return bundle=control" ARG_PragmaType="interface" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:39:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=filter_local complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:48:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=window_3D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:50:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_3D complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:52:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=right_col_3D_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:54:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=line_buffer_3D complete dim=2" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:56:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:58:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=new_pixels_l complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:61:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=lm complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:64:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:66:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum2 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:68:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum3 complete dim=1" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:70:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum4 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:72:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum5 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:74:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaOptions="variable=sum6 complete dim=0" ARG_PragmaType="array_partition" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:86:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:106:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:203:9" msg_body="HLS pragma dump">
        <args ARG_PragmaFunction="conv1" ARG_PragmaIsValid="1" ARG_PragmaType="pipeline" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:111:6" msg_body="Loop 'L15' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L15"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:120:6" msg_body="Loop 'L16' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L16"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:123:6" msg_body="Loop 'L17' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:132:6" msg_body="Loop 'L18' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L18"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:134:6" msg_body="Loop 'L19' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L19"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:141:6" msg_body="Loop 'L20' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L20"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:143:6" msg_body="Loop 'L21' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:78:5" msg_body="Loop 'L8' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:86:6" msg_body="Loop 'L10' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:88:6" msg_body="Loop 'L11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:98:6" msg_body="Loop 'L12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:100:6" msg_body="Loop 'L13' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L13"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:152:22" msg_body="Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_152_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:154:27" msg_body="Loop 'VITIS_LOOP_154_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_154_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:178:6" msg_body="Loop 'S21' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13" msg_body="Loop 'S22' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:184:9" msg_body="Loop 'F21' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13" msg_body="Loop 'F22' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:191:6" msg_body="Loop 'L8' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8" msg_body="Loop 'L9' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8" msg_body="Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w2_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13" msg_body="Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w2_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24" msg_body="Loop 'VITIS_LOOP_203_8' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_203_8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25" msg_body="Loop 'VITIS_LOOP_204_9' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_204_9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28" msg_body="Loop 'VITIS_LOOP_210_10' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_210_10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29" msg_body="Loop 'VITIS_LOOP_211_11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_211_11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:222:21" msg_body="Loop 'VITIS_LOOP_222_12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_222_12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:94:6" msg_body="Loop 'S11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9" msg_body="Loop 'S12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:99:8" msg_body="Loop 'F11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9" msg_body="Loop 'F12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:106:6" msg_body="Loop 'L5' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8" msg_body="Loop 'L6' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12" msg_body="Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w1_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13" msg_body="Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w1_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24" msg_body="Loop 'VITIS_LOOP_116_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_116_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25" msg_body="Loop 'VITIS_LOOP_117_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_117_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24" msg_body="Loop 'VITIS_LOOP_123_4' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_123_4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25" msg_body="Loop 'VITIS_LOOP_124_5' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_124_5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:137:20" msg_body="Loop 'VITIS_LOOP_137_6' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_137_6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:180:6" msg_body="Loop 'S21' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13" msg_body="Loop 'S22' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:186:9" msg_body="Loop 'F21' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:187:13" msg_body="Loop 'F22' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:193:6" msg_body="Loop 'L8' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8" msg_body="Loop 'L9' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8" msg_body="Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w2_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13" msg_body="Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w2_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24" msg_body="Loop 'VITIS_LOOP_211_8' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_211_8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25" msg_body="Loop 'VITIS_LOOP_212_9' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_212_9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28" msg_body="Loop 'VITIS_LOOP_219_10' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_219_10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29" msg_body="Loop 'VITIS_LOOP_220_11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_220_11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:231:21" msg_body="Loop 'VITIS_LOOP_231_12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_231_12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:96:6" msg_body="Loop 'S11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9" msg_body="Loop 'S12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:101:8" msg_body="Loop 'F11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:102:9" msg_body="Loop 'F12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:108:6" msg_body="Loop 'L5' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8" msg_body="Loop 'L6' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12" msg_body="Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w1_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13" msg_body="Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w1_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24" msg_body="Loop 'VITIS_LOOP_118_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_118_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25" msg_body="Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_119_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24" msg_body="Loop 'VITIS_LOOP_125_4' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_125_4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25" msg_body="Loop 'VITIS_LOOP_126_5' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_126_5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:138:20" msg_body="Loop 'VITIS_LOOP_138_6' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_138_6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:98:6" msg_body="Loop 'S11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9" msg_body="Loop 'S12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:103:8" msg_body="Loop 'F11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9" msg_body="Loop 'F12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:110:6" msg_body="Loop 'L5' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8" msg_body="Loop 'L6' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12" msg_body="Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w1_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13" msg_body="Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w1_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24" msg_body="Loop 'VITIS_LOOP_124_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_124_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25" msg_body="Loop 'VITIS_LOOP_125_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_125_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24" msg_body="Loop 'VITIS_LOOP_132_4' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_132_4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25" msg_body="Loop 'VITIS_LOOP_133_5' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_133_5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:146:20" msg_body="Loop 'VITIS_LOOP_146_6' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_146_6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6" msg_body="Loop 'L17' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6" msg_body="Loop 'L14' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L14"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6" msg_body="Loop 'L11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7" msg_body="Loop 'L7' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L7"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7" msg_body="Loop 'L4' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:111:6" msg_body="Loop 'L15' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L15"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:120:6" msg_body="Loop 'L16' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L16"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:123:6" msg_body="Loop 'L17' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:132:6" msg_body="Loop 'L18' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L18"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:134:6" msg_body="Loop 'L19' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L19"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:141:6" msg_body="Loop 'L20' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L20"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:143:6" msg_body="Loop 'L21' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:78:5" msg_body="Loop 'L8' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:86:6" msg_body="Loop 'L10' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:88:6" msg_body="Loop 'L11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:98:6" msg_body="Loop 'L12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:100:6" msg_body="Loop 'L13' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L13"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:152:22" msg_body="Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_152_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:154:27" msg_body="Loop 'VITIS_LOOP_154_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_154_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:6" msg_body="Loop 'S22' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:6" msg_body="Loop 'F22' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:8" msg_body="Loop 'w2_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w2_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13" msg_body="Loop 'w2_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w2_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:24" msg_body="Loop 'VITIS_LOOP_205_8' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_205_8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25" msg_body="Loop 'VITIS_LOOP_206_9' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_206_9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:28" msg_body="Loop 'VITIS_LOOP_211_10' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_211_10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29" msg_body="Loop 'VITIS_LOOP_212_11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_212_11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:21" msg_body="Loop 'VITIS_LOOP_223_12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_223_12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:6" msg_body="Loop 'S12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="S12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:6" msg_body="Loop 'F12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="F12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:8" msg_body="Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w1_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13" msg_body="Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="w1_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:24" msg_body="Loop 'VITIS_LOOP_118_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_118_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25" msg_body="Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_119_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:24" msg_body="Loop 'VITIS_LOOP_124_4' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_124_4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25" msg_body="Loop 'VITIS_LOOP_125_5' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_125_5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:20" msg_body="Loop 'VITIS_LOOP_138_6' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_138_6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:6" msg_body="Loop 'L17' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:6" msg_body="Loop 'L14' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L14"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:6" msg_body="Loop 'L11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:7" msg_body="Loop 'L7' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L7"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:7" msg_body="Loop 'L4' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:111:6" msg_body="Loop 'L15' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L15"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:120:6" msg_body="Loop 'L16' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L16"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:123:6" msg_body="Loop 'L17' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:132:6" msg_body="Loop 'L18' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L18"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:134:6" msg_body="Loop 'L19' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L19"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:141:6" msg_body="Loop 'L20' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L20"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:143:6" msg_body="Loop 'L21' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:78:5" msg_body="Loop 'L8' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:86:6" msg_body="Loop 'L10' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:88:6" msg_body="Loop 'L11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:98:6" msg_body="Loop 'L12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:100:6" msg_body="Loop 'L13' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L13"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:152:22" msg_body="Loop 'VITIS_LOOP_152_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_152_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:154:27" msg_body="Loop 'VITIS_LOOP_154_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_154_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:155:6" msg_body="Loop 'L14' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L14"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6" msg_body="Loop 'L15' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L15"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:164:6" msg_body="Loop 'L16' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L16"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:167:6" msg_body="Loop 'L17' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:176:6" msg_body="Loop 'L18' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L18"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6" msg_body="Loop 'L19' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L19"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:185:6" msg_body="Loop 'L20' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L20"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6" msg_body="Loop 'L21' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:116:5" msg_body="Loop 'L8' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5" msg_body="Loop 'L9' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:127:6" msg_body="Loop 'L10' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7" msg_body="Loop 'L11' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:139:6" msg_body="Loop 'L12' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6" msg_body="Loop 'L13' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L13"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:205:25" msg_body="Loop 'VITIS_LOOP_205_1' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_205_1"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:208:11" msg_body="Loop 'L22' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11" msg_body="Loop 'L23' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L23"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:217:6" msg_body="Loop 'L24' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L24"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223:6" msg_body="Loop 'L25' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L25"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6" msg_body="Loop 'L26' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L26"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6" msg_body="Loop 'L27' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L27"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6" msg_body="Loop 'L28' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L28"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6" msg_body="Loop 'L29' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="L29"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:111:6) in function 'pool5' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:111:6" LoopName="L15"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:120:6) in function 'pool5' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:120:6" LoopName="L16"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:123:6) in function 'pool5' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:123:6" LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:132:6) in function 'pool5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:132:6" LoopName="L18"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:134:6) in function 'pool5' completely with a factor of 1">
        <args Factor="1" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:134:6" LoopName="L19"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:141:6) in function 'pool5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:141:6" LoopName="L20"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:143:6) in function 'pool5' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:143:6" LoopName="L21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:78:5) in function 'pool5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:78:5" LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:86:6) in function 'pool5' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:86:6" LoopName="L10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:88:6) in function 'pool5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:88:6" LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:98:6) in function 'pool5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:98:6" LoopName="L12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:100:6) in function 'pool5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:100:6" LoopName="L13"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'VITIS_LOOP_152_2' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:152:22) in function 'pool5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:152:22" LoopName="VITIS_LOOP_152_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:26:0" msg_body="Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:154:27) in function 'pool5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:154:27" LoopName="VITIS_LOOP_154_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'S21' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:178:6) in function 'conv5' completely with a factor of 15">
        <args Factor="15" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:178:6" LoopName="S21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13) in function 'conv5' completely with a factor of 15">
        <args Factor="15" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:179:13" LoopName="S22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'F21' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:184:9) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:184:9" LoopName="F21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:185:13" LoopName="F22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:191:6) in function 'conv5' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:191:6" LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8" LoopName="L9"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8) in function 'conv5' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:193:8" LoopName="L9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_210_10' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:210:28" LoopName="VITIS_LOOP_210_10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_211_11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:211:29" LoopName="VITIS_LOOP_211_11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_203_8' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:203:24" LoopName="VITIS_LOOP_203_8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25" LoopName="VITIS_LOOP_204_9"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Pipeline directive for loop 'VITIS_LOOP_204_9' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25) in function 'conv5' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:204:25" LoopName="VITIS_LOOP_204_9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:196:8" LoopName="w2_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:197:13" LoopName="w2_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_222_12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:222:21) in function 'conv5' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:222:21" LoopName="VITIS_LOOP_222_12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'S11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:94:6) in function 'conv5' completely with a factor of 15">
        <args Factor="15" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:94:6" LoopName="S11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9) in function 'conv5' completely with a factor of 15">
        <args Factor="15" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:95:9" LoopName="S12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'F11' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:99:8) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:99:8" LoopName="F11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:100:9" LoopName="F12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'L5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:106:6) in function 'conv5' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:106:6" LoopName="L5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8) in function 'conv5' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:108:8" LoopName="L6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_123_4' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:123:24" LoopName="VITIS_LOOP_123_4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_124_5' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:124:25" LoopName="VITIS_LOOP_124_5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_116_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:116:24" LoopName="VITIS_LOOP_116_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25" LoopName="VITIS_LOOP_117_3"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Pipeline directive for loop 'VITIS_LOOP_117_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25) in function 'conv5' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:117:25" LoopName="VITIS_LOOP_117_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:110:12" LoopName="w1_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13) in function 'conv5' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:111:13" LoopName="w1_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_137_6' (../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:137:20) in function 'conv5' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:137:20" LoopName="VITIS_LOOP_137_6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'S21' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:180:6) in function 'conv4' completely with a factor of 15">
        <args Factor="15" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:180:6" LoopName="S21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13) in function 'conv4' completely with a factor of 15">
        <args Factor="15" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:181:13" LoopName="S22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'F21' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:186:9) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:186:9" LoopName="F21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:187:13) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:187:13" LoopName="F22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:193:6) in function 'conv4' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:193:6" LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8" LoopName="L9"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Pipeline directive for loop 'L9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8) in function 'conv4' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:195:8" LoopName="L9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_219_10' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:219:28" LoopName="VITIS_LOOP_219_10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_220_11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:220:29" LoopName="VITIS_LOOP_220_11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_211_8' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:211:24" LoopName="VITIS_LOOP_211_8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25" LoopName="VITIS_LOOP_212_9"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Pipeline directive for loop 'VITIS_LOOP_212_9' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25) in function 'conv4' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:212:25" LoopName="VITIS_LOOP_212_9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:200:8" LoopName="w2_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:201:13" LoopName="w2_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_231_12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:231:21) in function 'conv4' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:231:21" LoopName="VITIS_LOOP_231_12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'S11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:96:6) in function 'conv4' completely with a factor of 15">
        <args Factor="15" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:96:6" LoopName="S11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9) in function 'conv4' completely with a factor of 15">
        <args Factor="15" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:97:9" LoopName="S12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'F11' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:101:8) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:101:8" LoopName="F11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:102:9) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:102:9" LoopName="F12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'L5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:108:6) in function 'conv4' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:108:6" LoopName="L5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8) in function 'conv4' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:110:8" LoopName="L6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_125_4' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:125:24" LoopName="VITIS_LOOP_125_4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_126_5' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:126:25" LoopName="VITIS_LOOP_126_5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:118:24" LoopName="VITIS_LOOP_118_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25" LoopName="VITIS_LOOP_119_3"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Pipeline directive for loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25) in function 'conv4' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:119:25" LoopName="VITIS_LOOP_119_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:112:12" LoopName="w1_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13) in function 'conv4' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:113:13" LoopName="w1_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_138_6' (../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:138:20) in function 'conv4' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:138:20" LoopName="VITIS_LOOP_138_6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'S11' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:98:6) in function 'conv3' completely with a factor of 15">
        <args Factor="15" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:98:6" LoopName="S11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15">
        <args Factor="15" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9" LoopName="S12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'F11' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:103:8) in function 'conv3' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:103:8" LoopName="F11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9) in function 'conv3' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9" LoopName="F12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'L5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:110:6) in function 'conv3' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:110:6" LoopName="L5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'L6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8" LoopName="L6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_132_4' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24" LoopName="VITIS_LOOP_132_4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_133_5' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25" LoopName="VITIS_LOOP_133_5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_124_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24" LoopName="VITIS_LOOP_124_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25" LoopName="VITIS_LOOP_125_3"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Pipeline directive for loop 'VITIS_LOOP_125_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25" LoopName="VITIS_LOOP_125_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12" LoopName="w1_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13" LoopName="w1_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_146_6' (../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:146:20) in function 'conv3' completely with a factor of 13">
        <args Factor="13" LoopLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:146:20" LoopName="VITIS_LOOP_146_6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0" msg_body="Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6) in function 'norm2' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6" LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0" msg_body="Pipeline directive for loop 'L17' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6) in function 'norm2' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:126:6" LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0" msg_body="Unrolling loop 'L14' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6) in function 'norm2' completely with a factor of 4">
        <args Factor="4" LoopLoc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6" LoopName="L14"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0" msg_body="Pipeline directive for loop 'L14' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6) in function 'norm2' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:113:6" LoopName="L14"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0" msg_body="Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6) in function 'norm2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6" LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0" msg_body="Pipeline directive for loop 'L11' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6) in function 'norm2' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:98:6" LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0" msg_body="Unrolling loop 'L7' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7) in function 'norm2' completely with a factor of 4">
        <args Factor="4" LoopLoc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7" LoopName="L7"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0" msg_body="Pipeline directive for loop 'L7' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7) in function 'norm2' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:80:7" LoopName="L7"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0" msg_body="Unrolling loop 'L4' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7) in function 'norm2' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7" LoopName="L4"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0" msg_body="Pipeline directive for loop 'L4' (../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7) in function 'norm2' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:65:7" LoopName="L4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:111:6) in function 'pool2' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:111:6" LoopName="L15"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:120:6) in function 'pool2' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:120:6" LoopName="L16"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:123:6) in function 'pool2' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:123:6" LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:132:6) in function 'pool2' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:132:6" LoopName="L18"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:134:6) in function 'pool2' completely with a factor of 1">
        <args Factor="1" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:134:6" LoopName="L19"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:141:6) in function 'pool2' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:141:6" LoopName="L20"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:143:6) in function 'pool2' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:143:6" LoopName="L21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:78:5) in function 'pool2' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:78:5" LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:86:6) in function 'pool2' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:86:6" LoopName="L10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:88:6) in function 'pool2' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:88:6" LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:98:6) in function 'pool2' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:98:6" LoopName="L12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:100:6) in function 'pool2' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:100:6" LoopName="L13"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'VITIS_LOOP_152_2' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:152:22) in function 'pool2' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:152:22" LoopName="VITIS_LOOP_152_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:26:0" msg_body="Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:154:27) in function 'pool2' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:154:27" LoopName="VITIS_LOOP_154_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'S22' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:6) in function 'conv2' completely with a factor of 31">
        <args Factor="31" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:181:6" LoopName="S22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'F22' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:6) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:188:6" LoopName="F22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'w2_2' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:8) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:198:8" LoopName="w2_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'w2_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:199:13" LoopName="w2_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_205_8' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:24) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:205:24" LoopName="VITIS_LOOP_205_8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_206_9' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:206:25" LoopName="VITIS_LOOP_206_9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_211_10' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:28) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:211:28" LoopName="VITIS_LOOP_211_10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_212_11' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:212:29" LoopName="VITIS_LOOP_212_11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_223_12' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:21) in function 'conv2' completely with a factor of 27">
        <args Factor="27" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:223:21" LoopName="VITIS_LOOP_223_12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'S12' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:6) in function 'conv2' completely with a factor of 31">
        <args Factor="31" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:95:6" LoopName="S12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'F12' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:6) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:101:6" LoopName="F12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'w1_2' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:8) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:112:8" LoopName="w1_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'w1_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:113:13" LoopName="w1_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_118_2' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:24) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:118:24" LoopName="VITIS_LOOP_118_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_119_3' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:119:25" LoopName="VITIS_LOOP_119_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_124_4' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:24) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:124:24" LoopName="VITIS_LOOP_124_4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_125_5' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25) in function 'conv2' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:125:25" LoopName="VITIS_LOOP_125_5"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:35:0" msg_body="Unrolling loop 'VITIS_LOOP_138_6' (../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:20) in function 'conv2' completely with a factor of 27">
        <args Factor="27" LoopLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:138:20" LoopName="VITIS_LOOP_138_6"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0" msg_body="Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:6) in function 'norm1' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:6" LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0" msg_body="Pipeline directive for loop 'L17' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:6) in function 'norm1' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:127:6" LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0" msg_body="Unrolling loop 'L14' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:6) in function 'norm1' completely with a factor of 4">
        <args Factor="4" LoopLoc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:6" LoopName="L14"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0" msg_body="Pipeline directive for loop 'L14' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:6) in function 'norm1' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:114:6" LoopName="L14"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0" msg_body="Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:6) in function 'norm1' completely with a factor of 5">
        <args Factor="5" LoopLoc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:6" LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0" msg_body="Pipeline directive for loop 'L11' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:6) in function 'norm1' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:99:6" LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0" msg_body="Unrolling loop 'L7' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:7) in function 'norm1' completely with a factor of 4">
        <args Factor="4" LoopLoc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:7" LoopName="L7"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0" msg_body="Pipeline directive for loop 'L7' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:7) in function 'norm1' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:81:7" LoopName="L7"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0" msg_body="Unrolling loop 'L4' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:7) in function 'norm1' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:7" LoopName="L4"/>
    </msg>
    <msg msg_groups="PRAGMA_PIPELINE" msg_id="214-189" msg_severity="WARNING" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0" msg_body="Pipeline directive for loop 'L4' (../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:7) in function 'norm1' has been removed because the loop is unrolled completely">
        <args LoopLoc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:66:7" LoopName="L4"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:111:6) in function 'pool1' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:111:6" LoopName="L15"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:120:6) in function 'pool1' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:120:6" LoopName="L16"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:123:6) in function 'pool1' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:123:6" LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:132:6) in function 'pool1' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:132:6" LoopName="L18"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:134:6) in function 'pool1' completely with a factor of 1">
        <args Factor="1" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:134:6" LoopName="L19"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:141:6) in function 'pool1' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:141:6" LoopName="L20"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:143:6) in function 'pool1' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:143:6" LoopName="L21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:78:5) in function 'pool1' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:78:5" LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:86:6) in function 'pool1' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:86:6" LoopName="L10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:88:6) in function 'pool1' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:88:6" LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:98:6) in function 'pool1' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:98:6" LoopName="L12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:100:6) in function 'pool1' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:100:6" LoopName="L13"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'VITIS_LOOP_152_2' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:152:22) in function 'pool1' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:152:22" LoopName="VITIS_LOOP_152_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:26:0" msg_body="Unrolling loop 'VITIS_LOOP_154_3' (../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:154:27) in function 'pool1' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:154:27" LoopName="VITIS_LOOP_154_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L14' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:155:6) in function 'conv1' completely with a factor of 7">
        <args Factor="7" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:155:6" LoopName="L14"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L15' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6) in function 'conv1' completely with a factor of 4">
        <args Factor="4" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:157:6" LoopName="L15"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L16' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:164:6) in function 'conv1' completely with a factor of 4">
        <args Factor="4" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:164:6" LoopName="L16"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L17' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:167:6) in function 'conv1' completely with a factor of 4">
        <args Factor="4" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:167:6" LoopName="L17"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L18' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:176:6) in function 'conv1' completely with a factor of 11">
        <args Factor="11" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:176:6" LoopName="L18"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L19' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6) in function 'conv1' completely with a factor of 7">
        <args Factor="7" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:178:6" LoopName="L19"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L20' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:185:6) in function 'conv1' completely with a factor of 11">
        <args Factor="11" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:185:6" LoopName="L20"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L21' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6) in function 'conv1' completely with a factor of 4">
        <args Factor="4" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:187:6" LoopName="L21"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L8' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:116:5) in function 'conv1' completely with a factor of 11">
        <args Factor="11" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:116:5" LoopName="L8"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L9' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5) in function 'conv1' completely with a factor of 7">
        <args Factor="7" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:119:5" LoopName="L9"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L10' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:127:6) in function 'conv1' completely with a factor of 11">
        <args Factor="11" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:127:6" LoopName="L10"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L11' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7) in function 'conv1' completely with a factor of 4">
        <args Factor="4" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:131:7" LoopName="L11"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L12' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:139:6) in function 'conv1' completely with a factor of 11">
        <args Factor="11" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:139:6" LoopName="L12"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L13' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6) in function 'conv1' completely with a factor of 11">
        <args Factor="11" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:141:6" LoopName="L13"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'VITIS_LOOP_205_1' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:205:25) in function 'conv1' completely with a factor of 3">
        <args Factor="3" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:205:25" LoopName="VITIS_LOOP_205_1"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L29' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6) in function 'conv1' completely with a factor of 2">
        <args Factor="2" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:245:6" LoopName="L29"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L28' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6) in function 'conv1' completely with a factor of 4">
        <args Factor="4" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:239:6" LoopName="L28"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L27' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6) in function 'conv1' completely with a factor of 8">
        <args Factor="8" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:234:6" LoopName="L27"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L26' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6) in function 'conv1' completely with a factor of 16">
        <args Factor="16" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:228:6" LoopName="L26"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L25' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223:6) in function 'conv1' completely with a factor of 31">
        <args Factor="31" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:223:6" LoopName="L25"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L24' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:217:6) in function 'conv1' completely with a factor of 61">
        <args Factor="61" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:217:6" LoopName="L24"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L22' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:208:11) in function 'conv1' completely with a factor of 11">
        <args Factor="11" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:208:11" LoopName="L22"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:24:0" msg_body="Unrolling loop 'L23' (../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11) in function 'conv1' completely with a factor of 11">
        <args Factor="11" LoopLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:210:11" LoopName="L23"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0" msg_body="Inlining function 'fp_struct&lt;float&gt;::fp_struct(float)' into 'int generic_isinf&lt;float&gt;(float)'">
        <args Callee="fp_struct&lt;float&gt;::fp_struct(float)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h Line 283 Column 0" Caller="int generic_isinf&lt;float&gt;(float)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h Line 16 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0" msg_body="Inlining function 'fp_struct&lt;float&gt;::fp_struct(float)' into 'int generic_isnan&lt;float&gt;(float)'">
        <args Callee="fp_struct&lt;float&gt;::fp_struct(float)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h Line 283 Column 0" Caller="int generic_isnan&lt;float&gt;(float)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h Line 16 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0" msg_body="Inlining function 'fp_struct&lt;float&gt;::data() const (.62.72.82.115)' into 'fp_struct&lt;float&gt;::to_float() const (.59.69.79.112)'">
        <args Callee="fp_struct&lt;float&gt;::data() const (.62.72.82.115)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h Line 309 Column 0" Caller="fp_struct&lt;float&gt;::to_float() const (.59.69.79.112)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h Line 322 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0" msg_body="Inlining function 'fp_struct&lt;float&gt;::to_float() const (.59.69.79.112)' into 'fp_struct&lt;float&gt;::to_ieee() const'">
        <args Callee="fp_struct&lt;float&gt;::to_float() const (.59.69.79.112)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h Line 322 Column 0" Caller="fp_struct&lt;float&gt;::to_ieee() const" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h Line 346 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0" msg_body="Inlining function 'void pow_reduce::log_range_reduce&lt;ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, 4, 39, 41&gt;(ap_ufixed&lt;39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)' into 'ap_ufixed&lt;39, -17, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;float&gt;::log_range_reduction&lt;39&gt;(ap_ufixed&lt;39, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)'">
        <args Callee="void pow_reduce::log_range_reduce&lt;ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4, 4, 39, 41&gt;(ap_ufixed&lt;39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 31 Column 0" Caller="ap_ufixed&lt;39, -17, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;float&gt;::log_range_reduction&lt;39&gt;(ap_ufixed&lt;39, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 130 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0" msg_body="Inlining function 'void pow_reduce::log_range_reduce&lt;ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 7, 6, 41, 44&gt;(ap_ufixed&lt;41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)' into 'ap_ufixed&lt;39, -17, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;float&gt;::log_range_reduction&lt;39&gt;(ap_ufixed&lt;39, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)'">
        <args Callee="void pow_reduce::log_range_reduce&lt;ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 7, 6, 41, 44&gt;(ap_ufixed&lt;41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 31 Column 0" Caller="ap_ufixed&lt;39, -17, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;float&gt;::log_range_reduction&lt;39&gt;(ap_ufixed&lt;39, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 130 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:130:0" msg_body="Inlining function 'void pow_reduce::log_range_reduce&lt;ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 12, 6, 44, 39&gt;(ap_ufixed&lt;44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)' into 'ap_ufixed&lt;39, -17, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;float&gt;::log_range_reduction&lt;39&gt;(ap_ufixed&lt;39, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)'">
        <args Callee="void pow_reduce::log_range_reduce&lt;ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 12, 6, 44, 39&gt;(ap_ufixed&lt;44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_ufixed&lt;39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 31 Column 0" Caller="ap_ufixed&lt;39, -17, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;float&gt;::log_range_reduction&lt;39&gt;(ap_ufixed&lt;39, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 130 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0" msg_body="Inlining function 'fp_struct&lt;float&gt;::fp_struct(float)' into 'float pow_reduce::pow_generic&lt;float&gt;(float, float)'">
        <args Callee="fp_struct&lt;float&gt;::fp_struct(float)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h Line 283 Column 0" Caller="float pow_reduce::pow_generic&lt;float&gt;(float, float)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 292 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0" msg_body="Inlining function 'fp_struct&lt;float&gt;::expv() const' into 'float pow_reduce::pow_generic&lt;float&gt;(float, float)'">
        <args Callee="fp_struct&lt;float&gt;::expv() const" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h Line 316 Column 0" Caller="float pow_reduce::pow_generic&lt;float&gt;(float, float)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 292 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0" msg_body="Inlining function 'int generic_isinf&lt;float&gt;(float)' into 'float pow_reduce::pow_generic&lt;float&gt;(float, float)'">
        <args Callee="int generic_isinf&lt;float&gt;(float)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h Line 16 Column 0" Caller="float pow_reduce::pow_generic&lt;float&gt;(float, float)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 292 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0" msg_body="Inlining function 'int generic_isnan&lt;float&gt;(float)' into 'float pow_reduce::pow_generic&lt;float&gt;(float, float)'">
        <args Callee="int generic_isnan&lt;float&gt;(float)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h Line 16 Column 0" Caller="float pow_reduce::pow_generic&lt;float&gt;(float, float)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 292 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0" msg_body="Inlining function 'ap_ufixed&lt;39, -17, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;float&gt;::log_range_reduction&lt;39&gt;(ap_ufixed&lt;39, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)' into 'float pow_reduce::pow_generic&lt;float&gt;(float, float)'">
        <args Callee="ap_ufixed&lt;39, -17, (ap_q_mode)5, (ap_o_mode)3, 0&gt; pow_reduce::pow_traits&lt;float&gt;::log_range_reduction&lt;39&gt;(ap_ufixed&lt;39, -4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 130 Column 0" Caller="float pow_reduce::pow_generic&lt;float&gt;(float, float)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 292 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:292:0" msg_body="Inlining function 'pow_reduce::pow_traits&lt;float&gt;::exp_Z1P_m_1(ap_ufixed&lt;18, -9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)' into 'float pow_reduce::pow_generic&lt;float&gt;(float, float)'">
        <args Callee="pow_reduce::pow_traits&lt;float&gt;::exp_Z1P_m_1(ap_ufixed&lt;18, -9, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 156 Column 0" Caller="float pow_reduce::pow_generic&lt;float&gt;(float, float)" Caller-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h Line 292 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:34:0" msg_body="Inlining function 'powf' into 'norm1(float*, float*)'">
        <args Callee="powf" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp Line 7 Column 0" Caller="norm1(float*, float*)" Caller-DebugLoc="File ../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp Line 34 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:33:0" msg_body="Inlining function 'powf' into 'norm2(float*, float*)'">
        <args Callee="powf" Callee-DebugLoc="File /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp Line 7 Column 0" Caller="norm2(float*, float*)" Caller-DebugLoc="File ../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp Line 33 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="NN.cpp:44:0" msg_body="Inlining function 'pad1(float*, float*, int)' into 'NN(float*, float*, float*, float*, float*, float*)'">
        <args Callee="pad1(float*, float*, int)" Callee-DebugLoc="File ../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp Line 33 Column 0" Caller="NN(float*, float*, float*, float*, float*, float*)" Caller-DebugLoc="File NN.cpp Line 44 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="NN.cpp:44:0" msg_body="Inlining function 'pad2(float*, float*)' into 'NN(float*, float*, float*, float*, float*, float*)'">
        <args Callee="pad2(float*, float*)" Callee-DebugLoc="File ../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp Line 20 Column 0" Caller="NN(float*, float*, float*, float*, float*, float*)" Caller-DebugLoc="File NN.cpp Line 44 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="NN.cpp:44:0" msg_body="Inlining function 'pad3(float*, float*)' into 'NN(float*, float*, float*, float*, float*, float*)'">
        <args Callee="pad3(float*, float*)" Callee-DebugLoc="File ../AlexNet-FPGA-implementation/Pad3/src/pad3.cpp Line 33 Column 0" Caller="NN(float*, float*, float*, float*, float*, float*)" Caller-DebugLoc="File NN.cpp Line 44 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_INLINE" msg_id="214-178" msg_severity="INFO" msg_loc="NN.cpp:44:0" msg_body="Inlining function 'pad4(float*, float*)' into 'NN(float*, float*, float*, float*, float*, float*)'">
        <args Callee="pad4(float*, float*)" Callee-DebugLoc="File ../AlexNet-FPGA-implementation/Pad4/src/pad4.cpp Line 33 Column 0" Caller="NN(float*, float*, float*, float*, float*, float*)" Caller-DebugLoc="File NN.cpp Line 44 Column 0"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:35:0" msg_body="Applying array_partition to '_ZZ5conv1PfS_E12filter_local': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4.">
        <args Dim="islist 1 2 3 4" Mode="islist Complete Complete Complete Complete" UOName="_ZZ5conv1PfS_E12filter_local"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:47:12" msg_body="Applying array_partition to 'window_3D': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3.">
        <args Dim="islist 1 2 3" Mode="islist Complete Complete Complete" UOName="window_3D"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="Applying array_partition to 'line_buffer_3D': Complete partitioning on dimension 2.">
        <args Dim="2" Mode="Complete" UOName="line_buffer_3D"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:60:12" msg_body="Applying array_partition to 'lm': Complete partitioning on dimension 1. Complete partitioning on dimension 2.">
        <args Dim="islist 1 2" Mode="islist Complete Complete" UOName="lm"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:63:11" msg_body="Applying array_partition to 'sum': Complete partitioning on dimension 1. Complete partitioning on dimension 2.">
        <args Dim="islist 1 2" Mode="islist Complete Complete" UOName="sum"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:65:11" msg_body="Applying array_partition to 'sum2': Complete partitioning on dimension 1. Complete partitioning on dimension 2.">
        <args Dim="islist 1 2" Mode="islist Complete Complete" UOName="sum2"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:42:11" msg_body="Applying array_partition to 'line_buffer_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2.">
        <args Dim="islist 1 2" Mode="islist Complete Complete" UOName="line_buffer_2D"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp:43:11" msg_body="Applying array_partition to 'inp_image': Complete partitioning on dimension 1.">
        <args Dim="1" Mode="Complete" UOName="inp_image"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:50:11" msg_body="Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 155 on dimension 1.">
        <args Dim="1" Factor="155" Mode="Cyclic" UOName="inp_image_local"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:52:11" msg_body="Applying array_partition to 'inp_img_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2.">
        <args Dim="islist 1 2" Mode="islist Complete Complete" UOName="inp_img_2D"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:54:11" msg_body="Applying array_partition to 'filter_local': Cyclic partitioning with factor 25 on dimension 1.">
        <args Dim="1" Factor="25" Mode="Cyclic" UOName="filter_local"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:56:11" msg_body="Applying array_partition to 'filter_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2.">
        <args Dim="islist 1 2" Mode="islist Complete Complete" UOName="filter_2D"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:60:11" msg_body="Applying array_partition to 'conv_out': Cyclic partitioning with factor 27 on dimension 1.">
        <args Dim="1" Factor="27" Mode="Cyclic" UOName="conv_out"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:42:11" msg_body="Applying array_partition to 'line_buffer_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2.">
        <args Dim="islist 1 2" Mode="islist Complete Complete" UOName="line_buffer_2D"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42:11" msg_body="Applying array_partition to 'inp_image': Complete partitioning on dimension 1.">
        <args Dim="1" Mode="Complete" UOName="inp_image"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50:11" msg_body="Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1.">
        <args Dim="1" Factor="25" Mode="Cyclic" UOName="inp_image_local"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56:11" msg_body="Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1.">
        <args Dim="1" Factor="9" Mode="Cyclic" UOName="filter_local"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:68:11" msg_body="Applying array_partition to 'conv_out': Complete partitioning on dimension 1.">
        <args Dim="1" Mode="Complete" UOName="conv_out"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:50:11" msg_body="Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1.">
        <args Dim="1" Factor="25" Mode="Cyclic" UOName="inp_image_local"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:54:11" msg_body="Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1.">
        <args Dim="1" Factor="9" Mode="Cyclic" UOName="filter_local"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:62:11" msg_body="Applying array_partition to 'conv_out': Complete partitioning on dimension 1.">
        <args Dim="1" Mode="Complete" UOName="conv_out"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:50:11" msg_body="Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1.">
        <args Dim="1" Factor="25" Mode="Cyclic" UOName="inp_image_local"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:54:11" msg_body="Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1.">
        <args Dim="1" Factor="9" Mode="Cyclic" UOName="filter_local"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:60:11" msg_body="Applying array_partition to 'conv_out': Complete partitioning on dimension 1.">
        <args Dim="1" Mode="Complete" UOName="conv_out"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:42:11" msg_body="Applying array_partition to 'line_buffer_2D': Complete partitioning on dimension 1. Complete partitioning on dimension 2.">
        <args Dim="islist 1 2" Mode="islist Complete Complete" UOName="line_buffer_2D"/>
    </msg>
    <msg msg_groups="AUTOMATION PRAGMA_MISC" msg_id="214-449" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="Automatically partitioning array 'line_buffer_3D' dimension 1 completely based on constant index.">
        <args Dim="1" Value="line_buffer_3D"/>
    </msg>
    <msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="214-335" msg_severity="INFO" msg_loc="NN.cpp:46:14" msg_body="array_partition dim=1 type=cyclic factor=5 variable=Conv1_out_img 1 NN NN.cpp:46:14 ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:73:9Conv1_out_img">
        <args PragmaFunction="NN" PragmaIsAuto="1" PragmaOptions="dim=1 type=cyclic factor=5 variable=Conv1_out_img" PragmaSrcLoc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:73:9" PragmaSrcLoc-DebugLoc="File ../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp Line 73 Column 9" PragmaType="array_partition" VarName="Conv1_out_img" varLoc="NN.cpp:46:14"/>
    </msg>
    <msg msg_groups="AUTOMATION PRAGMA_MISC" msg_id="214-270" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Pool1/src/pool1.cpp:73:9" msg_body="Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'Conv1_out_img' due to pipeline pragma">
        <args Dim="1" Factor="5" Mode="cyclic" Name="Conv1_out_img" PragmaType="array_partition"/>
    </msg>
    <msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="214-335" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="array_partition dim=1 type=complete  variable=line_buffer_3D_0 1 conv1 ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11 line_buffer_3D_0">
        <args PragmaFunction="conv1" PragmaIsAuto="1" PragmaOptions="dim=1 type=complete  variable=line_buffer_3D_0" PragmaType="array_partition" VarName="line_buffer_3D_0" varLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11"/>
    </msg>
    <msg msg_groups="AUTOMATION PRAGMA_MISC" msg_id="214-270" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_0' due to pipeline pragma">
        <args Dim="1" Mode="complete" Name="line_buffer_3D_0" PragmaType="array_partition"/>
    </msg>
    <msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="214-335" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="array_partition dim=1 type=complete  variable=line_buffer_3D_1 1 conv1 ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11 line_buffer_3D_1">
        <args PragmaFunction="conv1" PragmaIsAuto="1" PragmaOptions="dim=1 type=complete  variable=line_buffer_3D_1" PragmaType="array_partition" VarName="line_buffer_3D_1" varLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11"/>
    </msg>
    <msg msg_groups="AUTOMATION PRAGMA_MISC" msg_id="214-270" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_1' due to pipeline pragma">
        <args Dim="1" Mode="complete" Name="line_buffer_3D_1" PragmaType="array_partition"/>
    </msg>
    <msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="214-335" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="array_partition dim=1 type=complete  variable=line_buffer_3D_2 1 conv1 ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11 line_buffer_3D_2">
        <args PragmaFunction="conv1" PragmaIsAuto="1" PragmaOptions="dim=1 type=complete  variable=line_buffer_3D_2" PragmaType="array_partition" VarName="line_buffer_3D_2" varLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11"/>
    </msg>
    <msg msg_groups="AUTOMATION PRAGMA_MISC" msg_id="214-270" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_2' due to pipeline pragma">
        <args Dim="1" Mode="complete" Name="line_buffer_3D_2" PragmaType="array_partition"/>
    </msg>
    <msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="214-335" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="array_partition dim=1 type=complete  variable=line_buffer_3D_3 1 conv1 ../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11 line_buffer_3D_3">
        <args PragmaFunction="conv1" PragmaIsAuto="1" PragmaOptions="dim=1 type=complete  variable=line_buffer_3D_3" PragmaType="array_partition" VarName="line_buffer_3D_3" varLoc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11"/>
    </msg>
    <msg msg_groups="AUTOMATION PRAGMA_MISC" msg_id="214-270" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="Inferring pragma 'array_partition type=complete dim=1' for array 'line_buffer_3D_3' due to pipeline pragma">
        <args Dim="1" Mode="complete" Name="line_buffer_3D_3" PragmaType="array_partition"/>
    </msg>
    <msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="214-335" msg_severity="INFO" msg_loc="NN.cpp:59:14" msg_body="array_partition dim=1 type=cyclic factor=27 variable=Conv2_out_img 1 NN NN.cpp:59:14 ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137:9Conv2_out_img">
        <args PragmaFunction="NN" PragmaIsAuto="1" PragmaOptions="dim=1 type=cyclic factor=27 variable=Conv2_out_img" PragmaSrcLoc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137:9" PragmaSrcLoc-DebugLoc="File ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp Line 137 Column 9" PragmaType="array_partition" VarName="Conv2_out_img" varLoc="NN.cpp:59:14"/>
    </msg>
    <msg msg_groups="AUTOMATION PRAGMA_MISC" msg_id="214-270" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137:9" msg_body="Inferring pragma 'array_partition type=cyclic factor=27 dim=1' for array 'Conv2_out_img' due to pipeline pragma">
        <args Dim="1" Factor="27" Mode="cyclic" Name="Conv2_out_img" PragmaType="array_partition"/>
    </msg>
    <msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="214-335" msg_severity="INFO" msg_loc="NN.cpp:78:14" msg_body="array_partition dim=1 type=cyclic factor=13 variable=Conv3_out_img 1 NN NN.cpp:78:14 ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145:9Conv3_out_img">
        <args PragmaFunction="NN" PragmaIsAuto="1" PragmaOptions="dim=1 type=cyclic factor=13 variable=Conv3_out_img" PragmaSrcLoc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145:9" PragmaSrcLoc-DebugLoc="File ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp Line 145 Column 9" PragmaType="array_partition" VarName="Conv3_out_img" varLoc="NN.cpp:78:14"/>
    </msg>
    <msg msg_groups="AUTOMATION PRAGMA_MISC" msg_id="214-270" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145:9" msg_body="Inferring pragma 'array_partition type=cyclic factor=13 dim=1' for array 'Conv3_out_img' due to pipeline pragma">
        <args Dim="1" Factor="13" Mode="cyclic" Name="Conv3_out_img" PragmaType="array_partition"/>
    </msg>
    <msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="214-335" msg_severity="INFO" msg_loc="NN.cpp:89:14" msg_body="array_partition dim=1 type=cyclic factor=13 variable=Conv4_out_img 1 NN NN.cpp:89:14 ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:137:9Conv4_out_img">
        <args PragmaFunction="NN" PragmaIsAuto="1" PragmaOptions="dim=1 type=cyclic factor=13 variable=Conv4_out_img" PragmaSrcLoc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:137:9" PragmaSrcLoc-DebugLoc="File ../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp Line 137 Column 9" PragmaType="array_partition" VarName="Conv4_out_img" varLoc="NN.cpp:89:14"/>
    </msg>
    <msg msg_groups="AUTOMATION PRAGMA_MISC" msg_id="214-270" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp:137:9" msg_body="Inferring pragma 'array_partition type=cyclic factor=13 dim=1' for array 'Conv4_out_img' due to pipeline pragma">
        <args Dim="1" Factor="13" Mode="cyclic" Name="Conv4_out_img" PragmaType="array_partition"/>
    </msg>
    <msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="214-335" msg_severity="INFO" msg_loc="NN.cpp:98:14" msg_body="array_partition dim=1 type=cyclic factor=13 variable=Conv5_out_img 1 NN NN.cpp:98:14 ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136:9Conv5_out_img">
        <args PragmaFunction="NN" PragmaIsAuto="1" PragmaOptions="dim=1 type=cyclic factor=13 variable=Conv5_out_img" PragmaSrcLoc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136:9" PragmaSrcLoc-DebugLoc="File ../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp Line 136 Column 9" PragmaType="array_partition" VarName="Conv5_out_img" varLoc="NN.cpp:98:14"/>
    </msg>
    <msg msg_groups="AUTOMATION PRAGMA_MISC" msg_id="214-270" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:136:9" msg_body="Inferring pragma 'array_partition type=cyclic factor=13 dim=1' for array 'Conv5_out_img' due to pipeline pragma">
        <args Dim="1" Factor="13" Mode="cyclic" Name="Conv5_out_img" PragmaType="array_partition"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="Applying array_partition to 'line_buffer_3D_0': Complete partitioning on dimension 1.">
        <args Dim="1" Mode="Complete" UOName="line_buffer_3D_0"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="Applying array_partition to 'line_buffer_3D_1': Complete partitioning on dimension 1.">
        <args Dim="1" Mode="Complete" UOName="line_buffer_3D_1"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="Applying array_partition to 'line_buffer_3D_2': Complete partitioning on dimension 1.">
        <args Dim="1" Mode="Complete" UOName="line_buffer_3D_2"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:53:11" msg_body="Applying array_partition to 'line_buffer_3D_3': Complete partitioning on dimension 1.">
        <args Dim="1" Mode="Complete" UOName="line_buffer_3D_3"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="NN.cpp:46:14" msg_body="Applying array_partition to 'Conv1_out_img': Cyclic partitioning with factor 5 on dimension 1.">
        <args Dim="1" Factor="5" Mode="Cyclic" UOName="Conv1_out_img"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="NN.cpp:59:14" msg_body="Applying array_partition to 'Conv2_out_img': Cyclic partitioning with factor 27 on dimension 1.">
        <args Dim="1" Factor="27" Mode="Cyclic" UOName="Conv2_out_img"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="NN.cpp:78:14" msg_body="Applying array_partition to 'Conv3_out_img': Cyclic partitioning with factor 13 on dimension 1.">
        <args Dim="1" Factor="13" Mode="Cyclic" UOName="Conv3_out_img"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="NN.cpp:89:14" msg_body="Applying array_partition to 'Conv4_out_img': Cyclic partitioning with factor 13 on dimension 1.">
        <args Dim="1" Factor="13" Mode="Cyclic" UOName="Conv4_out_img"/>
    </msg>
    <msg msg_groups="PRAGMA_MISC" msg_id="214-248" msg_severity="INFO" msg_loc="NN.cpp:98:14" msg_body="Applying array_partition to 'Conv5_out_img': Cyclic partitioning with factor 13 on dimension 1.">
        <args Dim="1" Factor="13" Mode="Cyclic" UOName="Conv5_out_img"/>
    </msg>
</xilinx:hls_fe_msgs>

