//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0

.visible .entry Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0(
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_0,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_1,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_2,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_3,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_4,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_5,
	.param .u64 Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_6
)
{
	.reg .pred 	%p<21>;
	.reg .f32 	%f<11>;
	.reg .b32 	%r<139>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd5, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_0];
	ld.param.u64 	%rd8, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_1];
	ld.param.u64 	%rd9, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_2];
	ld.param.u64 	%rd10, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_3];
	ld.param.u64 	%rd11, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_4];
	ld.param.u64 	%rd6, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_5];
	ld.param.u64 	%rd7, [Fused_BroadcastTo_inplace_assign_builder_BroadcastTo_inplace_assign_builder_B_more_parallel_12410578939807658641_kernel0_param_6];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd9;
	cvta.to.global.u64 	%rd3, %rd10;
	cvta.to.global.u64 	%rd4, %rd11;
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 1331;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_30;
	bra.uni 	BB0_1;

BB0_30:
	mad.lo.s32 	%r137, %r1, 10149, %r2;
	cvta.to.global.u64 	%rd34, %rd5;
	mul.wide.s32 	%rd35, %r137, 4;
	add.s64 	%rd36, %rd34, %rd35;
	mov.u32 	%r138, 0;
	st.global.u32 	[%rd36], %r138;
	st.global.u32 	[%rd36+2388], %r138;
	st.global.u32 	[%rd36+4776], %r138;
	st.global.u32 	[%rd36+7164], %r138;
	st.global.u32 	[%rd36+9552], %r138;
	st.global.u32 	[%rd36+11940], %r138;
	st.global.u32 	[%rd36+14328], %r138;
	st.global.u32 	[%rd36+16716], %r138;
	st.global.u32 	[%rd36+19104], %r138;
	st.global.u32 	[%rd36+21492], %r138;
	st.global.u32 	[%rd36+23880], %r138;
	st.global.u32 	[%rd36+26268], %r138;
	st.global.u32 	[%rd36+28656], %r138;
	st.global.u32 	[%rd36+31044], %r138;
	st.global.u32 	[%rd36+33432], %r138;
	st.global.u32 	[%rd36+35820], %r138;
	st.global.u32 	[%rd36+38208], %r138;
	bra.uni 	BB0_31;

BB0_1:
	setp.lt.s32	%p2, %r1, 2426;
	@%p2 bra 	BB0_25;
	bra.uni 	BB0_2;

BB0_25:
	setp.gt.s32	%p18, %r2, 203;
	@%p18 bra 	BB0_31;

	setp.lt.s32	%p19, %r1, 2425;
	@%p19 bra 	BB0_29;
	bra.uni 	BB0_27;

BB0_29:
	add.s32 	%r120, %r1, -1331;
	mul.hi.s32 	%r121, %r120, -278486463;
	add.s32 	%r122, %r121, %r120;
	shr.u32 	%r123, %r122, 31;
	shr.s32 	%r124, %r122, 10;
	add.s32 	%r125, %r124, %r123;
	mul.lo.s32 	%r126, %r125, 1095;
	sub.s32 	%r127, %r120, %r126;
	mul.hi.s32 	%r128, %r2, -1600085855;
	add.s32 	%r129, %r128, %r2;
	shr.u32 	%r130, %r129, 31;
	shr.s32 	%r131, %r129, 7;
	add.s32 	%r132, %r131, %r130;
	mul.lo.s32 	%r133, %r132, 204;
	sub.s32 	%r134, %r2, %r133;
	shl.b32 	%r135, %r134, 2;
	mad.lo.s32 	%r136, %r127, 816, %r135;
	mul.wide.s32 	%rd32, %r136, 4;
	add.s64 	%rd33, %rd1, %rd32;
	mov.f32 	%f10, 0f00000000;
	st.global.v4.f32 	[%rd33], {%f10, %f10, %f10, %f10};
	bra.uni 	BB0_31;

BB0_2:
	setp.lt.s32	%p3, %r1, 3521;
	@%p3 bra 	BB0_20;
	bra.uni 	BB0_3;

BB0_20:
	setp.gt.s32	%p15, %r2, 203;
	@%p15 bra 	BB0_31;

	setp.lt.s32	%p16, %r1, 3520;
	@%p16 bra 	BB0_24;
	bra.uni 	BB0_22;

BB0_24:
	add.s32 	%r94, %r1, -2426;
	mul.hi.s32 	%r95, %r94, -278486463;
	add.s32 	%r96, %r95, %r94;
	shr.u32 	%r97, %r96, 31;
	shr.s32 	%r98, %r96, 10;
	add.s32 	%r99, %r98, %r97;
	mul.lo.s32 	%r100, %r99, 1095;
	sub.s32 	%r101, %r94, %r100;
	mul.hi.s32 	%r102, %r2, -1600085855;
	add.s32 	%r103, %r102, %r2;
	shr.u32 	%r104, %r103, 31;
	shr.s32 	%r105, %r103, 7;
	add.s32 	%r106, %r105, %r104;
	mul.lo.s32 	%r107, %r106, 204;
	sub.s32 	%r108, %r2, %r107;
	shl.b32 	%r109, %r108, 2;
	mad.lo.s32 	%r110, %r101, 816, %r109;
	mul.wide.s32 	%rd28, %r110, 4;
	add.s64 	%rd29, %rd2, %rd28;
	mov.f32 	%f8, 0f00000000;
	st.global.v4.f32 	[%rd29], {%f8, %f8, %f8, %f8};
	bra.uni 	BB0_31;

BB0_3:
	setp.lt.s32	%p4, %r1, 4616;
	@%p4 bra 	BB0_15;
	bra.uni 	BB0_4;

BB0_15:
	setp.gt.s32	%p12, %r2, 203;
	@%p12 bra 	BB0_31;

	setp.lt.s32	%p13, %r1, 4615;
	@%p13 bra 	BB0_19;
	bra.uni 	BB0_17;

BB0_19:
	add.s32 	%r68, %r1, -3521;
	mul.hi.s32 	%r69, %r68, -278486463;
	add.s32 	%r70, %r69, %r68;
	shr.u32 	%r71, %r70, 31;
	shr.s32 	%r72, %r70, 10;
	add.s32 	%r73, %r72, %r71;
	mul.lo.s32 	%r74, %r73, 1095;
	sub.s32 	%r75, %r68, %r74;
	mul.hi.s32 	%r76, %r2, -1600085855;
	add.s32 	%r77, %r76, %r2;
	shr.u32 	%r78, %r77, 31;
	shr.s32 	%r79, %r77, 7;
	add.s32 	%r80, %r79, %r78;
	mul.lo.s32 	%r81, %r80, 204;
	sub.s32 	%r82, %r2, %r81;
	shl.b32 	%r83, %r82, 2;
	mad.lo.s32 	%r84, %r75, 816, %r83;
	mul.wide.s32 	%rd24, %r84, 4;
	add.s64 	%rd25, %rd3, %rd24;
	mov.f32 	%f6, 0f00000000;
	st.global.v4.f32 	[%rd25], {%f6, %f6, %f6, %f6};
	bra.uni 	BB0_31;

BB0_27:
	setp.gt.s32	%p20, %r2, 101;
	@%p20 bra 	BB0_31;

	mul.hi.s32 	%r111, %r2, -1600085855;
	add.s32 	%r112, %r111, %r2;
	shr.u32 	%r113, %r112, 31;
	shr.s32 	%r114, %r112, 7;
	add.s32 	%r115, %r114, %r113;
	mul.lo.s32 	%r116, %r115, 204;
	sub.s32 	%r117, %r2, %r116;
	shl.b32 	%r118, %r117, 2;
	add.s32 	%r119, %r118, 892704;
	mul.wide.s32 	%rd30, %r119, 4;
	add.s64 	%rd31, %rd1, %rd30;
	mov.f32 	%f9, 0f00000000;
	st.global.v4.f32 	[%rd31], {%f9, %f9, %f9, %f9};
	bra.uni 	BB0_31;

BB0_4:
	setp.lt.s32	%p5, %r1, 5711;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_5;

BB0_10:
	setp.gt.s32	%p9, %r2, 203;
	@%p9 bra 	BB0_31;

	setp.lt.s32	%p10, %r1, 5710;
	@%p10 bra 	BB0_14;
	bra.uni 	BB0_12;

BB0_14:
	add.s32 	%r42, %r1, -4616;
	mul.hi.s32 	%r43, %r42, -278486463;
	add.s32 	%r44, %r43, %r42;
	shr.u32 	%r45, %r44, 31;
	shr.s32 	%r46, %r44, 10;
	add.s32 	%r47, %r46, %r45;
	mul.lo.s32 	%r48, %r47, 1095;
	sub.s32 	%r49, %r42, %r48;
	mul.hi.s32 	%r50, %r2, -1600085855;
	add.s32 	%r51, %r50, %r2;
	shr.u32 	%r52, %r51, 31;
	shr.s32 	%r53, %r51, 7;
	add.s32 	%r54, %r53, %r52;
	mul.lo.s32 	%r55, %r54, 204;
	sub.s32 	%r56, %r2, %r55;
	shl.b32 	%r57, %r56, 2;
	mad.lo.s32 	%r58, %r49, 816, %r57;
	mul.wide.s32 	%rd20, %r58, 4;
	add.s64 	%rd21, %rd4, %rd20;
	mov.f32 	%f4, 0f00000000;
	st.global.v4.f32 	[%rd21], {%f4, %f4, %f4, %f4};
	bra.uni 	BB0_31;

BB0_22:
	setp.gt.s32	%p17, %r2, 101;
	@%p17 bra 	BB0_31;

	mul.hi.s32 	%r85, %r2, -1600085855;
	add.s32 	%r86, %r85, %r2;
	shr.u32 	%r87, %r86, 31;
	shr.s32 	%r88, %r86, 7;
	add.s32 	%r89, %r88, %r87;
	mul.lo.s32 	%r90, %r89, 204;
	sub.s32 	%r91, %r2, %r90;
	shl.b32 	%r92, %r91, 2;
	add.s32 	%r93, %r92, 892704;
	mul.wide.s32 	%rd26, %r93, 4;
	add.s64 	%rd27, %rd2, %rd26;
	mov.f32 	%f7, 0f00000000;
	st.global.v4.f32 	[%rd27], {%f7, %f7, %f7, %f7};
	bra.uni 	BB0_31;

BB0_5:
	setp.lt.s32	%p6, %r1, 5723;
	@%p6 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_8:
	setp.gt.s32	%p8, %r2, 255;
	@%p8 bra 	BB0_31;

	add.s32 	%r18, %r1, -5711;
	mul.hi.s32 	%r19, %r18, 715827883;
	shr.u32 	%r20, %r19, 31;
	shr.u32 	%r21, %r19, 1;
	add.s32 	%r22, %r21, %r20;
	mul.lo.s32 	%r23, %r22, 12;
	sub.s32 	%r24, %r18, %r23;
	shl.b32 	%r25, %r24, 10;
	shr.s32 	%r26, %r2, 31;
	shr.u32 	%r27, %r26, 24;
	add.s32 	%r28, %r2, %r27;
	and.b32  	%r29, %r28, 1073741568;
	sub.s32 	%r30, %r2, %r29;
	shl.b32 	%r31, %r30, 2;
	add.s32 	%r32, %r31, %r25;
	cvta.to.global.u64 	%rd15, %rd6;
	mul.wide.s32 	%rd16, %r32, 4;
	add.s64 	%rd17, %rd15, %rd16;
	mov.f32 	%f2, 0f00000000;
	st.global.v4.f32 	[%rd17], {%f2, %f2, %f2, %f2};
	bra.uni 	BB0_31;

BB0_17:
	setp.gt.s32	%p14, %r2, 101;
	@%p14 bra 	BB0_31;

	mul.hi.s32 	%r59, %r2, -1600085855;
	add.s32 	%r60, %r59, %r2;
	shr.u32 	%r61, %r60, 31;
	shr.s32 	%r62, %r60, 7;
	add.s32 	%r63, %r62, %r61;
	mul.lo.s32 	%r64, %r63, 204;
	sub.s32 	%r65, %r2, %r64;
	shl.b32 	%r66, %r65, 2;
	add.s32 	%r67, %r66, 892704;
	mul.wide.s32 	%rd22, %r67, 4;
	add.s64 	%rd23, %rd3, %rd22;
	mov.f32 	%f5, 0f00000000;
	st.global.v4.f32 	[%rd23], {%f5, %f5, %f5, %f5};
	bra.uni 	BB0_31;

BB0_6:
	setp.gt.s32	%p7, %r2, 255;
	@%p7 bra 	BB0_31;

	add.s32 	%r3, %r1, -5723;
	mul.hi.s32 	%r4, %r3, 715827883;
	shr.u32 	%r5, %r4, 31;
	shr.u32 	%r6, %r4, 1;
	add.s32 	%r7, %r6, %r5;
	mul.lo.s32 	%r8, %r7, 12;
	sub.s32 	%r9, %r3, %r8;
	shl.b32 	%r10, %r9, 10;
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 24;
	add.s32 	%r13, %r2, %r12;
	and.b32  	%r14, %r13, 1073741568;
	sub.s32 	%r15, %r2, %r14;
	shl.b32 	%r16, %r15, 2;
	add.s32 	%r17, %r16, %r10;
	cvta.to.global.u64 	%rd12, %rd7;
	mul.wide.s32 	%rd13, %r17, 4;
	add.s64 	%rd14, %rd12, %rd13;
	mov.f32 	%f1, 0f00000000;
	st.global.v4.f32 	[%rd14], {%f1, %f1, %f1, %f1};
	bra.uni 	BB0_31;

BB0_12:
	setp.gt.s32	%p11, %r2, 101;
	@%p11 bra 	BB0_31;

	mul.hi.s32 	%r33, %r2, -1600085855;
	add.s32 	%r34, %r33, %r2;
	shr.u32 	%r35, %r34, 31;
	shr.s32 	%r36, %r34, 7;
	add.s32 	%r37, %r36, %r35;
	mul.lo.s32 	%r38, %r37, 204;
	sub.s32 	%r39, %r2, %r38;
	shl.b32 	%r40, %r39, 2;
	add.s32 	%r41, %r40, 892704;
	mul.wide.s32 	%rd18, %r41, 4;
	add.s64 	%rd19, %rd4, %rd18;
	mov.f32 	%f3, 0f00000000;
	st.global.v4.f32 	[%rd19], {%f3, %f3, %f3, %f3};

BB0_31:
	ret;
}


