,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_64_32_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/Y_ADDRESS_IN<4:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/WRITE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/READ_L_1,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/DVLP_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/PRE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/SA_EN_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<48>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<56>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_64_32_8:1,WRITE_1_7,< -2.31,-3.118,"< (-0.7 * VAR(""VDDW""))",,pass,-3.179,-3.011,< -2.31,-3.15,< -2.31,-3.123,< -2.31,-3.011,< -2.31,-3.179
THESIS:TB_TOP_64_32_8:1,WRITE_1_6,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.554,2.626,> 2.31,2.616,> 2.31,2.579,> 2.31,2.554,> 2.31,2.626
THESIS:TB_TOP_64_32_8:1,WRITE_1_5,< -2.31,-3.117,"< (-0.7 * VAR(""VDDW""))",,pass,-3.179,-3.002,< -2.31,-3.15,< -2.31,-3.122,< -2.31,-3.002,< -2.31,-3.179
THESIS:TB_TOP_64_32_8:1,WRITE_1_4,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.554,2.626,> 2.31,2.617,> 2.31,2.579,> 2.31,2.554,> 2.31,2.626
THESIS:TB_TOP_64_32_8:1,WRITE_1_3,< -2.31,-3.117,"< (-0.7 * VAR(""VDDW""))",,pass,-3.18,-3.003,< -2.31,-3.151,< -2.31,-3.122,< -2.31,-3.003,< -2.31,-3.18
THESIS:TB_TOP_64_32_8:1,WRITE_1_2,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.554,2.627,> 2.31,2.617,> 2.31,2.579,> 2.31,2.554,> 2.31,2.627
THESIS:TB_TOP_64_32_8:1,WRITE_1_1,< -2.31,-3.119,"< (-0.7 * VAR(""VDDW""))",,pass,-3.182,-3.005,< -2.31,-3.152,< -2.31,-3.124,< -2.31,-3.005,< -2.31,-3.182
THESIS:TB_TOP_64_32_8:1,WRITE_1_0,> 2.31,2.601,"> (0.7 * VAR(""VDDW""))",,pass,2.555,2.628,> 2.31,2.617,> 2.31,2.579,> 2.31,2.555,> 2.31,2.628
THESIS:TB_TOP_64_32_8:1,WRITE_2_7,> 2.31,2.601,"> (0.7 * VAR(""VDDW""))",,pass,2.556,2.627,> 2.31,2.617,> 2.31,2.578,> 2.31,2.556,> 2.31,2.627
THESIS:TB_TOP_64_32_8:1,WRITE_2_6,< -2.31,-3.123,"< (-0.7 * VAR(""VDDW""))",,pass,-3.18,-3.004,< -2.31,-3.154,< -2.31,-3.124,< -2.31,-3.004,< -2.31,-3.18
THESIS:TB_TOP_64_32_8:1,WRITE_2_5,> 2.31,2.602,"> (0.7 * VAR(""VDDW""))",,pass,2.553,2.628,> 2.31,2.618,> 2.31,2.579,> 2.31,2.553,> 2.31,2.628
THESIS:TB_TOP_64_32_8:1,WRITE_2_4,< -2.31,-3.123,"< (-0.7 * VAR(""VDDW""))",,pass,-3.181,-3.003,< -2.31,-3.154,< -2.31,-3.125,< -2.31,-3.003,< -2.31,-3.181
THESIS:TB_TOP_64_32_8:1,WRITE_2_3,> 2.31,2.603,"> (0.7 * VAR(""VDDW""))",,pass,2.554,2.628,> 2.31,2.618,> 2.31,2.579,> 2.31,2.554,> 2.31,2.628
THESIS:TB_TOP_64_32_8:1,WRITE_2_2,< -2.31,-3.125,"< (-0.7 * VAR(""VDDW""))",,pass,-3.183,-3.004,< -2.31,-3.156,< -2.31,-3.126,< -2.31,-3.004,< -2.31,-3.183
THESIS:TB_TOP_64_32_8:1,WRITE_2_1,> 2.31,2.603,"> (0.7 * VAR(""VDDW""))",,pass,2.555,2.629,> 2.31,2.619,> 2.31,2.58,> 2.31,2.555,> 2.31,2.629
THESIS:TB_TOP_64_32_8:1,WRITE_2_0,< -2.31,-3.127,"< (-0.7 * VAR(""VDDW""))",,pass,-3.184,-3.016,< -2.31,-3.156,< -2.31,-3.131,< -2.31,-3.016,< -2.31,-3.184
THESIS:TB_TOP_64_32_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_1,,1.799,< 0.3,,fail,-75.74e-6,1.799,,1.799,,-75.74e-6,,-710.7e-9,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_3,,1.799,< 0.3,,fail,-69.04e-6,1.799,,-3.589e-6,,-5.63e-6,,-69.04e-6,,30.2e-9
THESIS:TB_TOP_64_32_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_5,,1.799,< 0.3,,fail,-15.6e-6,1.799,,28.91e-6,,-15.6e-6,,994.6e-9,,1.138e-6
THESIS:TB_TOP_64_32_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_7,,1.799,< 0.3,,fail,-8.417e-6,1.799,,328.3e-9,,-8.417e-6,,3.726e-6,,-1.142e-6
THESIS:TB_TOP_64_32_8:1,READ_2_0,,49.3e-6,< 0.3,,pass,-1.32e-6,49.3e-6,,16.36e-6,,-1.32e-6,,626.6e-9,,2.216e-6
THESIS:TB_TOP_64_32_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_2,,55.61e-6,< 0.3,,fail,-5.132e-6,1.799,,6.172e-6,,395.2e-9,,-5.132e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_4,,1.704e-6,< 0.3,,fail,-1.465e-6,1.799,,32.94e-6,,-1.465e-6,,44.52e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_6,,6.332e-6,< 0.3,,fail,-8.649e-6,1.799,,1.799,,-8.649e-6,,-7.303e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1,,15,,,,5,15,,7,,5,,5,,7
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/SA_EN_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/PRE_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/DVLP_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/READ_L_1"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/WRITE_L"")",,,,,,,,,,,,,,,

