# MIPS32_pipelined_processor
This Verilog program implements a pipelined MIPS32 processor with the following key features:  Two-phase Clock. Instruction Set: Supports basic arithmetic, logical, memory load/store, and branch instructions. Five Stages: IF (Instruction Fetch), ID (Instruction Decode), EX (Execution), MEM (Memory Access), and WB (Write-Back). 
