/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_8.H $       */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#include "proc_scomt.H"

#ifndef __p10_scom_proc_8_H_
#define __p10_scom_proc_8_H_


namespace scomt
{
namespace proc
{


static const uint64_t INT_CQ_NVC_BAR = 0x0201080dull;

static const uint32_t INT_CQ_NVC_BAR_VALID = 0;
static const uint32_t INT_CQ_NVC_BAR_PAGE_SIZE_64K = 1;
static const uint32_t INT_CQ_NVC_BAR_ADDR_8_39 = 8;
static const uint32_t INT_CQ_NVC_BAR_ADDR_8_39_LEN = 32;
static const uint32_t INT_CQ_NVC_BAR_SET_DIV_SEL_0_2 = 56;
static const uint32_t INT_CQ_NVC_BAR_SET_DIV_SEL_0_2_LEN = 3;
static const uint32_t INT_CQ_NVC_BAR_RANGE_0_4 = 59;
static const uint32_t INT_CQ_NVC_BAR_RANGE_0_4_LEN = 5;
// proc/reg00035.H

static const uint64_t INT_CQ_PMC_3 = 0x0201082bull;

static const uint32_t INT_CQ_PMC_3_INT_CQ_PMC_3_COUNT_0_47 = 16;
static const uint32_t INT_CQ_PMC_3_INT_CQ_PMC_3_COUNT_0_47_LEN = 48;
// proc/reg00035.H

static const uint64_t INT_CQ_TTT_3 = 0x02010807ull;

static const uint32_t INT_CQ_TTT_3_VALID_0_7 = 0;
static const uint32_t INT_CQ_TTT_3_VALID_0_7_LEN = 8;
static const uint32_t INT_CQ_TTT_3_ENTRY_0_3 = 8;
static const uint32_t INT_CQ_TTT_3_ENTRY_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_3_ENTRY_1_0_3 = 12;
static const uint32_t INT_CQ_TTT_3_ENTRY_1_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_3_ENTRY_2_0_3 = 16;
static const uint32_t INT_CQ_TTT_3_ENTRY_2_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_3_ENTRY_3_0 = 20;
static const uint32_t INT_CQ_TTT_3_ENTRY_3_0_LEN = 4;
static const uint32_t INT_CQ_TTT_3_ENTRY_4_0_3 = 24;
static const uint32_t INT_CQ_TTT_3_ENTRY_4_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_3_ENTRY_5_0_3 = 28;
static const uint32_t INT_CQ_TTT_3_ENTRY_5_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_3_ENTRY_6_0_3 = 32;
static const uint32_t INT_CQ_TTT_3_ENTRY_6_0_3_LEN = 4;
static const uint32_t INT_CQ_TTT_3_ENTRY_7_0_3 = 36;
static const uint32_t INT_CQ_TTT_3_ENTRY_7_0_3_LEN = 4;
// proc/reg00035.H

static const uint64_t INT_PC_NXC_REGS_INFO_ERR = 0x02010ad6ull;

static const uint32_t INT_PC_NXC_REGS_INFO_ERR_INT_PC_NXC_INFO_ERR_ERROR = 0;
static const uint32_t INT_PC_NXC_REGS_INFO_ERR_INT_PC_NXC_INFO_ERR_ERROR_LEN = 64;
// proc/reg00035.H

static const uint64_t INT_PC_NXC_REGS_WATCH0_DATA3 = 0x02010aa7ull;
// proc/reg00035.H

static const uint64_t INT_PC_NXC_REGS_WATCH1_SPEC = 0x02010aa8ull;
// proc/reg00035.H

static const uint64_t INT_PC_REGS_AIB_RX_CRD_DAT = 0x02010a12ull;

static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_RESERVED_0_1 = 0;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_RESERVED_0_1_LEN = 2;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_PC_AIB_CQ_CH0_MAX_DAT_CRD = 2;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_PC_AIB_CQ_CH0_MAX_DAT_CRD_LEN = 6;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_RESERVED_8_9 = 8;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_RESERVED_8_9_LEN = 2;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_PC_AIB_CQ_CH2_MAX_DAT_CRD = 10;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_PC_AIB_CQ_CH2_MAX_DAT_CRD_LEN = 6;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_RESERVED_16_17 = 16;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_RESERVED_16_17_LEN = 2;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_PC_AIB_CQ_CH3_MAX_DAT_CRD = 18;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_PC_AIB_CQ_CH3_MAX_DAT_CRD_LEN = 6;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_RESERVED_24_25 = 24;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_RESERVED_24_25_LEN = 2;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_PC_AIB_CQ_CH6_MAX_DAT_CRD = 26;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_PC_AIB_CQ_CH6_MAX_DAT_CRD_LEN = 6;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_RESERVED_32_33 = 32;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_RESERVED_32_33_LEN = 2;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_PC_AIB_VC_CH6_MAX_DAT_CRD = 34;
static const uint32_t INT_PC_REGS_AIB_RX_CRD_DAT_PC_AIB_VC_CH6_MAX_DAT_CRD_LEN = 6;
// proc/reg00035.H

static const uint64_t INT_PC_REGS_ERR0_WOF_DETAIL = 0x02010ac3ull;

static const uint32_t INT_PC_REGS_ERR0_WOF_DETAIL_INT_PC_ERR0_WOF_DETAIL = 0;
static const uint32_t INT_PC_REGS_ERR0_WOF_DETAIL_INT_PC_ERR0_WOF_DETAIL_LEN = 64;
// proc/reg00035.H

static const uint64_t INT_PC_REGS_TCTXT_DEBUG_ADDR = 0x02010b2cull;

static const uint32_t INT_PC_REGS_TCTXT_DEBUG_ADDR_DBG_AUTO_INC = 0;
static const uint32_t INT_PC_REGS_TCTXT_DEBUG_ADDR_RESERVED_1_4 = 1;
static const uint32_t INT_PC_REGS_TCTXT_DEBUG_ADDR_RESERVED_1_4_LEN = 4;
static const uint32_t INT_PC_REGS_TCTXT_DEBUG_ADDR_DBG_DW = 5;
static const uint32_t INT_PC_REGS_TCTXT_DEBUG_ADDR_DBG_DW_LEN = 3;
static const uint32_t INT_PC_REGS_TCTXT_DEBUG_ADDR_DBG_THRDID = 8;
static const uint32_t INT_PC_REGS_TCTXT_DEBUG_ADDR_DBG_THRDID_LEN = 8;
// proc/reg00035.H

static const uint64_t INT_VC_EASC_DBG = 0x02010974ull;

static const uint32_t INT_VC_EASC_DBG_RESERVED_24_31 = 24;
static const uint32_t INT_VC_EASC_DBG_RESERVED_24_31_LEN = 8;
static const uint32_t INT_VC_EASC_DBG_WAY_DISABLE = 32;
static const uint32_t INT_VC_EASC_DBG_WAY_DISABLE_LEN = 6;
static const uint32_t INT_VC_EASC_DBG_DIS_TAG_ECC_CORRECTION = 38;
static const uint32_t INT_VC_EASC_DBG_DIS_TAG_ECC_CORRECTION_LEN = 6;
static const uint32_t INT_VC_EASC_DBG_DIS_STATE_ECC_CORRECTION = 44;
static const uint32_t INT_VC_EASC_DBG_DIS_DATA_ECC_CORRECTION = 45;
static const uint32_t INT_VC_EASC_DBG_DIS_DATA_ECC_CORRECTION_LEN = 3;
static const uint32_t INT_VC_EASC_DBG_DIS_CTRL_ECC_CORRECTION = 48;
static const uint32_t INT_VC_EASC_DBG_FORCE_SINGLE_BIT_ECC_ERR = 49;
static const uint32_t INT_VC_EASC_DBG_FORCE_DOUBLE_BIT_ECC_ERR = 50;
static const uint32_t INT_VC_EASC_DBG_ECC_ERR_INJ_ARRAY_SEL = 51;
static const uint32_t INT_VC_EASC_DBG_ECC_ERR_INJ_ARRAY_SEL_LEN = 6;
static const uint32_t INT_VC_EASC_DBG_TRACE_ENABLE = 57;
static const uint32_t INT_VC_EASC_DBG_MAX_DMA_READ = 58;
static const uint32_t INT_VC_EASC_DBG_MAX_DMA_READ_LEN = 6;
// proc/reg00035.H

static const uint64_t INT_VC_EASC_HASH_2 = 0x0201096aull;

static const uint32_t INT_VC_EASC_HASH_2_8 = 0;
static const uint32_t INT_VC_EASC_HASH_2_8_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_2_9 = 8;
static const uint32_t INT_VC_EASC_HASH_2_9_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_2_10 = 16;
static const uint32_t INT_VC_EASC_HASH_2_10_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_2_11 = 24;
static const uint32_t INT_VC_EASC_HASH_2_11_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_2_12 = 32;
static const uint32_t INT_VC_EASC_HASH_2_12_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_2_13 = 40;
static const uint32_t INT_VC_EASC_HASH_2_13_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_2_14 = 48;
static const uint32_t INT_VC_EASC_HASH_2_14_LEN = 8;
static const uint32_t INT_VC_EASC_HASH_2_15 = 56;
static const uint32_t INT_VC_EASC_HASH_2_15_LEN = 8;
// proc/reg00035.H

static const uint64_t INT_VC_EASC_PERF_EVENT_SEL_3 = 0x0201097aull;

static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_3_PROC_UPDATE = 0;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_3_PROC_UPDATE_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_3_CNT_EAS_FETCH = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_3_CNT_EAS_FETCH_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_3_CNT_EAS_FETCH_REPLAY = 8;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_3_CNT_EAS_FETCH_REPLAY_LEN = 4;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_3_CNT_MASK = 12;
static const uint32_t INT_VC_EASC_PERF_EVENT_SEL_3_CNT_MASK_LEN = 4;
// proc/reg00035.H

static const uint64_t INT_VC_ENDC_PERF_EVENT_SEL_3 = 0x0201099aull;

static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_END_FETCH = 0;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_END_FETCH_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_EQPOST = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_EQPOST_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_RESUME_INT = 8;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_RESUME_INT_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_EBB_INT = 12;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_EBB_INT_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_VP_INT = 16;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_VP_INT_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_LS_INT = 20;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_LS_INT_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_BROADCAST = 24;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_BROADCAST_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_INT_ESB_RESET = 28;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_INT_ESB_RESET_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_EQ_FORWARDING = 32;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_EQ_FORWARDING_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_REMOTE_ESCALATE = 36;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_REMOTE_ESCALATE_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_REMOTE_FW_FORWARD = 40;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_REMOTE_FW_FORWARD_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_LOCAL_ESCALATE = 44;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_LOCAL_ESCALATE_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_LOCAL_FW_FORWARD = 48;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_LOCAL_FW_FORWARD_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_LOCAL_NXC_LD = 52;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_LOCAL_NXC_LD_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_REMOTE_NXC_LD = 56;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_REMOTE_NXC_LD_LEN = 4;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_LOCAL_NXC_TEND = 60;
static const uint32_t INT_VC_ENDC_PERF_EVENT_SEL_3_LOCAL_NXC_TEND_LEN = 4;
// proc/reg00035.H

static const uint64_t INT_VC_ENDC_WATCH3_DATA1 = 0x020109bdull;
// proc/reg00035.H

static const uint64_t INT_VC_QUEUES_CFG_REM_4 = 0x0201091bull;

static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_DISABLE = 0;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_DROP_EQ_INJECT_FROM_CORE = 1;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_PREFETCH_DISTANCE = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_PREFETCH_DISTANCE_LEN = 6;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_8_10 = 8;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_8_10_LEN = 3;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_MAX_CRD_TO_CQ = 11;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_MAX_CRD_TO_CQ_LEN = 5;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_16_18 = 16;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_16_18_LEN = 3;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_MAX_CRD_TO_PC = 19;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_MAX_CRD_TO_PC_LEN = 5;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_MAX_NB_OUTSTANDING_DEM = 24;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_MAX_NB_OUTSTANDING_DEM_LEN = 4;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_MIN_NB_OUTSTANDING_DEM = 28;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_MIN_NB_OUTSTANDING_DEM_LEN = 4;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_32_33 = 32;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_32_33_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_FULL = 34;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_IRQ_IDLE = 35;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_36_37 = 36;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_36_37_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_ERQ_ENABLE_MEMORY_BACKING = 38;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_ERQ_FULL_WRITEBACK_ENABLE = 39;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_40_41 = 40;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_40_41_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_ERQ_MEM_SIZE = 42;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_ERQ_MEM_SIZE_LEN = 6;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_48_49 = 48;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_RESERVED_48_49_LEN = 2;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_ERQ_FULL = 50;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_ERQ_IDLE = 51;
static const uint32_t INT_VC_QUEUES_CFG_REM_4_ERQ_CFG_UPD_PND = 52;
// proc/reg00035.H

static const uint64_t INT_VC_QUEUES_PERF_EVENT_SEL_7 = 0x0201092dull;

static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_FROM_AIB = 0;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_FROM_AIB_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_IRQ_TO_IQA = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_IRQ_TO_IQA_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_IQA_TO_DPS = 8;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_IQA_TO_DPS_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_IQA_TO_IQS = 12;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_IQA_TO_IQS_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_IQS_TO_EQA = 16;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_IQS_TO_EQA_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_EQA_TO_ERQ = 20;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_EQA_TO_ERQ_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_EQA_TO_ATX = 24;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_EQA_TO_ATX_LEN = 4;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_EQA_TO_ENDC = 28;
static const uint32_t INT_VC_QUEUES_PERF_EVENT_SEL_7_EQA_TO_ENDC_LEN = 4;
// proc/reg00035.H

static const uint64_t MCD_BANK0_CHA = 0x0301080dull;

static const uint32_t MCD_BANK0_CHA_VALID = 0;
static const uint32_t MCD_BANK0_CHA_CPG = 1;
static const uint32_t MCD_BANK0_CHA_GRP_MBR_ID = 2;
static const uint32_t MCD_BANK0_CHA_ALWAYS_RTY = 3;
static const uint32_t MCD_BANK0_CHA_SMF_ENABLE = 6;
static const uint32_t MCD_BANK0_CHA_GRP_SIZE = 11;
static const uint32_t MCD_BANK0_CHA_GRP_SIZE_LEN = 19;
static const uint32_t MCD_BANK0_CHA_GRP_BASE = 33;
static const uint32_t MCD_BANK0_CHA_GRP_BASE_LEN = 31;
// proc/reg00035.H

static const uint64_t MCD_BANK0_TOP = 0x0301080aull;

static const uint32_t MCD_BANK0_TOP_VALID = 0;
static const uint32_t MCD_BANK0_TOP_CPG = 1;
static const uint32_t MCD_BANK0_TOP_GRP_MBR_ID = 2;
static const uint32_t MCD_BANK0_TOP_ALWAYS_RTY = 3;
static const uint32_t MCD_BANK0_TOP_SMF_ENABLE = 6;
static const uint32_t MCD_BANK0_TOP_GRP_SIZE = 11;
static const uint32_t MCD_BANK0_TOP_GRP_SIZE_LEN = 19;
static const uint32_t MCD_BANK0_TOP_GRP_BASE = 33;
static const uint32_t MCD_BANK0_TOP_GRP_BASE_LEN = 31;
// proc/reg00035.H

static const uint64_t NX_CH4_GZIP_ERRRPT_HOLD_REG = 0x02011152ull;

static const uint32_t NX_CH4_GZIP_ERRRPT_HOLD_REG_GZIP_ERRRPT_HOLD = 0;
static const uint32_t NX_CH4_GZIP_ERRRPT_HOLD_REG_GZIP_ERRRPT_HOLD_LEN = 12;
// proc/reg00035.H

static const uint64_t NX_DBG_DEBUGMUX_CTRL = 0x0201110aull;

static const uint32_t NX_DBG_DEBUGMUX_CTRL_NX_DEBUGMUX_CTRL_BITS = 47;
static const uint32_t NX_DBG_DEBUGMUX_CTRL_NX_DEBUGMUX_CTRL_BITS_LEN = 14;
// proc/reg00035.H

static const uint64_t NX_DMA_SU_PERFMON_CONTROL_0 = 0x02011054ull;

static const uint32_t NX_DMA_SU_PERFMON_CONTROL_0_LPID = 0;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_0_LPID_LEN = 12;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_0_LPID_MASK = 12;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_0_LPID_MASK_LEN = 12;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_0_PID = 24;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_0_PID_LEN = 20;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_0_PID_MASK = 44;
static const uint32_t NX_DMA_SU_PERFMON_CONTROL_0_PID_MASK_LEN = 20;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM10_MAILBOX_30_REG = 0x10011836ull;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM10_MAILBOX_31_REG = 0x10011837ull;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM10_PSAVE01_MISC_CFG = 0x10011815ull;

static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_HALF_LUC = 0;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_HALF_LUC_LEN = 8;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_HALF_HUC = 8;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_HALF_HUC_LEN = 8;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_HALF_LUT = 16;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_HALF_LUT_LEN = 5;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_HALF_HUT = 21;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_HALF_HUT_LEN = 5;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_HALF_SPARE = 26;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_HALF_SPARE_LEN = 2;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_QTR_LUC = 28;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_QTR_LUC_LEN = 8;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_QTR_HUC = 36;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_QTR_HUC_LEN = 8;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_QTR_LUT = 44;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_QTR_LUT_LEN = 5;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_QTR_HUT = 49;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_QTR_HUT_LEN = 5;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_QTR_SPARE = 54;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_QTR_SPARE_LEN = 2;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_WSIZE = 56;
static const uint32_t PB_PTLSCOM10_PSAVE01_MISC_CFG_WSIZE_LEN = 3;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM10_PTL_FIR_ACTION0_REG = 0x10011806ull;

static const uint32_t PB_PTLSCOM10_PTL_FIR_ACTION0_REG_PB_PTL_FIR_ACTION0 = 0;
static const uint32_t PB_PTLSCOM10_PTL_FIR_ACTION0_REG_PB_PTL_FIR_ACTION0_LEN = 40;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM10_PTL_FIR_ACTION1_REG = 0x10011807ull;

static const uint32_t PB_PTLSCOM10_PTL_FIR_ACTION1_REG_PB_PTL_FIR_ACTION1 = 0;
static const uint32_t PB_PTLSCOM10_PTL_FIR_ACTION1_REG_PB_PTL_FIR_ACTION1_LEN = 40;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM23_FM0123_ERR = 0x11011827ull;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM23_MAILBOX_DATA_REG = 0x1101182full;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM23_TL_LINK_SYN_01_REG = 0x11011812ull;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM45_CNPM_PMU_PRESCALER = 0x12011820ull;

static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C0 = 0;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C0_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C1 = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C1_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C2 = 4;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C2_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C3 = 6;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP0_C3_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C0 = 8;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C0_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C1 = 10;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C1_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C2 = 12;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C2_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C3 = 14;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP1_C3_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C0 = 16;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C0_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C1 = 18;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C1_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C2 = 20;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C2_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C3 = 22;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP2_C3_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C0 = 24;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C0_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C1 = 26;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C1_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C2 = 28;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C2_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C3 = 30;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_CNPM_PRESCALER_GRP3_C3_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C0 = 32;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C0_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C1 = 34;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C1_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C2 = 36;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C2_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C3 = 38;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP0_C3_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C0 = 40;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C0_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C1 = 42;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C1_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C2 = 44;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C2_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C3 = 46;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP1_C3_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C0 = 48;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C0_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C1 = 50;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C1_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C2 = 52;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C2_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C3 = 54;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP2_C3_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C0 = 56;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C0_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C1 = 58;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C1_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C2 = 60;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C2_LEN = 2;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C3 = 62;
static const uint32_t PB_PTLSCOM45_CNPM_PMU_PRESCALER_TLPM_PRESCALER_GRP3_C3_LEN = 2;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM45_MAILBOX_20_REG = 0x12011834ull;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM45_MAILBOX_21_REG = 0x12011835ull;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM45_PMU3_TLPM_COUNTER = 0x1201181eull;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM45_PSAVE23_MODE_CFG = 0x12011816ull;

static const uint32_t PB_PTLSCOM45_PSAVE23_MODE_CFG_MODE = 0;
static const uint32_t PB_PTLSCOM45_PSAVE23_MODE_CFG_MODE_LEN = 2;
static const uint32_t PB_PTLSCOM45_PSAVE23_MODE_CFG_WIDTH = 2;
static const uint32_t PB_PTLSCOM45_PSAVE23_MODE_CFG_WIDTH_LEN = 3;
static const uint32_t PB_PTLSCOM45_PSAVE23_MODE_CFG_SPARE = 5;
static const uint32_t PB_PTLSCOM45_PSAVE23_MODE_CFG_SPARE_LEN = 3;
static const uint32_t PB_PTLSCOM45_PSAVE23_MODE_CFG_MIN_RAND_UC = 8;
static const uint32_t PB_PTLSCOM45_PSAVE23_MODE_CFG_MIN_RAND_UC_LEN = 8;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM67_DOB01_DIB01_INT_ERR_REG = 0x13011828ull;
// proc/reg00035.H

static const uint64_t PB_PTLSCOM67_PMU0_CNPM_COUNTER = 0x13011821ull;
// proc/reg00035.H

static const uint64_t PB_BRIDGE_HCA_FIR_ACTION1 = 0x03011d47ull;

static const uint32_t PB_BRIDGE_HCA_FIR_ACTION1_FIR_ACTION1_BITS = 0;
static const uint32_t PB_BRIDGE_HCA_FIR_ACTION1_FIR_ACTION1_BITS_LEN = 28;
// proc/reg00035.H

static const uint64_t PB_BRIDGE_HCA_MONITOR_0_COUNTER_REG = 0x03011d4full;

static const uint32_t PB_BRIDGE_HCA_MONITOR_0_COUNTER_REG_MONITOR_0_COUNTER = 13;
static const uint32_t PB_BRIDGE_HCA_MONITOR_0_COUNTER_REG_MONITOR_0_COUNTER_LEN = 30;
// proc/reg00035.H

static const uint64_t PB_BRIDGE_HCA_STATUS_REG = 0x03011d4cull;

static const uint32_t PB_BRIDGE_HCA_STATUS_REG_RCMD_BUSY = 0;
static const uint32_t PB_BRIDGE_HCA_STATUS_REG_RCMD_BUSY_LEN = 2;
static const uint32_t PB_BRIDGE_HCA_STATUS_REG_DECAY_PENDING = 2;
static const uint32_t PB_BRIDGE_HCA_STATUS_REG_DECAY_PENDING_LEN = 2;
static const uint32_t PB_BRIDGE_HCA_STATUS_REG_PBI_BUSY = 4;
static const uint32_t PB_BRIDGE_HCA_STATUS_REG_INVALIDATE_BUSY = 8;
static const uint32_t PB_BRIDGE_HCA_STATUS_REG_INVALIDATE_BUSY_LEN = 2;
// proc/reg00035.H

static const uint64_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX = 0x03011cc9ull;

static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL0 = 0;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL0_LEN = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL1 = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL1_LEN = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL2 = 8;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL2_LEN = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL3 = 12;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL3_LEN = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL4 = 16;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL4_LEN = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL5 = 20;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_RGRPSEL5_LEN = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_CGRPSEL0 = 24;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_CGRPSEL0_LEN = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_CGRPSEL1 = 28;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_CGRPSEL1_LEN = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_CGRPSEL2 = 32;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_FLEX_CGRPSEL2_LEN = 4;
// proc/reg00035.H

static const uint64_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE = 0x03011cc0ull;

static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_HTM_ENABLE = 0;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_CONTENT_SEL = 1;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_CONTENT_SEL_LEN = 2;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_SPARE3 = 3;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_CAPTURE = 4;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_CAPTURE_LEN = 9;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_WRAP = 13;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_DIS_TSTAMP = 14;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_SINGLE_TSTAMP = 15;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_SPARE16 = 16;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_MARKERS_ONLY = 17;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_DIS_FORCE_GROUP_SCOPE = 18;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_SYNC_STAMP_FORCE = 19;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_SYNC_STAMP_FORCE_LEN = 3;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_WRITETOIO = 22;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_SPARE23 = 23;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_VGTARGET = 24;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_VGTARGET_LEN = 16;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_SPARE4043 = 40;
static const uint32_t PB_BRIDGE_NHTM_NHTM1_SC_HTM_MODE_SPARE4043_LEN = 4;
// proc/reg00035.H

static const uint64_t PSI_MAC_SCOM_REGS_TX_MODE = 0x03012c31ull;

static const uint32_t PSI_MAC_SCOM_REGS_TX_MODE_PC_TEST_MODE = 0;
static const uint32_t PSI_MAC_SCOM_REGS_TX_MODE_MAIN_EN_ENC = 4;
static const uint32_t PSI_MAC_SCOM_REGS_TX_MODE_MAIN_EN_ENC_LEN = 4;
static const uint32_t PSI_MAC_SCOM_REGS_TX_MODE_PC_EN_ENC = 12;
static const uint32_t PSI_MAC_SCOM_REGS_TX_MODE_PC_EN_ENC_LEN = 4;
static const uint32_t PSI_MAC_SCOM_REGS_TX_MODE_SLEWCTL = 16;
static const uint32_t PSI_MAC_SCOM_REGS_TX_MODE_SLEWCTL_LEN = 4;
static const uint32_t PSI_MAC_SCOM_REGS_TX_MODE_PVTNL_ENC = 24;
static const uint32_t PSI_MAC_SCOM_REGS_TX_MODE_PVTNL_ENC_LEN = 2;
static const uint32_t PSI_MAC_SCOM_REGS_TX_MODE_PVTPL_ENC = 28;
static const uint32_t PSI_MAC_SCOM_REGS_TX_MODE_PVTPL_ENC_LEN = 2;
// proc/reg00035.H

static const uint64_t TP_TCN0_N0_CLOCK_STAT_SL = 0x02030008ull;

static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_PERV_SL = 4;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT1_SL = 5;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT2_SL = 6;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT3_SL = 7;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT4_SL = 8;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT5_SL = 9;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT6_SL = 10;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT7_SL = 11;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT8_SL = 12;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT9_SL = 13;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT10_SL = 14;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT11_SL = 15;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT12_SL = 16;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT13_SL = 17;
static const uint32_t TP_TCN0_N0_CLOCK_STAT_SL_UNIT14_SL = 18;
// proc/reg00035.H

static const uint64_t TP_TCN0_N0_CPLT_CTRL3_RW = 0x02000003ull;
static const uint64_t TP_TCN0_N0_CPLT_CTRL3_WO_CLEAR = 0x02000023ull;
static const uint64_t TP_TCN0_N0_CPLT_CTRL3_WO_OR = 0x02000013ull;

static const uint32_t TP_TCN0_N0_CPLT_CTRL3_0_PSCOM_EN = 4;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_1_PSCOM_EN = 5;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_2_PSCOM_EN = 6;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_3_PSCOM_EN = 7;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_4_PSCOM_EN = 8;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_5_PSCOM_EN = 9;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_6_PSCOM_EN = 10;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_7_PSCOM_EN = 11;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_8_PSCOM_EN = 12;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_9_PSCOM_EN = 13;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_10_PSCOM_EN = 14;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_11_PSCOM_EN = 15;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_12_PSCOM_EN = 16;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_13_PSCOM_EN = 17;
static const uint32_t TP_TCN0_N0_CPLT_CTRL3_14_PSCOM_EN = 18;
// proc/reg00035.H

static const uint64_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1 = 0x02040107ull;

static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_00 = 0;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_01 = 1;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_02 = 2;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_03 = 3;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_04 = 4;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_05 = 5;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_06 = 6;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_07 = 7;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_08 = 8;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_09 = 9;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_10 = 10;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_11 = 11;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_12 = 12;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_13 = 13;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_14 = 14;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_15 = 15;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_16 = 16;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_17 = 17;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_18 = 18;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_19 = 19;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_20 = 20;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_21 = 21;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_22 = 22;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_23 = 23;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_24 = 24;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_25 = 25;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_26 = 26;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_27 = 27;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_28 = 28;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_29 = 29;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_30 = 30;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_31 = 31;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_32 = 32;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_33 = 33;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_34 = 34;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_35 = 35;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_36 = 36;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_37 = 37;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_38 = 38;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_39 = 39;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_40 = 40;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_41 = 41;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_42 = 42;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_43 = 43;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_44 = 44;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_45 = 45;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_46 = 46;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_47 = 47;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_48 = 48;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_49 = 49;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_50 = 50;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_51 = 51;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_52 = 52;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_53 = 53;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_54 = 54;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_55 = 55;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_56 = 56;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_57 = 57;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_58 = 58;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_59 = 59;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_60 = 60;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_61 = 61;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_62 = 62;
static const uint32_t TP_TCN0_N0_EPS_FIR_LOCAL_ACTION1_63 = 63;
// proc/reg00035.H

static const uint64_t TP_TCN0_N0_EPS_PSC_WRITE_PROTECT_ENABLE_REG = 0x02010005ull;

static const uint32_t TP_TCN0_N0_EPS_PSC_WRITE_PROTECT_ENABLE_REG_ENABLE_RING_LOCKING = 0;
static const uint32_t TP_TCN0_N0_EPS_PSC_WRITE_PROTECT_ENABLE_REG_RESERVED_RING_LOCKING = 1;
// proc/reg00035.H

static const uint64_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT0 = 0x02050000ull;

static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT0_0_RESULT = 0;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT0_0_RESULT_LEN = 16;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT0_1_RESULT = 16;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT0_1_RESULT_LEN = 16;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT0_2_RESULT = 32;
static const uint32_t TP_TCN0_N0_EPS_THERM_WSUB_DTS_RESULT0_2_RESULT_LEN = 16;
// proc/reg00035.H

static const uint64_t TP_TCN0_N0_LOCAL_XSTOP = 0x02040003ull;

static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_ANY_LOCAL_XSTOP = 0;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_RESERVED1L = 1;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_RESERVED2L = 2;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_RESERVED3L = 3;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_PERV = 4;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_IN05 = 5;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_IN06 = 6;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_IN07 = 7;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_IN08 = 8;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_IN09 = 9;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_IN10 = 10;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_IN11 = 11;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_IN12 = 12;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_IN13 = 13;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_IN14 = 14;
static const uint32_t TP_TCN0_N0_LOCAL_XSTOP_LOCAL_XSTOP_IN15 = 15;
// proc/reg00035.H

static const uint64_t TP_TCN0_N0_SPATTN_MASK_RW = 0x02040042ull;
static const uint64_t TP_TCN0_N0_SPATTN_MASK_WO_CLEAR = 0x02040062ull;
static const uint64_t TP_TCN0_N0_SPATTN_MASK_WO_OR = 0x02040052ull;

static const uint32_t TP_TCN0_N0_SPATTN_MASK_01 = 1;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_02 = 2;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_03 = 3;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_04 = 4;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_05 = 5;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_06 = 6;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_07 = 7;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_08 = 8;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_09 = 9;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_10 = 10;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_11 = 11;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_12 = 12;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_13 = 13;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_14 = 14;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_15 = 15;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_16 = 16;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_17 = 17;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_18 = 18;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_19 = 19;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_20 = 20;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_21 = 21;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_22 = 22;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_23 = 23;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_24 = 24;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_25 = 25;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_26 = 26;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_27 = 27;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_28 = 28;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_29 = 29;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_30 = 30;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_31 = 31;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_32 = 32;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_33 = 33;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_34 = 34;
static const uint32_t TP_TCN0_N0_SPATTN_MASK_35 = 35;
// proc/reg00035.H

static const uint64_t TP_TCN0_N0_TRA0_TR1_CONFIG_1 = 0x02010444ull;

static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t TP_TCN0_N0_TRA0_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
// proc/reg00035.H

static const uint64_t TP_TCN0_N0_XSTOP1 = 0x0203000cull;

static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_MASK_B = 0;
static const uint32_t TP_TCN0_N0_XSTOP1_ALIGNED_XSTOP1 = 1;
static const uint32_t TP_TCN0_N0_XSTOP1_TRIGGER_OPCG_ON_XSTOP1 = 2;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_WAIT_ALLWAYS = 3;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_PERV = 4;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT1 = 5;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT2 = 6;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT3 = 7;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT4 = 8;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT5 = 9;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT6 = 10;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT7 = 11;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT8 = 12;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT9 = 13;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT10 = 14;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT11 = 15;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT12 = 16;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT13 = 17;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_UNIT14 = 18;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_WAIT_CYCLES = 48;
static const uint32_t TP_TCN0_N0_XSTOP1_XSTOP1_WAIT_CYCLES_LEN = 12;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_EPS_FIR_ANY_LOCAL_ERR_MASK = 0x03040080ull;

static const uint32_t TP_TCN1_N1_EPS_FIR_ANY_LOCAL_ERR_MASK_XSTOP_TO_PCB = 0;
static const uint32_t TP_TCN1_N1_EPS_FIR_ANY_LOCAL_ERR_MASK_RECOV_TO_PCB = 1;
static const uint32_t TP_TCN1_N1_EPS_FIR_ANY_LOCAL_ERR_MASK_SPATTN_TO_PCB = 2;
static const uint32_t TP_TCN1_N1_EPS_FIR_ANY_LOCAL_ERR_MASK_LOCAL_XSTOP_TO_PCB = 3;
static const uint32_t TP_TCN1_N1_EPS_FIR_ANY_LOCAL_ERR_MASK_HOSTATTN_TO_PCB = 4;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3 = 0x03040083ull;

static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_ANY_XSTOP_ERR = 0;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_ANY_RECOV_ERR = 1;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_ANY_SPATTN_ERR = 2;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_ANY_LXSTOP_ERR = 3;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_ANY_HOSTATTN_ERR = 4;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_SYSTEM_XSTOP = 5;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_OOB1 = 6;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_DBG_FIR_XSTOP_ON_TRIG = 7;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP01 = 12;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP02 = 13;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP03 = 14;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP04 = 15;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP05 = 16;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP06 = 17;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP07 = 18;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP08 = 19;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP09 = 20;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP010 = 21;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP011 = 22;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP012 = 23;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP013 = 24;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP014 = 25;
static const uint32_t TP_TCN1_N1_EPS_FIR_CLKSTOP_ON_XSTOP_MASK3_UNIT_TC_FIR_LOCAL_XSTOP015 = 26;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_RW = 0x03040103ull;
static const uint64_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_WO_AND = 0x03040104ull;
static const uint64_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_WO_OR = 0x03040105ull;

static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_00 = 0;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_01 = 1;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_02 = 2;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_03 = 3;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_04 = 4;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_05 = 5;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_06 = 6;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_07 = 7;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_08 = 8;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_09 = 9;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_10 = 10;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_11 = 11;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_12 = 12;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_13 = 13;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_14 = 14;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_15 = 15;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_16 = 16;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_17 = 17;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_18 = 18;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_19 = 19;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_20 = 20;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_21 = 21;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_22 = 22;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_23 = 23;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_24 = 24;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_25 = 25;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_26 = 26;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_27 = 27;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_28 = 28;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_29 = 29;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_30 = 30;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_31 = 31;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_32 = 32;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_33 = 33;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_34 = 34;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_35 = 35;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_36 = 36;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_37 = 37;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_38 = 38;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_39 = 39;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_40 = 40;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_41 = 41;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_42 = 42;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_43 = 43;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_44 = 44;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_45 = 45;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_46 = 46;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_47 = 47;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_48 = 48;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_49 = 49;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_50 = 50;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_51 = 51;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_52 = 52;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_53 = 53;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_54 = 54;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_55 = 55;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_56 = 56;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_57 = 57;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_58 = 58;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_59 = 59;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_60 = 60;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_61 = 61;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_62 = 62;
static const uint32_t TP_TCN1_N1_EPS_FIR_LOCAL_MASK_63 = 63;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_EPS_PSC_ATOMIC_LOCK_MASK_LATCH_REG = 0x03010007ull;

static const uint32_t TP_TCN1_N1_EPS_PSC_ATOMIC_LOCK_MASK_LATCH_REG_ATOMIC_LOCK_MASK = 0;
static const uint32_t TP_TCN1_N1_EPS_PSC_ATOMIC_LOCK_MASK_LATCH_REG_ATOMIC_LOCK_MASK_LEN = 32;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT2 = 0x03050002ull;

static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT2_DTS_8_RESULT = 0;
static const uint32_t TP_TCN1_N1_EPS_THERM_WSUB_DTS_RESULT2_DTS_8_RESULT_LEN = 16;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_OPCG_CAPT1 = 0x03030010ull;

static const uint32_t TP_TCN1_N1_OPCG_CAPT1_COUNT = 0;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_COUNT_LEN = 4;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_01 = 4;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_01_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_02 = 9;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_02_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_03 = 14;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_03_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_04 = 19;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_04_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_05 = 24;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_05_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_06 = 29;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_06_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_07 = 34;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_07_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_08 = 39;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_08_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_09 = 44;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_09_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_10 = 49;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_10_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_11 = 54;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_11_LEN = 5;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_12 = 59;
static const uint32_t TP_TCN1_N1_OPCG_CAPT1_SEQ_12_LEN = 5;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_RECOV_MASK_RW = 0x03040041ull;
static const uint64_t TP_TCN1_N1_RECOV_MASK_WO_CLEAR = 0x03040061ull;
static const uint64_t TP_TCN1_N1_RECOV_MASK_WO_OR = 0x03040051ull;

static const uint32_t TP_TCN1_N1_RECOV_MASK_1 = 1;
static const uint32_t TP_TCN1_N1_RECOV_MASK_2 = 2;
static const uint32_t TP_TCN1_N1_RECOV_MASK_3 = 3;
static const uint32_t TP_TCN1_N1_RECOV_MASK_4 = 4;
static const uint32_t TP_TCN1_N1_RECOV_MASK_5 = 5;
static const uint32_t TP_TCN1_N1_RECOV_MASK_6 = 6;
static const uint32_t TP_TCN1_N1_RECOV_MASK_7 = 7;
static const uint32_t TP_TCN1_N1_RECOV_MASK_8 = 8;
static const uint32_t TP_TCN1_N1_RECOV_MASK_9 = 9;
static const uint32_t TP_TCN1_N1_RECOV_MASK_10 = 10;
static const uint32_t TP_TCN1_N1_RECOV_MASK_11 = 11;
static const uint32_t TP_TCN1_N1_RECOV_MASK_12 = 12;
static const uint32_t TP_TCN1_N1_RECOV_MASK_13 = 13;
static const uint32_t TP_TCN1_N1_RECOV_MASK_14 = 14;
static const uint32_t TP_TCN1_N1_RECOV_MASK_15 = 15;
static const uint32_t TP_TCN1_N1_RECOV_MASK_16 = 16;
static const uint32_t TP_TCN1_N1_RECOV_MASK_17 = 17;
static const uint32_t TP_TCN1_N1_RECOV_MASK_18 = 18;
static const uint32_t TP_TCN1_N1_RECOV_MASK_19 = 19;
static const uint32_t TP_TCN1_N1_RECOV_MASK_20 = 20;
static const uint32_t TP_TCN1_N1_RECOV_MASK_21 = 21;
static const uint32_t TP_TCN1_N1_RECOV_MASK_22 = 22;
static const uint32_t TP_TCN1_N1_RECOV_MASK_23 = 23;
static const uint32_t TP_TCN1_N1_RECOV_MASK_24 = 24;
static const uint32_t TP_TCN1_N1_RECOV_MASK_25 = 25;
static const uint32_t TP_TCN1_N1_RECOV_MASK_26 = 26;
static const uint32_t TP_TCN1_N1_RECOV_MASK_27 = 27;
static const uint32_t TP_TCN1_N1_RECOV_MASK_28 = 28;
static const uint32_t TP_TCN1_N1_RECOV_MASK_29 = 29;
static const uint32_t TP_TCN1_N1_RECOV_MASK_30 = 30;
static const uint32_t TP_TCN1_N1_RECOV_MASK_31 = 31;
static const uint32_t TP_TCN1_N1_RECOV_MASK_32 = 32;
static const uint32_t TP_TCN1_N1_RECOV_MASK_33 = 33;
static const uint32_t TP_TCN1_N1_RECOV_MASK_34 = 34;
static const uint32_t TP_TCN1_N1_RECOV_MASK_35 = 35;
static const uint32_t TP_TCN1_N1_RECOV_MASK_36 = 36;
static const uint32_t TP_TCN1_N1_RECOV_MASK_37 = 37;
static const uint32_t TP_TCN1_N1_RECOV_MASK_38 = 38;
static const uint32_t TP_TCN1_N1_RECOV_MASK_39 = 39;
static const uint32_t TP_TCN1_N1_RECOV_MASK_40 = 40;
static const uint32_t TP_TCN1_N1_RECOV_MASK_41 = 41;
static const uint32_t TP_TCN1_N1_RECOV_MASK_42 = 42;
static const uint32_t TP_TCN1_N1_RECOV_MASK_43 = 43;
static const uint32_t TP_TCN1_N1_RECOV_MASK_44 = 44;
static const uint32_t TP_TCN1_N1_RECOV_MASK_45 = 45;
static const uint32_t TP_TCN1_N1_RECOV_MASK_46 = 46;
static const uint32_t TP_TCN1_N1_RECOV_MASK_47 = 47;
static const uint32_t TP_TCN1_N1_RECOV_MASK_48 = 48;
static const uint32_t TP_TCN1_N1_RECOV_MASK_49 = 49;
static const uint32_t TP_TCN1_N1_RECOV_MASK_50 = 50;
static const uint32_t TP_TCN1_N1_RECOV_MASK_51 = 51;
static const uint32_t TP_TCN1_N1_RECOV_MASK_52 = 52;
static const uint32_t TP_TCN1_N1_RECOV_MASK_53 = 53;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_SYNC_CONFIG = 0x03030000ull;

static const uint32_t TP_TCN1_N1_SYNC_CONFIG_SYNC_PULSE_DELAY = 0;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_SYNC_PULSE_DELAY_LEN = 4;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_LISTEN_TO_SYNC_PULSE_DIS = 4;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_SYNC_PULSE_INPUT_SEL = 5;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_USE_SYNC_FOR_SCAN = 6;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_CLEAR_CHIPLET_IS_ALIGNED = 7;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_PCB_NOT_BLOCKED_BY_CLKCMD = 8;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_DISABLE_PCB_ITR = 9;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_CONT_SCAN_DISABLE = 10;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_SYNC_PULSE_OUT_DIS = 11;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_REGION_PGOOD_OVERRIDE = 12;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_PHASE_COUNTER_ON_CLKCHANGE_EN = 15;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_PHASE_COUNTER_ON_CLKCHANGE = 16;
static const uint32_t TP_TCN1_N1_SYNC_CONFIG_PHASE_COUNTER_ON_CLKCHANGE_LEN = 8;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_TRA0_TR0_CONFIG_0 = 0x03010403ull;

static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63 = 0;
static const uint32_t TP_TCN1_N1_TRA0_TR0_CONFIG_0_CMP_MSK_LT_B_0_TO_63_LEN = 64;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_TRA0_TR1_CONFIG_9 = 0x03010449ull;

static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_DISABLE_COMPRESSION = 0;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK = 1;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_MATCHA_MUXSEL = 2;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_MATCHA_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_MATCHB_MUXSEL = 4;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_MATCHB_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_MATCHC_MUXSEL = 6;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_MATCHC_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_MATCHD_MUXSEL = 8;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_MATCHD_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG0_OR_MASK = 10;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG0_OR_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG0_AND_MASK = 14;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG0_AND_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG1_OR_MASK = 18;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG1_OR_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG1_AND_MASK = 22;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG1_AND_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG0_NOT_MODE = 26;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG1_NOT_MODE = 27;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_MATCH_NOT_MODE = 28;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_MATCH_NOT_MODE_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_ERROR_CMP_MASK = 32;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_ERROR_CMP_PATTERN = 33;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG0_ERR_CMP = 34;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_TRIG1_ERR_CMP = 35;
static const uint32_t TP_TCN1_N1_TRA0_TR1_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES = 36;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_TRA2_TR1_CONFIG_1 = 0x03010544ull;

static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t TP_TCN1_N1_TRA2_TR1_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG = 0x03010681ull;

static const uint32_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG_LO_DATA = 0;
static const uint32_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG_LO_DATA_LEN = 32;
static const uint32_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG_ADDRESS = 32;
static const uint32_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG_ADDRESS_LEN = 10;
static const uint32_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG_LAST_BANK = 42;
static const uint32_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG_LAST_BANK_LEN = 9;
static const uint32_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG_LAST_BANK_VALID = 51;
static const uint32_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG_WRITE_ON_RUN = 52;
static const uint32_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG_RUNNING = 53;
static const uint32_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS = 54;
static const uint32_t TP_TCN1_N1_TRA5_TR0_TRACE_LO_DATA_REG_HOLD_ADDRESS_LEN = 10;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_TRA5_TR0_CONFIG_9 = 0x03010689ull;

static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_DISABLE_COMPRESSION = 0;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_ERROR_BIT_COMPRESSION_CARE_MASK = 1;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_MATCHA_MUXSEL = 2;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_MATCHA_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_MATCHB_MUXSEL = 4;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_MATCHB_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_MATCHC_MUXSEL = 6;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_MATCHC_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_MATCHD_MUXSEL = 8;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_MATCHD_MUXSEL_LEN = 2;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG0_OR_MASK = 10;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG0_OR_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG0_AND_MASK = 14;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG0_AND_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG1_OR_MASK = 18;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG1_OR_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG1_AND_MASK = 22;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG1_AND_MASK_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG0_NOT_MODE = 26;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG1_NOT_MODE = 27;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_MATCH_NOT_MODE = 28;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_MATCH_NOT_MODE_LEN = 4;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_ERROR_CMP_MASK = 32;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_ERROR_CMP_PATTERN = 33;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG0_ERR_CMP = 34;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_TRIG1_ERR_CMP = 35;
static const uint32_t TP_TCN1_N1_TRA5_TR0_CONFIG_9_DD1_STRETCH_TRIGGER_PULSES = 36;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_TRA5_TR1_CONFIG_0 = 0x030106c3ull;

static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63 = 0;
static const uint32_t TP_TCN1_N1_TRA5_TR1_CONFIG_0_CMP_MSK_LT_B_0_TO_63_LEN = 64;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_TRA6_TR1_TRACE_HI_DATA_REG = 0x03010740ull;

static const uint32_t TP_TCN1_N1_TRA6_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA = 0;
static const uint32_t TP_TCN1_N1_TRA6_TR1_TRACE_HI_DATA_REG_TRACE_HI_DATA_LEN = 64;
// proc/reg00036.H

static const uint64_t TP_TCN1_N1_TRA7_TR0_CONFIG_1 = 0x03010784ull;

static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87 = 0;
static const uint32_t TP_TCN1_N1_TRA7_TR0_CONFIG_1_CMP_MSK_LT_B_64_TO_87_LEN = 24;
// proc/reg00036.H

static const uint64_t TP_TPBR_PBA_PBAF_PBAPBOCR5 = 0x03011dd5ull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR5_EVENT = 16;
static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR5_EVENT_LEN = 16;
static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR5_ACCUM = 44;
static const uint32_t TP_TPBR_PBA_PBAF_PBAPBOCR5_ACCUM_LEN = 20;
// proc/reg00036.H

static const uint64_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_RW_WCLEAR = 0x03011c0aull;
static const uint64_t TP_TPBR_PSI_WRAP_RX_ERROR_REG_WO_OR = 0x03011c0cull;
// proc/reg00036.H

static const uint64_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_RW_WCLEAR = 0x03011c02ull;
static const uint64_t TP_TPBR_PSI_WRAP_TX_ERROR_REG_WO_OR = 0x03011c04ull;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_NET_PCBSLN0_ATOMIC_LOCK_REG = 0x020f03ffull;

static const uint32_t TP_TPCHIP_NET_PCBSLN0_ATOMIC_LOCK_REG_LOCK_ENABLE = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ATOMIC_LOCK_REG_ID = 1;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ATOMIC_LOCK_REG_ID_LEN = 4;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ATOMIC_LOCK_REG_ACTIVITY = 8;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_ATOMIC_LOCK_REG_ACTIVITY_LEN = 8;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_NET_PCBSLN0_EDRAM_STATUS = 0x020f0029ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN0_EDRAM_STATUS_EDRAM_STAT = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLN0_EDRAM_STATUS_EDRAM_STAT_LEN = 4;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_NET_PCBSLN0_XSTOP_INTERRUPT_REG = 0x020f001cull;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_NET_PCBSLN1_MULTICAST_GROUP_4 = 0x030f0004ull;

static const uint32_t TP_TPCHIP_NET_PCBSLN1_MULTICAST_GROUP_4_MULTICAST4_GROUP = 3;
static const uint32_t TP_TPCHIP_NET_PCBSLN1_MULTICAST_GROUP_4_MULTICAST4_GROUP_LEN = 3;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG = 0x010f001full;

static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_CE_ERROR = 0;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_CHIPLET_ERRORS = 1;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_CHIPLET_ERRORS_LEN = 3;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_PARITY_ERROR = 4;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_DATA_BUFFER_ERROR = 5;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_ADDR_BUFFER_ERROR = 6;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_PCB_FSM_ERROR = 7;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_CL_FSM_ERROR = 8;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_INT_RX_FSM_ERROR = 9;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_INT_TX_FSM_ERROR = 10;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_INT_TYPE_ERROR = 11;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_CL_DATA_ERROR = 12;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_INFO_ERROR = 13;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_SEQ_ERROR = 14;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_CHIPLET_ATOMIC_LOCK_ERROR = 15;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_PCB_INTERFACE_ERROR = 16;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_CHIPLET_OFFLINE = 17;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_EDRAM_SEQUENCE_ERR = 18;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_CTRL_REG_PARITY_ERROR = 19;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_ADDRESS_REG_PARITY_ERROR = 20;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_TIMEOUT_REG_PARITY_ERROR = 21;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_CONFIG_REG_PARITY_ERROR = 22;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_DIV_REG_PARITY_ERROR = 23;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_PLL_UNLOCK_ERROR = 24;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_PLL_UNLOCK_ERROR_LEN = 8;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_QME_INTERFACE_PARITY_ERROR = 32;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_QME_DATA_PARITY_ERROR = 33;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_QME_ADDR_PARITY_ERROR = 34;
static const uint32_t TP_TPCHIP_NET_PCBSLPERV_ERROR_REG_QME_FSM_ERROR = 35;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_OCI = 0xc00000a8ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_SCOM = 0x00060015ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_OCB_OCI_GPEXIIAR_IAR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIDBGPRO_OCB_OCI_GPEXIIAR_IAR_LEN = 30;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR2_OCI = 0xc0000210ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR2_RO = 0x00060042ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR2_OCB_OCI_GPEXIVDR2_GPR2 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIGPR2_OCB_OCI_GPEXIVDR2_GPR2_LEN = 32;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIRAMGA_OCI = 0xc0000090ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIRAMGA_WO = 0x00060012ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIRAMGA_OCB_OCI_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIRAMGA_OCB_OCI_GPEXIRAMEDR_IR_LEN = 32;
// proc/reg00036.H

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDRX_OCI = 0xc0000428ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDRX_RO = 0x00060085ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDRX_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDRX_0_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDRX_3 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIVDRX_3_LEN = 32;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR_OCI = 0xc0000080ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR_SCOM = 0x00060010ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR_OXIXCR_XCR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR_OXIXCR_XCR_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR_XICTR_CTR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE0_OCB_GPEXIXCR_XICTR_CTR_LEN = 32;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPESWPR0_OCI = 0xc0010028ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPESWPR0_RW = 0x00062005ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPESWPR0_BAR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPESWPR0_BAR_LEN = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPESWPR0_SIZE = 44;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPESWPR0_SIZE_LEN = 15;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR9_OCI = 0xc0010248ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR9_RO = 0x00062049ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR9_OCB_OCI_GPEXIVDR8_GPR9 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIGPR9_OCB_OCI_GPEXIVDR8_GPR9_LEN = 32;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGB_OCI = 0xc00100c0ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGB_RO = 0x00062018ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXISGB_OCB_OCI_GPEXIMEM_MEM_IMPRECISE_ERROR_PENDING = 35;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDR8_OCI = 0xc0010420ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDR8_RO = 0x00062084ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDR8_8 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDR8_8_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDR8_9 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIVDR8_9_LEN = 32;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_OCI = 0xc0010108ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIXSR_RO = 0x00062021ull;
// proc/reg00036.H

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_OCI = 0xc0020098ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIRAMDBG_SCOM = 0x00064013ull;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_OCI = 0xc0030010ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_RW = 0x00066002ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_DBG = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_HALT_ON_XSTOP = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_HALT_ON_TRIG = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_COVERAGE_MODE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_INTR_ADDR = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_TRACE_EXTRA = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_TRACE_STALL = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_WAIT_CYCLES = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_EN_FULL_SPEED = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_DIS_FLOW_CHANGE = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_TRACE_MODE_SEL = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_TRACE_MODE_SEL_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_RESERVED12_15 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_RESERVED12_15_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_FIR_TRIGGER = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_SPARE = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_SPARE_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_TRACE_DATA_SEL = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEDBG_TRACE_DATA_SEL_LEN = 4;
// proc/reg00036.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR6_OCI = 0xc0030230ull;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR6_RO = 0x00066046ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR6_OCB_OCI_GPEXIVDR6_GPR6 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIGPR6_OCB_OCI_GPEXIVDR6_GPR6_LEN = 32;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_OCI = 0xc0064138ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_RO = 0x0006c827ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_28 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_28_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_29 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_29_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_30 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_30_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_31 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA7_31_LEN = 16;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_DORP2_OCI = 0xc0060c28ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_DORP2_RO = 0x0006c185ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP2_QUOTIENT = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP2_QUOTIENT_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP2_REMAINDER = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_DORP2_REMAINDER_LEN = 32;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL22_OCI = 0xc0063a18ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL22_RW = 0x0006c743ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL22_OCB_OCI_O2SCTRL22_O2S_INTER_FRAME_DELAY_2 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL22_OCB_OCI_O2SCTRL22_O2S_INTER_FRAME_DELAY_2_LEN = 16;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B_OCI = 0xc00639b0ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B_RO = 0x0006c736ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B__ONGOING_1B = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B_ST1B_RESERVED_1_4 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B_ST1B_RESERVED_1_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B__WRITE_WHILE_BRIDGE_BUSY_ERR_1B = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B_ST1B_RESERVED_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST1B__FSM_ERR_1B = 7;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR0_OCI = 0xc0061018ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHBR0_RW = 0x0006c203ull;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_OCI = 0xc00610a0ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_SCOM = 0x0006c214ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_FULL = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_EMPTY = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_SPARE = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_INTR_ACTION_0_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_INTR_ACTION_0_1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_LENGTH = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_LENGTH_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_WRITE_PTR = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_WRITE_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_READ_PTR = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_READ_PTR_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBSHCS1_PUSH_ENABLE = 31;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHI2_OCI = 0xc0061128ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSHI2_SCOM = 0x0006c225ull;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSLI0_OCI = 0xc0061010ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBSLI0_SCOM = 0x0006c202ull;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG7_OCI = 0xc0060608ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG7_OCI1 = 0xc0060610ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG7_OCI2 = 0xc0060618ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG7_RW = 0x0006c0c1ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG7_WO_CLEAR = 0x0006c0c2ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG7_WO_OR = 0x0006c0c3ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG7_OCB_OCI_OCCFLG7_OCC_FLAGS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG7_OCB_OCI_OCCFLG7_OCC_FLAGS_LEN = 32;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q0_OCI = 0xc0062000ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q0_RO = 0x0006c400ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q0_OCB_OCI_OPIT0Q0RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT0Q0_OCB_OCI_OPIT0Q0RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q4_OCI = 0xc00620e0ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q4_RO = 0x0006c41cull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q4_OCB_OCI_OPIT3Q4RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT3Q4_OCB_OCI_OPIT3Q4RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_OCI = 0xc0063100ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_OCI1 = 0xc0063108ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_RO = 0x0006c620ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_WO_CLEAR = 0x0006c621ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_1 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_2 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_3 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_4 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_5 = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4PRA_7 = 7;
// proc/reg00036.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q2_OCI = 0xc0062110ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q2_RO = 0x0006c422ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q2_OCB_OCI_OPIT4Q2RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT4Q2_OCB_OCI_OPIT4Q2RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6_OCI = 0xc00621f0ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6_RO = 0x0006c43eull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6_OCB_OCI_OPIT7Q6RR_PCB_INTR_PAYLOAD = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT7Q6_OCB_OCI_OPIT7Q6RR_PCB_INTR_PAYLOAD_LEN = 19;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C15_OCI = 0xc0062278ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C15_RO = 0x0006c44full;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C15_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C15_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C15_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C15_PAYLOAD_LEN = 17;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C17RR_OCI = 0xc0062a88ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C17RR_RO = 0x0006c551ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C17RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C17RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C17RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C17RR_PAYLOAD_LEN = 17;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C22_OCI = 0xc00622b0ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C22_RO = 0x0006c456ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C22_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C22_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C22_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C22_PAYLOAD_LEN = 17;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C25RR_OCI = 0xc0062ac8ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C25RR_RO = 0x0006c559ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C25RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C25RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C25RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C25RR_PAYLOAD_LEN = 17;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C8RR_OCI = 0xc0062a40ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C8RR_RO = 0x0006c548ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C8RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C8RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C8RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT8C8RR_PAYLOAD_LEN = 17;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10RR_OCI = 0xc0062b50ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10RR_RO = 0x0006c56aull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C10RR_PAYLOAD_LEN = 17;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C13_OCI = 0xc0062368ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C13_RO = 0x0006c46dull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C13_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C13_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C13_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C13_PAYLOAD_LEN = 17;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C2_OCI = 0xc0062310ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C2_RO = 0x0006c462ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C2_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C2_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C2_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C2_PAYLOAD_LEN = 17;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C22RR_OCI = 0xc0062bb0ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C22RR_RO = 0x0006c576ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C22RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C22RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C22RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C22RR_PAYLOAD_LEN = 17;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C24_OCI = 0xc00623c0ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C24_RO = 0x0006c478ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C24_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C24_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C24_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C24_PAYLOAD_LEN = 17;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C8RR_OCI = 0xc0062b40ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C8RR_RO = 0x0006c568ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C8RR_SOURCE_CORE = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C8RR_SOURCE_CORE_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C8RR_PAYLOAD = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPIT9C8RR_PAYLOAD_LEN = 17;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_OCI = 0xc0063460ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_OCI1 = 0xc0063468ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_RO = 0x0006c68cull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_RO_CLRPART = 0x0006c68dull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_1 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_2 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_3 = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_4 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_5 = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITDPRC_7 = 7;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OTBR_OCI = 0xc00604f8ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OTBR_RW = 0x0006c09full;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTBR_OCB_OCI_OTBR_TIMEBASE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OTBR_OCB_OCI_OTBR_TIMEBASE_LEN = 32;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_OCI = 0xc0063c10ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_RO = 0x0006c782ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_ECC_UE = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_ECC_CE = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_RESERVED_2_3 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_RESERVED_2_3_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_TX_ONGOING = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_RX_ONGOING = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_PING_DETECTED = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_PING_ACK_DETECTED = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_PING_DETECT_COUNT = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_PING_DETECT_COUNT_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_TX_ECC = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_TX_ECC_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_RX_ECC = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_INTERCHIP_RX_ECC_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_SEND_STATE_MACHINE = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_SEND_STATE_MACHINE_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_RECV_STATE_MACHINE = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_RECV_STATE_MACHINE_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_PING_MST_STATE_MACHINE = 40;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_PING_MST_STATE_MACHINE_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_PING_SLV_STATE_MACHINE = 44;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_WOFICSTAT_PING_SLV_STATE_MACHINE_LEN = 4;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2 = 0x0006d050ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2_I_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2_I_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2_B_ADDRESS = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OCBAR2_B_ADDRESS_LEN = 26;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG104 = 0x00008068ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG104_REGISTER104 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG104_REGISTER104_LEN = 64;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG33 = 0x00008021ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG33_REGISTER33 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG33_REGISTER33_LEN = 64;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG52 = 0x00008034ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG52_REGISTER52 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG52_REGISTER52_LEN = 64;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG65 = 0x00008041ull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG65_REGISTER65 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG65_REGISTER65_LEN = 64;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG90 = 0x0000805aull;

static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG90_REGISTER90 = 0;
static const uint32_t TP_TPCHIP_OTPROM_SINGLE_OTP_ROM_REG90_REGISTER90_LEN = 64;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_TPC_EPS_DBG_DEBUG_TRACE_CONTROL = 0x010107d0ull;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5 = 0x01040085ull;

static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_ANY_XSTOP_ERR = 0;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_ANY_RECOV_ERR = 1;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_ANY_SPATTN_ERR = 2;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_ANY_LXSTOP_ERR = 3;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_ANY_HOSTATTN_ERR = 4;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_SYSTEM_XSTOP = 5;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_OOB1 = 6;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_DBG_FIR_XSTOP_ON_TRIG = 7;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP01 = 12;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP02 = 13;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP03 = 14;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP04 = 15;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP05 = 16;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP06 = 17;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP07 = 18;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP08 = 19;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP09 = 20;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP10 = 21;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP11 = 22;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP12 = 23;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP13 = 24;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP14 = 25;
static const uint32_t TP_TPCHIP_TPC_EPS_FIR_CLKSTOP_ON_XSTOP_MASK5_UNIT_TC_FIR_LOCAL_XSTOP15 = 26;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_TPC_EPS_PSC_RING_FENCE_MASK_LATCH_REG = 0x01010008ull;

static const uint32_t TP_TPCHIP_TPC_EPS_PSC_RING_FENCE_MASK_LATCH_REG_RING_FENCE_ENABLE_MASK = 1;
static const uint32_t TP_TPCHIP_TPC_EPS_PSC_RING_FENCE_MASK_LATCH_REG_RING_FENCE_ENABLE_MASK_LEN = 31;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_TPC_EPS_THERM_WSUB_SKITTER_DATA2 = 0x0105001bull;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_TPC_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ = 0x0105001cull;

static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ_VALUE = 0;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ_VALUE_LEN = 44;
static const uint32_t TP_TPCHIP_TPC_EPS_THERM_WSUB_TIMESTAMP_COUNTER_READ_OVERFLOW_ERR = 44;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_TPC_LOCAL_FIR_RW = 0x01040100ull;
static const uint64_t TP_TPCHIP_TPC_LOCAL_FIR_WO_AND = 0x01040101ull;
static const uint64_t TP_TPCHIP_TPC_LOCAL_FIR_WO_OR = 0x01040102ull;

static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_CFIR = 0;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_CPLT_CTRL = 1;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_CC_PCB = 2;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_CC_OTHERS = 3;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN04 = 4;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN05 = 5;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN06 = 6;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN07 = 7;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN08 = 8;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN09 = 9;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN10 = 10;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN11 = 11;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN12 = 12;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN13 = 13;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN14 = 14;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN15 = 15;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN16 = 16;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN17 = 17;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN18 = 18;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN19 = 19;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN20 = 20;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN21 = 21;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN22 = 22;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN23 = 23;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN24 = 24;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN25 = 25;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN26 = 26;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN27 = 27;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN28 = 28;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN29 = 29;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN30 = 30;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN31 = 31;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN32 = 32;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN33 = 33;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN34 = 34;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN35 = 35;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN36 = 36;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN37 = 37;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN38 = 38;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN39 = 39;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN40 = 40;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN41 = 41;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN42 = 42;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN43 = 43;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN44 = 44;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN45 = 45;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN46 = 46;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN47 = 47;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN48 = 48;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN49 = 49;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN50 = 50;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN51 = 51;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN52 = 52;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN53 = 53;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN54 = 54;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN55 = 55;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN56 = 56;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN57 = 57;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN58 = 58;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN59 = 59;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN60 = 60;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN61 = 61;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_IN62 = 62;
static const uint32_t TP_TPCHIP_TPC_LOCAL_FIR_EXT_LOCAL_XSTOP = 63;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_TPC_RECOV = 0x01040001ull;

static const uint32_t TP_TPCHIP_TPC_RECOV_ANY_RECOV = 0;
static const uint32_t TP_TPCHIP_TPC_RECOV_RESERVED1R = 1;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_ANY_LOCAL_XSTOP = 2;
static const uint32_t TP_TPCHIP_TPC_RECOV_RESERVED3R = 3;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_PERV = 4;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN05 = 5;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN06 = 6;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN07 = 7;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN08 = 8;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN09 = 9;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN10 = 10;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN11 = 11;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN12 = 12;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN13 = 13;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN14 = 14;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN15 = 15;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN16 = 16;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN17 = 17;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN18 = 18;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN19 = 19;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN20 = 20;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN21 = 21;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN22 = 22;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN23 = 23;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN24 = 24;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN25 = 25;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN26 = 26;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN27 = 27;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN28 = 28;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN29 = 29;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN30 = 30;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN31 = 31;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN32 = 32;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN33 = 33;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN34 = 34;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN35 = 35;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN36 = 36;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN37 = 37;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN38 = 38;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN39 = 39;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN40 = 40;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN41 = 41;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN42 = 42;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN43 = 43;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN44 = 44;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN45 = 45;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN46 = 46;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN47 = 47;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN48 = 48;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN49 = 49;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN50 = 50;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN51 = 51;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN52 = 52;
static const uint32_t TP_TPCHIP_TPC_RECOV_RECOV_IN53 = 53;
// proc/reg00037.H

static const uint64_t TP_TPCHIP_TPC_SCAN64CONTSCAN = 0x0103f000ull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_RESET_FSI = 0x00001006ull;
static const uint32_t TP_TPVSB_FSI_W_FSI2PIB_RESET_FSI_BYTE = 0x00001018ull;
// proc/reg00037.H

static const uint64_t TP_TPVSB_FSI_W_I2C_IMM_SET_S_SCL_A = 0x00001809ull;
// proc/reg00037.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_FSI = 0x0000280bull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_FSI_BYTE = 0x0000282cull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_RO = 0x0005000bull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_RESET_EP = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_OPCG_IP = 1;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_VITL_CLKOFF = 2;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_TEST_ENABLE = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_REQ = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_CMD = 5;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_CMD_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_STATE = 8;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_STATE_LEN = 5;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_SECURITY_DEBUG_MODE = 13;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PROTOCOL_ERROR = 14;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PCB_IDLE = 15;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CURRENT_OPCG_MODE = 16;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CURRENT_OPCG_MODE_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_LAST_OPCG_MODE = 20;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_LAST_OPCG_MODE_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PCB_ERROR = 24;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PARITY_ERROR = 25;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CC_ERROR = 26;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CHIPLET_IS_ALIGNED = 27;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PCB_REQUEST_SINCE_RESET = 28;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PARANOIA_TEST_ENABLE_CHANGE = 29;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PARANOIA_VITL_CLKOFF_CHANGE = 30;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_TP_TPFSI_CBS_ACK = 31;
// proc/reg00037.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_4_FSI = 0x00002844ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_4_FSI_BYTE = 0x00002910ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_4_RW = 0x00050044ull;
// proc/reg00037.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_12_FSI = 0x000028ccull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_12_FSI_BYTE = 0x00002b30ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_12_RW = 0x000500ccull;
// proc/reg00037.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_8_FSI = 0x000028c8ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_8_FSI_BYTE = 0x00002b20ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_8_RW = 0x000500c8ull;
// proc/reg00037.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_2_FSI = 0x00002902ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_2_FSI_BYTE = 0x00002c08ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_2_RW = 0x00050102ull;
// proc/reg00037.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_A_FSI = 0x00002821ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_A_FSI_BYTE = 0x00002884ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_A_RW = 0x00050021ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_A_M1HC0A_MAILBOX_1_HEADER_COMMAND_0_A =
    0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_A_M1HC0A_MAILBOX_1_HEADER_COMMAND_0_A_LEN
    = 32;
// proc/reg00037.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_B_FSI = 0x0000282dull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_B_FSI_BYTE = 0x000028b4ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_B_RO = 0x0005002dull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_B_M2HC0B_MAILBOX_2_HEADER_COMMAND_0_B =
    0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_B_M2HC0B_MAILBOX_2_HEADER_COMMAND_0_B_LEN
    = 32;
// proc/reg00037.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_FSI = 0x00002832ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_FSI_BYTE = 0x000028c8ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_RW_WCLEAR = 0x00050032ull;

static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_PIB_SLAVE_A_DOORBELL_ERROR_MAILBOX_2 = 21;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_XUP_MAILBOX_2 = 22;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_PIB_SLAVE_A_PENDING_MAILBOX_2 =
    23;
static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_PIB_SLAVE_A_DOORBELL_ERROR_MAILBOX_1 = 29;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_XUP_MAILBOX_1 = 30;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_PIB_SLAVE_A_PENDING_MAILBOX_1 =
    31;
// proc/reg00037.H

//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_FSI = 0x00002830ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_FSI_BYTE = 0x000028c0ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_RO = 0x00050030ull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_ILLEGAL_OPERATION_ATTEMPTED_1
    = 4;
static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_WRITE_FULL_PIB_SLAVE_A_MAILBOX_ERROR_1 = 5;
static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_READ_EMPTY_PIB_SLAVE_A_MAILBOX_ERROR_1 = 6;
static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_PIB_SLAVE_A_RAM_PARITY_ERROR_DETECTED_1 = 7;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_CLEAR_STATUS_1 = 15;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_ILLEGAL_OPERATION_ATTEMPTED_2
    = 20;
static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_WRITE_FULL_PIB_SLAVE_A_MAILBOX_ERROR_2 = 21;
static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_READ_EMPTY_PIB_SLAVE_A_MAILBOX_ERROR_2 = 22;
static const uint32_t
TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_PIB_SLAVE_A_RAM_PARITY_ERROR_DETECTED_2 = 23;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_CLEAR_STATUS_2 = 31;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMPLEMENT_MASK_FSI = 0x00000c0cull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMPLEMENT_MASK_FSI_BYTE = 0x00000c30ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMPLEMENT_MASK_COMPLEMENT_MASK_REG = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_COMPLEMENT_MASK_COMPLEMENT_MASK_REG_LEN = 32;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_STAT_COMP_MASK_REGISTER_FSI = 0x00000c1aull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_STAT_COMP_MASK_REGISTER_FSI_BYTE = 0x00000c68ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_STAT_COMP_MASK_REGISTER_DMA_STAT_COMP_MASK_REG = 0;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_STAT_COMP_MASK_REGISTER_DMA_STAT_COMP_MASK_REG_LEN = 32;
// proc/reg00037.H

static const uint64_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_A_PIB2OPB_COMP_P_1_CRSIC = 0x00020015ull;
// proc/reg00037.H

static const uint64_t TP_TPVSB_FSI_W_SLAVE_CMFSI_INCLUDE_MFSI_B_PIB2OPB_COMP_P_0_RSIC = 0x00030008ull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP0_FSI0 = 0x000030d0ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MRESP0_WO = 0x00000c34ull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSIEP3_FSI0 = 0x0000303cull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_0_MSIEP3_SCOMFSI0 = 0x00000c0full;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MAESP2_FSI0 = 0x00003458ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MAESP2_SCOMFSI0 = 0x00000d16ull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MECTRL_FSI0 = 0x000036e0ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MECTRL_SCOMFSI0 = 0x00000db8ull;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP0_FSI0 = 0x00003410ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP0_RW = 0x00000d04ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP0_0_ENABLE = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP0_1_ENABLE = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP0_2_ENABLE = 2;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP0_3_ENABLE = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP0_4_ENABLE = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP0_5_ENABLE = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP0_6_ENABLE = 6;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MENP0_7_ENABLE = 7;
// proc/reg00037.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP1_FSI0 = 0x0000341cull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MLEVP1_RO = 0x00000d07ull;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP3_FSI0 = 0x000034dcull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP3_RO = 0x00000d37ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP3_0 = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP3_0_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP3_1 = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP3_1_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP3_2 = 9;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_MST_1_MSTAP3_2_LEN = 3;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SCI1M = 0x00000820ull;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SCRSIC4 = 0x00000854ull;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SI1M = 0x00000818ull;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SI2S = 0x00000828ull;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SLASTD_SRES = 0x00000834ull;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMODE = 0x00000800ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMODE_WARM_START_COMPLETED = 0;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMODE_ENABLE_HW_ERROR_RECOVERY = 2;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMODE_OWN_ID_THIS_FSI_SLAVE = 6;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMODE_OWN_ID_THIS_FSI_SLAVE_LEN = 2;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMODE_ECHO_DELAY_CYCLES = 8;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMODE_ECHO_DELAY_CYCLES_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMODE_SEND_DELAY_CYCLES = 12;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMODE_SEND_DELAY_CYCLES_LEN = 4;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMODE_LBUS_CLOCK_DIVIDER = 20;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SMODE_LBUS_CLOCK_DIVIDER_LEN = 4;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SRSIM4 = 0x00000874ull;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_A_SSMBL = 0x0000083cull;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MAESP4_FSI1 = 0x00003060ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MAESP4_SCOMFSI1 = 0x00000c18ull;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP0_FSI1 = 0x00003020ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MREFP0_RO = 0x00000c08ull;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP5_FSI1 = 0x000030e4ull;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP5_RO = 0x00000c39ull;

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP5_0 = 1;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP5_0_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP5_1 = 5;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP5_1_LEN = 3;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP5_2 = 9;
static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_MST_0_MSTAP5_2_LEN = 3;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_B_SOML = 0x0000083cull;
// proc/reg00038.H

static const uint32_t TP_TPVSB_FSI_W_SLAVE_PEEK4B0 = 0x000004b0ull;
// proc/reg00038.H

static const uint64_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST1_SEQUENCER_OP_REG = 0x00070027ull;

static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST1_SEQUENCER_OP_REG_SEQUENCER_OP_Q = 0;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST1_SEQUENCER_OP_REG_SEQUENCER_OP_Q_LEN = 64;
// proc/reg00038.H

static const uint64_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST1_TRANSMIT_DATA_REG = 0x00070025ull;

static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST1_TRANSMIT_DATA_REG_TRANSMIT_DATA_REG_Q = 0;
static const uint32_t TP_TPVSB_FSI_W_SPIMC_SPI_PIB_SPIMST1_TRANSMIT_DATA_REG_TRANSMIT_DATA_REG_Q_LEN = 64;
// proc/reg00038.H

static const uint64_t VAS_VA_EG_SCF_CQERRRPT = 0x02011448ull;

static const uint32_t VAS_VA_EG_SCF_CQERRRPT_RESET = 0;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT4 = 4;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT5 = 5;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT6 = 6;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT7 = 7;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT8 = 8;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT9 = 9;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT10 = 10;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT11 = 11;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT12 = 12;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT13 = 13;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT14 = 14;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT15 = 15;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT16 = 16;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT17 = 17;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT18 = 18;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT19 = 19;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT20 = 20;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT21 = 21;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT22 = 22;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT23 = 23;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT24 = 24;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT25 = 25;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT26 = 26;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT27 = 27;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT28 = 28;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT29 = 29;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT30 = 30;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT31 = 31;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT32 = 32;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT33 = 33;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT34 = 34;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT35 = 35;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT36 = 36;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT37 = 37;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT38 = 38;
static const uint32_t VAS_VA_EG_SCF_CQERRRPT_BIT39 = 39;
// proc/reg00038.H

static const uint64_t VAS_VA_EG_SCF_PGMIG2 = 0x02011442ull;
// proc/reg00038.H

static const uint64_t VAS_VA_RG_SCF_DBGNORTH = 0x0201142dull;

static const uint32_t VAS_VA_RG_SCF_DBGNORTH_SEL_RG_TRACE_DATA_LO = 0;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_SEL_RG_TRACE_DATA_LO_LEN = 2;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_SEL_RG_TRACE_DATA_HI = 2;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_SEL_RG_TRACE_DATA_HI_LEN = 2;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_SEL_RG_TRIGGERS_01 = 4;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_SEL_RG_TRIGGERS_01_LEN = 2;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_SEL_RG_TRIGGERS_23 = 6;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_SEL_RG_TRIGGERS_23_LEN = 2;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_GROUP_SEL_LO = 8;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_GROUP_SEL_LO_LEN = 3;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_GROUP_SEL_HI = 11;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_GROUP_SEL_HI_LEN = 3;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_TRIGGER_SEL_01 = 14;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_TRIGGER_SEL_01_LEN = 3;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_TRIGGER_SEL_23 = 17;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_TRIGGER_SEL_23_LEN = 3;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_GROUP_SEL_LO = 20;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_GROUP_SEL_LO_LEN = 3;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_GROUP_SEL_HI = 23;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_GROUP_SEL_HI_LEN = 3;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_TRIGGER_SEL_01 = 26;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_TRIGGER_SEL_01_LEN = 3;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_TRIGGER_SEL_23 = 29;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_TRIGGER_SEL_23_LEN = 3;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_ENABLE_IN_TRACE = 32;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_ENABLE_RG_TRACE = 33;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_SEL_RG_PMU_DATA = 36;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_ENABLE_IN_PMU_COUNTING = 40;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_ENABLE_RG_PMU_COUNTING = 41;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_INT_DATA_LO = 42;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_INT_DATA_HI = 43;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_EG_TRACE_INT_DATA_LO = 44;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_EG_TRACE_INT_DATA_HI = 45;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_INT_DATA_LO = 46;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_INT_DATA_HI = 47;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_INT_TRIG_01 = 48;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_IN_TRACE_INT_TRIG_23 = 49;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_EG_TRACE_INT_TRIG_01 = 50;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_EG_TRACE_INT_TRIG_23 = 51;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_INT_TRIG_01 = 52;
static const uint32_t VAS_VA_RG_SCF_DBGNORTH_RG_TRACE_INT_TRIG_23 = 53;
// proc/reg00038.H

static const uint64_t VAS_VA_RG_SCF_WCMBAR = 0x0201140aull;

static const uint32_t VAS_VA_RG_SCF_WCMBAR_WCMBAR_BASE_ADDR = 8;
static const uint32_t VAS_VA_RG_SCF_WCMBAR_WCMBAR_BASE_ADDR_LEN = 31;
// proc/reg00038.H

}
}
#include "proc/reg00035.H"
#include "proc/reg00036.H"
#include "proc/reg00037.H"
#include "proc/reg00038.H"
#endif
