#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00F99D58 .scope module, "muxtwo_4" "muxtwo_4" 2 2;
 .timescale 0 0;
v00F9C868_0 .net *"_s0", 1 0, L_00FDA240; 1 drivers
v00F9CA20_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00F9C2E8_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00F9C4F8_0 .net *"_s6", 0 0, L_00FDBBE8; 1 drivers
v00F9C8C0_0 .net "in1", 4 0, C4<zzzzz>; 0 drivers
v00F9C550_0 .net "in2", 4 0, C4<zzzzz>; 0 drivers
v00F9C708_0 .net "out", 4 0, L_00FDB2A0; 1 drivers
v00F9C5A8_0 .net "sl", 0 0, C4<z>; 0 drivers
L_00FDA240 .concat [ 1 1 0 0], C4<z>, C4<0>;
L_00FDBBE8 .cmp/eq 2, L_00FDA240, C4<00>;
L_00FDB2A0 .functor MUXZ 5, C4<zzzzz>, C4<zzzzz>, L_00FDBBE8, C4<>;
S_00F99B38 .scope module, "testBench" "testBench" 3 2;
 .timescale 0 0;
v00FDA5B0_0 .var "clk", 0 0;
v00FDA608_0 .var "rst", 0 0;
S_00F99A28 .scope module, "cpu" "CPU" 3 20, 4 24, S_00F99B38;
 .timescale 0 0;
v00FD83E8_0 .net "IFFlush", 0 0, v00FD6AB8_0; 1 drivers
v00FD8440_0 .net "IFIDWrite", 0 0, v00FD78B0_0; 1 drivers
v00FD8C28_0 .net "PCWrite", 0 0, v00FD7908_0; 1 drivers
v00FD8498_0 .net *"_s113", 0 0, L_00FDEAD8; 1 drivers
v00FD87B0_0 .net *"_s115", 0 0, L_00FDE6B8; 1 drivers
v00FD8C80_0 .net *"_s125", 0 0, L_00FDEF50; 1 drivers
v00FD8A70_0 .net *"_s127", 0 0, L_00FDE710; 1 drivers
v00FD85F8_0 .net *"_s131", 0 0, L_00FDEFA8; 1 drivers
v00FD85A0_0 .net *"_s133", 0 0, L_00FDED98; 1 drivers
v00FD8B78_0 .net *"_s135", 0 0, L_00FDF0B0; 1 drivers
v00FD8700_0 .net *"_s147", 0 0, L_00FDF210; 1 drivers
v00FD8808_0 .net *"_s149", 0 0, L_00FDF268; 1 drivers
v00FD8AC8_0 .net *"_s34", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v00FD9798_0 .net *"_s55", 0 0, L_00FDAA60; 1 drivers
v00FD96E8_0 .net *"_s57", 0 0, L_00FDAB10; 1 drivers
v00FD9A58_0 .net *"_s61", 0 0, L_00FDAD78; 1 drivers
v00FDA030_0 .net *"_s63", 0 0, L_00FDAE28; 1 drivers
v00FD9C68_0 .net *"_s65", 0 0, L_00FDABC0; 1 drivers
v00FD98A0_0 .net *"_s69", 0 0, L_00FDB038; 1 drivers
v00FD9ED0_0 .net *"_s71", 0 0, L_00FDA6F0; 1 drivers
v00FD98F8_0 .net *"_s73", 0 0, L_00FDA748; 1 drivers
v00FD9740_0 .net *"_s75", 0 0, L_00FDB0E8; 1 drivers
v00FD9BB8_0 .net "addBranchOut", 31 0, L_00FDC110; 1 drivers
v00FD9B08_0 .net "aluResult", 31 0, v00FD4FD0_0; 1 drivers
v00FD9D70_0 .net "aluctrl", 3 0, v00FD5CC0_0; 1 drivers
v00FDA138_0 .net "clk", 0 0, v00FDA5B0_0; 1 drivers
v00FD9E20_0 .net "ctrlSetZero", 0 0, v00FD79B8_0; 1 drivers
v00FD9B60_0 .net "ctrlUnitOutCode", 9 0, v00FD77A8_0; 1 drivers
v00FD9C10_0 .net "dmOutData", 31 0, L_00FDEEF8; 1 drivers
v00FD9F80_0 .net "exmemOut", 106 0, v00FD4478_0; 1 drivers
v00FD9DC8_0 .net "extSign32", 31 0, L_00FDC428; 1 drivers
v00FD97F0_0 .net "forwardA", 1 0, v00FD58F8_0; 1 drivers
v00FD9D18_0 .net "forwardB", 1 0, v00FD53D0_0; 1 drivers
v00FD9CC0_0 .net "idexOut", 151 0, v00FD5FD8_0; 1 drivers
v00FDA0E0_0 .net "ifidOut", 63 0, v00FD7B70_0; 1 drivers
v00FD99A8_0 .net "imOutData", 31 0, L_00FDB9D8; 1 drivers
v00FD9F28_0 .net "isBranchOut", 0 0, v00FD70E8_0; 1 drivers
v00FD9E78_0 .net "memwbOut", 70 0, v00F9CD90_0; 1 drivers
v00FD9FD8_0 .net "mt1Out", 31 0, v00FD5A00_0; 1 drivers
v00FDA088_0 .net "mt2Out", 31 0, v00FD5798_0; 1 drivers
v00FD9690_0 .net "mt3Out", 31 0, v00FD7198_0; 1 drivers
v00FD9848_0 .net "mt4Out", 31 0, v00FD6ED8_0; 1 drivers
v00FD9950_0 .net "mw32Out", 31 0, L_00FDA9B0; 1 drivers
v00FD9A00_0 .net "mw32_memOut", 31 0, L_00FDF1B8; 1 drivers
v00FD9AB0_0 .net "mw5Out", 4 0, L_00FDED40; 1 drivers
v00FDA558_0 .net "mw9Out", 8 0, L_00FDC320; 1 drivers
v00FDA2F0_0 .net "overflow", 0 0, v00FD4DC0_0; 1 drivers
v00FDA348_0 .net "pc1Out", 31 0, L_00FDBA30; 1 drivers
v00FDA3A0_0 .net "pcInputAddr", 31 0, L_00FDB878; 1 drivers
v00FDA450_0 .net "pcOutAddr", 31 0, v00FD90F8_0; 1 drivers
v00FDA3F8_0 .net "pcPlus4", 31 0, L_00FDB610; 1 drivers
v00FDA298_0 .net "reg1Data", 31 0, L_00FDE0A8; 1 drivers
v00FDA1E8_0 .net "reg2Data", 31 0, L_00FDE188; 1 drivers
v00FDA4A8_0 .net "rst", 0 0, v00FDA608_0; 1 drivers
v00FDA190_0 .net "sl2AddOut", 31 0, L_00FDBA88; 1 drivers
v00FDA500_0 .net "zero", 0 0, v00FD5028_0; 1 drivers
L_00FDB198 .part v00FD7B70_0, 0, 26;
L_00FDB400 .part L_00FDB610, 28, 4;
L_00FDB5B8 .part v00FD77A8_0, 9, 1;
L_00FDBAE0 .part v00FD5FD8_0, 143, 1;
L_00FDB458 .part v00FD5FD8_0, 5, 5;
L_00FDB4B0 .part v00FD7B70_0, 21, 5;
L_00FDB668 .part v00FD7B70_0, 16, 5;
L_00FDBE50 .part v00FD5FD8_0, 0, 5;
L_00FDBFB0 .part v00FD5FD8_0, 145, 1;
L_00FDC0B8 .part v00FD7B70_0, 26, 6;
L_00FDC218 .part v00FD4478_0, 103, 1;
L_00FDC008 .part v00FD4478_0, 0, 5;
L_00FDBEA8 .part v00FD7B70_0, 26, 6;
L_00FDBF00 .part v00FD4478_0, 37, 32;
L_00FDC060 .part v00FD4478_0, 37, 32;
L_00FDBD48 .part v00FD7B70_0, 26, 6;
L_00FDC168 .part v00FD7B70_0, 32, 32;
L_00FDC3D0 .arith/mult 32, L_00FDC428, C4<00000000000000000000000000000100>;
L_00FDBF58 .part v00FD77A8_0, 0, 9;
L_00FDC480 .part v00FD7B70_0, 0, 16;
L_00FDC588 .part v00FD7B70_0, 21, 5;
L_00FDC5E0 .part v00FD7B70_0, 16, 5;
L_00FDC530 .part v00F9CD90_0, 0, 5;
L_00FDBDA0 .part v00F9CD90_0, 69, 1;
L_00FDADD0 .part v00FD7B70_0, 21, 5;
L_00FDAA60 .part v00FD77A8_0, 6, 1;
L_00FDAB10 .part L_00FDC320, 5, 1;
L_00FDA698 .concat [ 1 1 0 0], L_00FDAB10, L_00FDAA60;
L_00FDAD78 .part L_00FDC320, 2, 1;
L_00FDAE28 .part L_00FDC320, 4, 1;
L_00FDABC0 .part L_00FDC320, 3, 1;
L_00FDAFE0 .concat [ 1 1 1 0], L_00FDABC0, L_00FDAE28, L_00FDAD78;
L_00FDB038 .part L_00FDC320, 7, 1;
L_00FDA6F0 .part L_00FDC320, 8, 1;
L_00FDA748 .part L_00FDC320, 1, 1;
L_00FDB0E8 .part L_00FDC320, 0, 1;
L_00FDB090 .concat [ 1 1 1 1], L_00FDB0E8, L_00FDA748, L_00FDA6F0, L_00FDB038;
L_00FDAE80 .part v00FD7B70_0, 32, 32;
L_00FDAED8 .part v00FD7B70_0, 16, 5;
L_00FDAF30 .part v00FD7B70_0, 11, 5;
L_00FDAF88 .part v00FD5FD8_0, 147, 5;
L_00FDA7A0 .part v00FD5FD8_0, 5, 5;
L_00FDAC18 .part v00FD5FD8_0, 0, 5;
L_00FDA7F8 .part v00FD4478_0, 105, 1;
L_00FDAB68 .part v00FD4478_0, 0, 5;
L_00FDB140 .part v00F9CD90_0, 0, 5;
L_00FDA850 .part v00F9CD90_0, 69, 1;
L_00FDA8A8 .part v00FD5FD8_0, 74, 32;
L_00FDAC70 .part v00FD4478_0, 37, 32;
L_00FDACC8 .part v00FD5FD8_0, 42, 32;
L_00FDA900 .part v00FD4478_0, 37, 32;
L_00FDAA08 .part v00FD5FD8_0, 10, 32;
L_00FDAAB8 .part v00FD5FD8_0, 141, 1;
L_00FDEA28 .part v00FD5FD8_0, 10, 6;
L_00FDEAD8 .part v00FD5FD8_0, 139, 1;
L_00FDE6B8 .part v00FD5FD8_0, 138, 1;
L_00FDEC90 .concat [ 1 1 0 0], L_00FDE6B8, L_00FDEAD8;
L_00FDEA80 .part v00FD5FD8_0, 5, 5;
L_00FDF058 .part v00FD5FD8_0, 0, 5;
L_00FDE978 .part v00FD5FD8_0, 140, 1;
L_00FDEF50 .part v00FD5FD8_0, 146, 1;
L_00FDE710 .part v00FD5FD8_0, 145, 1;
L_00FDECE8 .concat [ 1 1 0 0], L_00FDE710, L_00FDEF50;
L_00FDEFA8 .part v00FD5FD8_0, 144, 1;
L_00FDED98 .part v00FD5FD8_0, 143, 1;
L_00FDF0B0 .part v00FD5FD8_0, 142, 1;
L_00FDE8C8 .concat [ 1 1 1 0], L_00FDF0B0, L_00FDED98, L_00FDEFA8;
L_00FDF160 .part v00FD4478_0, 37, 32;
L_00FDF580 .part v00FD4478_0, 5, 32;
L_00FDF898 .part v00FD4478_0, 103, 1;
L_00FDFB58 .part v00FD4478_0, 102, 1;
L_00FDF210 .part v00FD4478_0, 106, 1;
L_00FDF268 .part v00FD4478_0, 105, 1;
L_00FDFC08 .concat [ 1 1 0 0], L_00FDF268, L_00FDF210;
L_00FDF790 .part v00FD4478_0, 37, 32;
L_00FDF8F0 .part v00FD4478_0, 0, 5;
L_00FDF688 .part v00F9CD90_0, 5, 32;
L_00FDF6E0 .part v00F9CD90_0, 37, 32;
L_00FDFAA8 .part v00F9CD90_0, 70, 1;
S_00F8A6E8 .scope module, "mw32_pc1" "muxtwo_32" 4 78, 5 2, S_00F99A28;
 .timescale 0 0;
v00FD8288_0 .net *"_s0", 1 0, L_00FDB350; 1 drivers
v00FD8338_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FD89C0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FD8650_0 .net *"_s6", 0 0, L_00FDB508; 1 drivers
v00FD8BD0_0 .alias "in1", 31 0, v00FDA3F8_0;
v00FD8910_0 .alias "in2", 31 0, v00FD9BB8_0;
v00FD8390_0 .alias "out", 31 0, v00FDA348_0;
v00FD8758_0 .alias "sl", 0 0, v00FD9F28_0;
L_00FDB350 .concat [ 1 1 0 0], v00FD70E8_0, C4<0>;
L_00FDB508 .cmp/eq 2, L_00FDB350, C4<00>;
L_00FDBA30 .functor MUXZ 32, L_00FDC110, L_00FDB610, L_00FDB508, C4<>;
S_00F8A7F8 .scope module, "sl2Add" "SL2Add" 4 79, 6 1, S_00F99A28;
 .timescale 0 0;
v00FD8860_0 .net *"_s1", 23 0, L_00FDB3A8; 1 drivers
v00FD88B8_0 .net *"_s2", 29 0, L_00FDBC40; 1 drivers
v00FD8D30_0 .net *"_s7", 1 0, C4<00>; 1 drivers
v00FD86A8_0 .net "in26", 25 0, L_00FDB198; 1 drivers
v00FD8B20_0 .net "in4", 3 0, L_00FDB400; 1 drivers
v00FD8548_0 .alias "out32", 31 0, v00FDA190_0;
v00FD8968_0 .var "temp", 1 0;
L_00FDB3A8 .part L_00FDB198, 0, 24;
L_00FDBC40 .concat [ 2 24 4 0], v00FD8968_0, L_00FDB3A8, L_00FDB400;
L_00FDBA88 .concat [ 30 2 0 0], L_00FDBC40, C4<00>;
S_00F8A110 .scope module, "mw32_pc2" "muxtwo_32" 4 80, 5 2, S_00F99A28;
 .timescale 0 0;
v00FD91A8_0 .net *"_s0", 1 0, L_00FDB718; 1 drivers
v00FD9200_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FD8D88_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FD8DE0_0 .net *"_s6", 0 0, L_00FDB560; 1 drivers
v00FD82E0_0 .alias "in1", 31 0, v00FDA348_0;
v00FD8A18_0 .alias "in2", 31 0, v00FDA190_0;
v00FD8CD8_0 .alias "out", 31 0, v00FDA3A0_0;
v00FD84F0_0 .net "sl", 0 0, L_00FDB5B8; 1 drivers
L_00FDB718 .concat [ 1 1 0 0], L_00FDB5B8, C4<0>;
L_00FDB560 .cmp/eq 2, L_00FDB718, C4<00>;
L_00FDB878 .functor MUXZ 32, L_00FDBA88, L_00FDBA30, L_00FDB560, C4<>;
S_00F8ACC0 .scope module, "pc" "PC" 4 81, 7 1, S_00F99A28;
 .timescale 0 0;
P_00F96694 .param/l "WIDTH" 7 1, +C4<0100000>;
v00FD8F40_0 .alias "PCWrite", 0 0, v00FD8C28_0;
v00FD9048_0 .alias "clk", 0 0, v00FDA138_0;
v00FD90A0_0 .alias "inAddr", 31 0, v00FDA3A0_0;
v00FD90F8_0 .var "outAddr", 31 0;
v00FD9150_0 .alias "overflow", 0 0, v00FDA2F0_0;
v00FD8F98_0 .alias "rst", 0 0, v00FDA4A8_0;
E_00F96710 .event posedge, v00F9C290_0;
S_00F8A220 .scope module, "add4" "Add4" 4 82, 8 2, S_00F99A28;
 .timescale 0 0;
v00FD81A0_0 .net *"_s0", 32 0, L_00FDB8D0; 1 drivers
v00FD81F8_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FD8FF0_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v00FD8E38_0 .net *"_s6", 32 0, L_00FDBB38; 1 drivers
v00FD8EE8_0 .alias "inAddr", 31 0, v00FDA450_0;
v00FD8E90_0 .alias "outAddr", 31 0, v00FDA3F8_0;
L_00FDB8D0 .concat [ 32 1 0 0], v00FD90F8_0, C4<0>;
L_00FDBB38 .arith/sum 33, L_00FDB8D0, C4<000000000000000000000000000000100>;
L_00FDB610 .part L_00FDBB38, 0, 32;
S_00F8AB28 .scope module, "im" "IM" 4 83, 9 1, S_00F99A28;
 .timescale 0 0;
P_00F966D4 .param/l "WIDTH" 9 1, +C4<0100000>;
v00FD7C78_0 .net *"_s0", 7 0, L_00FDBB90; 1 drivers
v00FD7CD0_0 .net *"_s10", 7 0, L_00FDB6C0; 1 drivers
v00FD7280_0 .net *"_s12", 2 0, C4<010>; 1 drivers
v00FD7330_0 .net *"_s16", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00FD7598_0 .net *"_s17", 31 0, L_00FDB2F8; 1 drivers
v00FD75F0_0 .net *"_s18", 31 0, L_00FDB7C8; 1 drivers
v00FD76A0_0 .net *"_s2", 2 0, C4<011>; 1 drivers
v00FD7750_0 .net *"_s20", 7 0, L_00FDB820; 1 drivers
v00FD7FE8_0 .net *"_s22", 1 0, C4<01>; 1 drivers
v00FD7E30_0 .net *"_s26", 29 0, C4<000000000000000000000000000000>; 1 drivers
v00FD7EE0_0 .net *"_s27", 31 0, L_00FDB928; 1 drivers
v00FD7F38_0 .net *"_s28", 31 0, L_00FDB248; 1 drivers
v00FD7D80_0 .net *"_s30", 7 0, L_00FDB980; 1 drivers
v00FD7F90_0 .net *"_s6", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00FD7DD8_0 .net *"_s7", 31 0, L_00FDB1F0; 1 drivers
v00FD7E88_0 .net *"_s8", 31 0, L_00FDB770; 1 drivers
v00FD80F0_0 .alias "inAddr", 31 0, v00FDA450_0;
v00FD8148 .array "mem", 0 16383, 7 0;
v00FD8040_0 .alias "outContent", 31 0, v00FD99A8_0;
L_00FDBB90 .array/port v00FD8148, L_00FDB770;
L_00FDB1F0 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_00FDB770 .arith/sum 32, v00FD90F8_0, L_00FDB1F0;
L_00FDB6C0 .array/port v00FD8148, L_00FDB7C8;
L_00FDB2F8 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_00FDB7C8 .arith/sum 32, v00FD90F8_0, L_00FDB2F8;
L_00FDB820 .array/port v00FD8148, L_00FDB248;
L_00FDB928 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_00FDB248 .arith/sum 32, v00FD90F8_0, L_00FDB928;
L_00FDB980 .array/port v00FD8148, v00FD90F8_0;
L_00FDB9D8 .concat [ 8 8 8 8], L_00FDB980, L_00FDB820, L_00FDB6C0, L_00FDBB90;
S_00F8ABB0 .scope module, "ifid" "IFID" 4 85, 10 1, S_00F99A28;
 .timescale 0 0;
v00FD7A68_0 .alias "IFFlush", 0 0, v00FD83E8_0;
v00FD7AC0_0 .alias "IFIDWrite", 0 0, v00FD8440_0;
v00FD7490_0 .alias "addr4", 31 0, v00FDA3F8_0;
v00FD7B18_0 .alias "clk", 0 0, v00FDA138_0;
v00FD7388_0 .alias "ins", 31 0, v00FD99A8_0;
v00FD7B70_0 .var "out", 63 0;
v00FD74E8_0 .alias "rst", 0 0, v00FDA4A8_0;
S_00F8AE58 .scope module, "hazardCheck" "HazardCheckUnit" 4 87, 11 1, S_00F99A28;
 .timescale 0 0;
v00FD7648_0 .net "EXMEMRead", 0 0, L_00FDC218; 1 drivers
v00FD76F8_0 .net "EXMEMRt", 4 0, L_00FDC008; 1 drivers
v00FD7800_0 .net "IDEXMemRead", 0 0, L_00FDBAE0; 1 drivers
v00FD73E0_0 .net "IDEXRd", 4 0, L_00FDBE50; 1 drivers
v00FD7540_0 .net "IDEXRegWrite", 0 0, L_00FDBFB0; 1 drivers
v00FD7858_0 .net "IDEXRt", 4 0, L_00FDB458; 1 drivers
v00FD7D28_0 .net "IFIDRs", 4 0, L_00FDB4B0; 1 drivers
v00FD7960_0 .net "IFIDRt", 4 0, L_00FDB668; 1 drivers
v00FD78B0_0 .var "IFIDWrite", 0 0;
v00FD7908_0 .var "PCWrite", 0 0;
v00FD7C20_0 .alias "clk", 0 0, v00FDA138_0;
v00FD79B8_0 .var "ctrlSetZero", 0 0;
v00FD7A10_0 .net "opcode", 5 0, L_00FDC0B8; 1 drivers
E_00F96610/0 .event edge, v00F9C290_0, v00FD7540_0, v00FD73E0_0, v00FD7960_0;
E_00F96610/1 .event edge, v00FD7D28_0, v00FD7858_0, v00FD7800_0, v00FD7A10_0;
E_00F96610 .event/or E_00F96610/0, E_00F96610/1;
S_00F994D8 .scope module, "controlunit" "controlUnit" 4 88, 12 1, S_00F99A28;
 .timescale 0 0;
v00FD7438_0 .net "clk", 0 0, C4<z>; 0 drivers
v00FD7BC8_0 .net "inCode", 5 0, L_00FDBEA8; 1 drivers
v00FD72D8_0 .alias "outCode", 9 0, v00FD9B60_0;
v00FD77A8_0 .var "result", 9 0;
E_00F961F0 .event edge, v00FD7BC8_0;
S_00F99450 .scope module, "mt3" "muxthree" 4 89, 13 1, S_00F99A28;
 .timescale 0 0;
v00FD6FE0_0 .alias "in1", 31 0, v00FDA298_0;
v00FD7140_0 .alias "in2", 31 0, v00FD9A00_0;
v00FD6F30_0 .net "in3", 31 0, L_00FDBF00; 1 drivers
v00FD7198_0 .var "out", 31 0;
v00FD71F0_0 .alias "sl", 1 0, v00FD97F0_0;
E_00F96190 .event edge, v00FD6F30_0, v00F9CC30_0, v00FD5DC8_0, v00FD5638_0;
S_00F993C8 .scope module, "mt4" "muxthree" 4 90, 13 1, S_00F99A28;
 .timescale 0 0;
v00FD6E80_0 .alias "in1", 31 0, v00FDA1E8_0;
v00FD6F88_0 .alias "in2", 31 0, v00FD9A00_0;
v00FD6DD0_0 .net "in3", 31 0, L_00FDC060; 1 drivers
v00FD6ED8_0 .var "out", 31 0;
v00FD6E28_0 .alias "sl", 1 0, v00FD9D18_0;
E_00F95FF0 .event edge, v00FD6DD0_0, v00F9CC30_0, v00FD5ED0_0, v00FD52C8_0;
S_00F98C58 .scope module, "isBranch" "IsBranch" 4 91, 14 1, S_00F99A28;
 .timescale 0 0;
v00FD6AB8_0 .var "IFFlush", 0 0;
v00FD6D78_0 .alias "in1", 31 0, v00FD9690_0;
v00FD7090_0 .alias "in2", 31 0, v00FD9848_0;
v00FD7038_0 .net "opcode", 5 0, L_00FDBD48; 1 drivers
v00FD70E8_0 .var "out", 0 0;
E_00F96270 .event edge, v00FD7038_0, v00FD7090_0, v00FD6D78_0;
S_00F9A198 .scope module, "addBranch" "AddBranch" 4 92, 15 2, S_00F99A28;
 .timescale 0 0;
v00FD6590_0 .net "inAddr_add", 31 0, L_00FDC168; 1 drivers
v00FD67A0_0 .net "inAddr_sl2", 31 0, L_00FDC3D0; 1 drivers
v00FD6B68_0 .alias "outAddr", 31 0, v00FD9BB8_0;
L_00FDC110 .arith/sum 32, L_00FDC168, L_00FDC3D0;
S_00F9A088 .scope module, "mw9" "muxtwo_9" 4 93, 16 1, S_00F99A28;
 .timescale 0 0;
v00FD62D0_0 .net *"_s0", 1 0, L_00FDC1C0; 1 drivers
v00FD6BC0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FD6A08_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FD6328_0 .net *"_s6", 0 0, L_00FDC270; 1 drivers
v00FD6A60_0 .net "in1", 8 0, L_00FDBF58; 1 drivers
v00FD66F0_0 .net "in2", 8 0, C4<000000000>; 1 drivers
v00FD64E0_0 .alias "out", 8 0, v00FDA558_0;
v00FD6538_0 .alias "sl", 0 0, v00FD9E20_0;
L_00FDC1C0 .concat [ 1 1 0 0], v00FD79B8_0, C4<0>;
L_00FDC270 .cmp/eq 2, L_00FDC1C0, C4<00>;
L_00FDC320 .functor MUXZ 9, C4<000000000>, L_00FDBF58, L_00FDC270, C4<>;
S_00F9A000 .scope module, "signext" "signExt" 4 94, 17 1, S_00F99A28;
 .timescale 0 0;
v00FD63D8_0 .net *"_s1", 0 0, L_00FDBCF0; 1 drivers
v00FD67F8_0 .net *"_s10", 15 0, C4<0000000000000000>; 1 drivers
v00FD6698_0 .net *"_s12", 15 0, C4<1111111111111111>; 1 drivers
v00FD6430_0 .net *"_s2", 1 0, L_00FDC4D8; 1 drivers
v00FD6C70_0 .net *"_s5", 0 0, C4<0>; 1 drivers
v00FD6B10_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v00FD6CC8_0 .net *"_s8", 0 0, L_00FDC378; 1 drivers
v00FD65E8_0 .net "in1", 15 0, L_00FDC480; 1 drivers
v00FD6D20_0 .alias "out", 31 0, v00FD9DC8_0;
v00FD6488_0 .net "temp", 15 0, L_00FDBC98; 1 drivers
L_00FDBCF0 .part L_00FDC480, 15, 1;
L_00FDC4D8 .concat [ 1 1 0 0], L_00FDBCF0, C4<0>;
L_00FDC378 .cmp/eq 2, L_00FDC4D8, C4<00>;
L_00FDBC98 .functor MUXZ 16, C4<1111111111111111>, C4<0000000000000000>, L_00FDC378, C4<>;
L_00FDC428 .concat [ 16 16 0 0], L_00FDC480, L_00FDBC98;
S_00F9A3B8 .scope module, "regHeap" "RegHeap" 4 95, 18 1, S_00F99A28;
 .timescale 0 0;
L_00FDE0A8 .functor BUFZ 32, L_00FDC2C8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00FDE188 .functor BUFZ 32, L_00FDBDF8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00FD5E78_0 .net *"_s0", 31 0, L_00FDC2C8; 1 drivers
v00FD6850_0 .net *"_s4", 31 0, L_00FDBDF8; 1 drivers
v00FD6C18_0 .alias "clk", 0 0, v00FDA138_0;
v00FD68A8 .array "mem", 0 31, 31 0;
v00FD6900_0 .net "readReg1", 4 0, L_00FDC588; 1 drivers
v00FD6640_0 .net "readReg2", 4 0, L_00FDC5E0; 1 drivers
v00FD6748_0 .alias "reg1Data", 31 0, v00FDA298_0;
v00FD6958_0 .alias "reg2Data", 31 0, v00FDA1E8_0;
v00FD6380_0 .net "regWrite", 0 0, L_00FDBDA0; 1 drivers
v00FD69B0_0 .alias "writeData", 31 0, v00FD9A00_0;
v00FD6278_0 .net "writeReg", 4 0, L_00FDC530; 1 drivers
E_00F96130/0 .event edge, v00F9CC30_0;
E_00F96130/1 .event posedge, v00F9C290_0;
E_00F96130 .event/or E_00F96130/0, E_00F96130/1;
L_00FDC2C8 .array/port v00FD68A8, L_00FDC588;
L_00FDBDF8 .array/port v00FD68A8, L_00FDC5E0;
S_00F9A2A8 .scope module, "idex" "IDEX" 4 97, 19 1, S_00F99A28;
 .timescale 0 0;
v00FD60E0_0 .net "add4", 31 0, L_00FDAE80; 1 drivers
v00FD5F80_0 .alias "clk", 0 0, v00FDA138_0;
v00FD5E20_0 .net "ex", 3 0, L_00FDB090; 1 drivers
v00FD5D70_0 .net "m", 2 0, L_00FDAFE0; 1 drivers
v00FD5FD8_0 .var "out", 151 0;
v00FD6030_0 .net "rd", 4 0, L_00FDAF30; 1 drivers
v00FD5DC8_0 .alias "readData1", 31 0, v00FDA298_0;
v00FD5ED0_0 .alias "readData2", 31 0, v00FDA1E8_0;
v00FD6088_0 .net "rs", 4 0, L_00FDADD0; 1 drivers
v00FD6138_0 .alias "rst", 0 0, v00FDA4A8_0;
v00FD5F28_0 .net "rt", 4 0, L_00FDAED8; 1 drivers
v00FD6190_0 .alias "signExt", 31 0, v00FD9DC8_0;
v00FD61E8_0 .net "wb", 1 0, L_00FDA698; 1 drivers
S_00F99EF0 .scope module, "swapUnit" "SwapUnit" 4 99, 20 1, S_00F99A28;
 .timescale 0 0;
v00FD5378_0 .net "EXMEMregWrite", 0 0, L_00FDA7F8; 1 drivers
v00FD5A58_0 .net "EXMEMregisterRd", 4 0, L_00FDAB68; 1 drivers
v00FD5AB0_0 .net "MEMWBregWrite", 0 0, L_00FDA850; 1 drivers
v00FD5B60_0 .net "MEMWBregisterRd", 4 0, L_00FDB140; 1 drivers
v00FD58F8_0 .var "forwardA", 1 0;
v00FD53D0_0 .var "forwardB", 1 0;
v00FD5C68_0 .net "rd", 4 0, L_00FDAC18; 1 drivers
v00FD5428_0 .net "rs", 4 0, L_00FDAF88; 1 drivers
v00FD5588_0 .alias "rst", 0 0, v00FDA4A8_0;
v00FD55E0_0 .net "rt", 4 0, L_00FDA7A0; 1 drivers
E_00F962B0/0 .event edge, v00F9D208_0, v00FD52C8_0, v00FD5638_0, v00FD5AB0_0;
E_00F962B0/1 .event edge, v00FD5B60_0, v00FD5A58_0, v00FD5378_0, v00FD5C68_0;
E_00F962B0/2 .event edge, v00FD55E0_0, v00FD5428_0;
E_00F962B0 .event/or E_00F962B0/0, E_00F962B0/1, E_00F962B0/2;
S_00F9A110 .scope module, "mt1" "muxthree" 4 100, 13 1, S_00F99A28;
 .timescale 0 0;
v00FD58A0_0 .net "in1", 31 0, L_00FDA8A8; 1 drivers
v00FD5C10_0 .alias "in2", 31 0, v00FD9A00_0;
v00FD5480_0 .net "in3", 31 0, L_00FDAC70; 1 drivers
v00FD5A00_0 .var "out", 31 0;
v00FD5638_0 .alias "sl", 1 0, v00FD97F0_0;
E_00F95C30 .event edge, v00FD5480_0, v00F9CC30_0, v00FD58A0_0, v00FD5638_0;
S_00F99E68 .scope module, "mt2" "muxthree" 4 101, 13 1, S_00F99A28;
 .timescale 0 0;
v00FD5BB8_0 .net "in1", 31 0, L_00FDACC8; 1 drivers
v00FD5848_0 .alias "in2", 31 0, v00FD9A00_0;
v00FD5320_0 .net "in3", 31 0, L_00FDA900; 1 drivers
v00FD5798_0 .var "out", 31 0;
v00FD52C8_0 .alias "sl", 1 0, v00FD9D18_0;
E_00F95C90 .event edge, v00FD5320_0, v00F9CC30_0, v00FD5BB8_0, v00FD52C8_0;
S_00F99BC0 .scope module, "mw32" "muxtwo_32" 4 102, 5 2, S_00F99A28;
 .timescale 0 0;
v00FD5D18_0 .net *"_s0", 1 0, L_00FDA958; 1 drivers
v00FD5690_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FD5B08_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FD5530_0 .net *"_s6", 0 0, L_00FDAD20; 1 drivers
v00FD5950_0 .alias "in1", 31 0, v00FDA088_0;
v00FD5740_0 .net "in2", 31 0, L_00FDAA08; 1 drivers
v00FD56E8_0 .alias "out", 31 0, v00FD9950_0;
v00FD59A8_0 .net "sl", 0 0, L_00FDAAB8; 1 drivers
L_00FDA958 .concat [ 1 1 0 0], L_00FDAAB8, C4<0>;
L_00FDAD20 .cmp/eq 2, L_00FDA958, C4<00>;
L_00FDA9B0 .functor MUXZ 32, L_00FDAA08, v00FD5798_0, L_00FDAD20, C4<>;
S_00F99CD0 .scope module, "aluControl" "ALUControl" 4 103, 21 1, S_00F99A28;
 .timescale 0 0;
v00FD5CC0_0 .var "aluctrl", 3 0;
v00FD54D8_0 .net "aluop", 1 0, L_00FDEC90; 1 drivers
v00FD57F0_0 .net "clk", 0 0, C4<z>; 0 drivers
v00FD5270_0 .net "func", 5 0, L_00FDEA28; 1 drivers
E_00F953D0 .event edge, v00FD5130_0, v00FD54D8_0, v00FD5270_0;
S_00F9A5D8 .scope module, "alu" "ALU" 4 104, 22 1, S_00F99A28;
 .timescale 0 0;
v00FD5080_0 .net "clk", 0 0, C4<z>; 0 drivers
v00FD5130_0 .alias "ctrl", 3 0, v00FD9D70_0;
v00FD51E0_0 .alias "in1", 31 0, v00FD9FD8_0;
v00FD4F20_0 .alias "in2", 31 0, v00FD9950_0;
v00FD4F78_0 .alias "out", 31 0, v00FD9B08_0;
v00FD4DC0_0 .var "overflow", 0 0;
v00FD4FD0_0 .var "result", 31 0;
v00FD5028_0 .var "zero", 0 0;
E_00F954F0 .event edge, v00FD5130_0, v00FD4F20_0, v00FD51E0_0;
S_00F999A0 .scope module, "mw5" "muxtwo_5" 4 105, 23 1, S_00F99A28;
 .timescale 0 0;
v00FD4318_0 .net *"_s0", 1 0, L_00FDE7C0; 1 drivers
v00FD45D8_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FD4E18_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FD4EC8_0 .net *"_s6", 0 0, L_00FDE818; 1 drivers
v00FD4E70_0 .net "in1", 4 0, L_00FDEA80; 1 drivers
v00FD50D8_0 .net "in2", 4 0, L_00FDF058; 1 drivers
v00FD4D68_0 .alias "out", 4 0, v00FD9AB0_0;
v00FD5188_0 .net "sl", 0 0, L_00FDE978; 1 drivers
L_00FDE7C0 .concat [ 1 1 0 0], L_00FDE978, C4<0>;
L_00FDE818 .cmp/eq 2, L_00FDE7C0, C4<00>;
L_00FDED40 .functor MUXZ 5, L_00FDF058, L_00FDEA80, L_00FDE818, C4<>;
S_00F99DE0 .scope module, "exmem" "EXMEM" 4 107, 24 1, S_00F99A28;
 .timescale 0 0;
v00FD4630_0 .alias "addBranch", 31 0, v00FD9BB8_0;
v00FD4738_0 .alias "aluResult", 31 0, v00FD9B08_0;
v00FD4CB8_0 .alias "aluZero", 0 0, v00FDA500_0;
v00FD4420_0 .alias "clk", 0 0, v00FDA138_0;
v00FD4D10_0 .net "m", 2 0, L_00FDE8C8; 1 drivers
v00FD46E0_0 .alias "mw5Out", 4 0, v00FD9AB0_0;
v00FD4478_0 .var "out", 106 0;
v00FD4268_0 .alias "readData2", 31 0, v00FDA088_0;
v00FD42C0_0 .alias "rst", 0 0, v00FDA4A8_0;
v00FD4580_0 .net "wb", 1 0, L_00FDECE8; 1 drivers
S_00F99918 .scope module, "dm" "DM" 4 109, 25 1, S_00F99A28;
 .timescale 0 0;
v00F9CE40_0 .net *"_s0", 2 0, L_00FDEB88; 1 drivers
v00F9CEF0_0 .net *"_s10", 2 0, C4<011>; 1 drivers
v00F9D050_0 .net *"_s14", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00F9CDE8_0 .net *"_s15", 31 0, L_00FDF108; 1 drivers
v00F9D1B0_0 .net *"_s16", 31 0, L_00FDE768; 1 drivers
v00F9D100_0 .net *"_s18", 7 0, L_00FDE870; 1 drivers
v00F9D158_0 .net *"_s20", 2 0, C4<010>; 1 drivers
v00F9CE98_0 .net *"_s24", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00F9CFA0_0 .net *"_s25", 31 0, L_00FDE9D0; 1 drivers
v00FD4A50_0 .net *"_s26", 31 0, L_00FDEDF0; 1 drivers
v00FD4790_0 .net *"_s28", 7 0, L_00FDEB30; 1 drivers
v00FD4948_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v00FD43C8_0 .net *"_s30", 1 0, C4<01>; 1 drivers
v00FD4370_0 .net *"_s34", 29 0, C4<000000000000000000000000000000>; 1 drivers
v00FD4AA8_0 .net *"_s35", 31 0, L_00FDEBE0; 1 drivers
v00FD44D0_0 .net *"_s36", 31 0, L_00FDEC38; 1 drivers
v00FD49F8_0 .net *"_s38", 7 0, L_00FDEE48; 1 drivers
v00FD4B00_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v00FD4B58_0 .net *"_s40", 31 0, L_00FDEEA0; 1 drivers
v00FD4BB0_0 .net *"_s42", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v00FD4840_0 .net *"_s6", 0 0, L_00FDE920; 1 drivers
v00FD49A0_0 .net *"_s8", 7 0, L_00FDF000; 1 drivers
v00FD4C08_0 .alias "clk", 0 0, v00FDA138_0;
v00FD47E8_0 .net "inAddr", 31 0, L_00FDF160; 1 drivers
v00FD4898 .array "mem", 0 1023, 7 0;
v00FD4528_0 .net "memRead", 0 0, L_00FDF898; 1 drivers
v00FD4688_0 .net "memWrite", 0 0, L_00FDFB58; 1 drivers
v00FD4C60_0 .alias "outData", 31 0, v00FD9C10_0;
v00FD48F0_0 .net "writeData", 31 0, L_00FDF580; 1 drivers
E_00F95610 .event edge, v00FD47E8_0;
L_00FDEB88 .concat [ 1 2 0 0], L_00FDF898, C4<00>;
L_00FDE920 .cmp/eq 3, L_00FDEB88, C4<001>;
L_00FDF000 .array/port v00FD4898, L_00FDE768;
L_00FDF108 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_00FDE768 .arith/sum 32, L_00FDF160, L_00FDF108;
L_00FDE870 .array/port v00FD4898, L_00FDEDF0;
L_00FDE9D0 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_00FDEDF0 .arith/sum 32, L_00FDF160, L_00FDE9D0;
L_00FDEB30 .array/port v00FD4898, L_00FDEC38;
L_00FDEBE0 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_00FDEC38 .arith/sum 32, L_00FDF160, L_00FDEBE0;
L_00FDEE48 .array/port v00FD4898, L_00FDF160;
L_00FDEEA0 .concat [ 8 8 8 8], L_00FDEE48, L_00FDEB30, L_00FDE870, L_00FDF000;
L_00FDEEF8 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_00FDEEA0, L_00FDE920, C4<>;
S_00F9A550 .scope module, "memwb" "MEMWB" 4 111, 26 1, S_00F99A28;
 .timescale 0 0;
v00F9CCE0_0 .net "aluResult", 31 0, L_00FDF790; 1 drivers
v00F9C290_0 .alias "clk", 0 0, v00FDA138_0;
v00F9CD90_0 .var "out", 70 0;
v00F9CFF8_0 .alias "readData", 31 0, v00FD9C10_0;
v00F9D208_0 .alias "rst", 0 0, v00FDA4A8_0;
v00F9D0A8_0 .net "rtd", 4 0, L_00FDF8F0; 1 drivers
v00F9CF48_0 .net "wb", 1 0, L_00FDFC08; 1 drivers
E_00F95350/0 .event edge, v00F9D208_0;
E_00F95350/1 .event posedge, v00F9C290_0;
E_00F95350 .event/or E_00F95350/0, E_00F95350/1;
S_00F99F78 .scope module, "mw32_mem" "muxtwo_32" 4 113, 5 2, S_00F99A28;
 .timescale 0 0;
v00F9C918_0 .net *"_s0", 1 0, L_00FDF9A0; 1 drivers
v00F9C970_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00F9C9C8_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00F9CA78_0 .net *"_s6", 0 0, L_00FDF2C0; 1 drivers
v00F9CB80_0 .net "in1", 31 0, L_00FDF688; 1 drivers
v00F9CBD8_0 .net "in2", 31 0, L_00FDF6E0; 1 drivers
v00F9CC30_0 .alias "out", 31 0, v00FD9A00_0;
v00F9CC88_0 .net "sl", 0 0, L_00FDFAA8; 1 drivers
L_00FDF9A0 .concat [ 1 1 0 0], L_00FDFAA8, C4<0>;
L_00FDF2C0 .cmp/eq 2, L_00FDF9A0, C4<00>;
L_00FDF1B8 .functor MUXZ 32, L_00FDF6E0, L_00FDF688, L_00FDF2C0, C4<>;
    .scope S_00F8A7F8;
T_0 ;
    %set/v v00FD8968_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_00F8ACC0;
T_1 ;
    %movi 8, 12288, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD90F8_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_00F8ACC0;
T_2 ;
    %wait E_00F96710;
    %load/v 8, v00FD8F98_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_2.0, 4;
    %movi 8, 12288, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD90F8_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v00FD9150_0, 1;
    %jmp/0xz  T_2.2, 8;
    %movi 8, 13824, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD90F8_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v00FD8F40_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_2.4, 4;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v00FD90A0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD90F8_0, 0, 8;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00F8AB28;
T_3 ;
    %vpi_call 9 10 "$readmemh", "./testcase/selectSort.data", v00FD8148;
    %end;
    .thread T_3;
    .scope S_00F8ABB0;
T_4 ;
    %ix/load 0, 64, 0;
    %assign/v0 v00FD7B70_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_00F8ABB0;
T_5 ;
    %wait E_00F95350;
    %load/v 8, v00FD74E8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v00FD7B70_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00FD7AC0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v00FD7A68_0, 1;
    %jmp/0xz  T_5.4, 8;
    %mov 8, 0, 32;
    %load/v 40, v00FD7490_0, 32;
    %ix/load 0, 64, 0;
    %assign/v0 v00FD7B70_0, 0, 8;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v00FD7388_0, 32;
    %load/v 40, v00FD7490_0, 32;
    %ix/load 0, 64, 0;
    %assign/v0 v00FD7B70_0, 0, 8;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00F8AE58;
T_6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD7908_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD78B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD79B8_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_00F8AE58;
T_7 ;
    %wait E_00F96610;
    %load/v 8, v00FD7A10_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v00FD7800_0, 1;
    %load/v 9, v00FD7858_0, 5;
    %load/v 14, v00FD7D28_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v00FD7858_0, 5;
    %load/v 15, v00FD7960_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD7908_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD78B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD79B8_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v00FD7540_0, 1;
    %load/v 9, v00FD73E0_0, 5;
    %load/v 14, v00FD7D28_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v00FD73E0_0, 5;
    %load/v 15, v00FD7960_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD7908_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD78B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD79B8_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD7908_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD78B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD79B8_0, 0, 0;
T_7.5 ;
T_7.3 ;
    %load/v 8, v00FD7648_0, 1;
    %load/v 9, v00FD76F8_0, 5;
    %load/v 14, v00FD7D28_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v00FD76F8_0, 5;
    %load/v 15, v00FD7960_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD7908_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD78B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD79B8_0, 0, 1;
T_7.6 ;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00FD7800_0, 1;
    %load/v 9, v00FD7858_0, 5;
    %load/v 14, v00FD7D28_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v00FD7858_0, 5;
    %load/v 15, v00FD7960_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD7908_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD78B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD79B8_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD7908_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD78B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD79B8_0, 0, 0;
T_7.9 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00F994D8;
T_8 ;
    %wait E_00F961F0;
    %load/v 8, v00FD7BC8_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_8.3, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_8.4, 6;
    %ix/load 0, 10, 0;
    %assign/v0 v00FD77A8_0, 0, 0;
    %jmp T_8.6;
T_8.0 ;
    %movi 8, 290, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00FD77A8_0, 0, 8;
    %jmp T_8.6;
T_8.1 ;
    %movi 8, 240, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00FD77A8_0, 0, 8;
    %jmp T_8.6;
T_8.2 ;
    %movi 8, 136, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00FD77A8_0, 0, 8;
    %jmp T_8.6;
T_8.3 ;
    %movi 8, 5, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00FD77A8_0, 0, 8;
    %jmp T_8.6;
T_8.4 ;
    %movi 8, 512, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00FD77A8_0, 0, 8;
    %jmp T_8.6;
T_8.6 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00F99450;
T_9 ;
    %wait E_00F96190;
    %load/v 8, v00FD71F0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/v 8, v00FD6FE0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD7198_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00FD71F0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_9.2, 4;
    %load/v 8, v00FD7140_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD7198_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v00FD71F0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_9.4, 4;
    %load/v 8, v00FD6F30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD7198_0, 0, 8;
    %jmp T_9.5;
T_9.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD7198_0, 0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00F993C8;
T_10 ;
    %wait E_00F95FF0;
    %load/v 8, v00FD6E28_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/v 8, v00FD6E80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD6ED8_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v00FD6E28_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_10.2, 4;
    %load/v 8, v00FD6F88_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD6ED8_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v00FD6E28_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_10.4, 4;
    %load/v 8, v00FD6DD0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD6ED8_0, 0, 8;
    %jmp T_10.5;
T_10.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD6ED8_0, 0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00F98C58;
T_11 ;
    %wait E_00F96270;
    %load/v 8, v00FD7038_0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/0xz  T_11.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD6AB8_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00FD7038_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/0xz  T_11.2, 4;
    %load/v 8, v00FD6D78_0, 32;
    %load/v 40, v00FD7090_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_11.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD70E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD6AB8_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD70E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD6AB8_0, 0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD70E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD6AB8_0, 0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00F9A3B8;
T_12 ;
    %vpi_call 18 15 "$readmemh", "regHeapData.data", v00FD68A8;
    %end;
    .thread T_12;
    .scope S_00F9A3B8;
T_13 ;
    %wait E_00F96130;
    %load/v 8, v00FD6380_0, 1;
    %jmp/0xz  T_13.0, 8;
    %load/v 8, v00FD69B0_0, 32;
    %ix/getv 3, v00FD6278_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00FD68A8, 0, 8;
t_0 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00F9A2A8;
T_14 ;
    %ix/load 0, 152, 0;
    %assign/v0 v00FD5FD8_0, 0, 0;
    %end;
    .thread T_14;
    .scope S_00F9A2A8;
T_15 ;
    %wait E_00F95350;
    %load/v 8, v00FD6138_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 152, 0;
    %assign/v0 v00FD5FD8_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v00FD6030_0, 5;
    %load/v 13, v00FD5F28_0, 5;
    %load/v 18, v00FD6190_0, 32;
    %load/v 50, v00FD5ED0_0, 32;
    %load/v 82, v00FD5DC8_0, 32;
    %load/v 114, v00FD60E0_0, 32;
    %load/v 146, v00FD5E20_0, 4;
    %load/v 150, v00FD5D70_0, 3;
    %load/v 153, v00FD61E8_0, 2;
    %load/v 155, v00FD6088_0, 5;
    %ix/load 0, 152, 0;
    %assign/v0 v00FD5FD8_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00F99EF0;
T_16 ;
    %wait E_00F962B0;
    %load/v 8, v00FD5588_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v00FD58F8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v00FD53D0_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v00FD5AB0_0, 1;
    %load/v 9, v00FD5B60_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FD5378_0, 1;
    %load/v 10, v00FD5A58_0, 5;
    %mov 15, 0, 1;
    %cmpi/u 10, 0, 6;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %load/v 10, v00FD5A58_0, 5;
    %load/v 15, v00FD5428_0, 5;
    %cmp/u 10, 15, 5;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00FD5B60_0, 5;
    %load/v 14, v00FD5428_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.2, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00FD58F8_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v00FD5378_0, 1;
    %load/v 9, v00FD5A58_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FD5A58_0, 5;
    %load/v 14, v00FD5428_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.4, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00FD58F8_0, 0, 8;
    %jmp T_16.5;
T_16.4 ;
    %ix/load 0, 2, 0;
    %assign/v0 v00FD58F8_0, 0, 0;
T_16.5 ;
T_16.3 ;
    %load/v 8, v00FD5AB0_0, 1;
    %load/v 9, v00FD5B60_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FD5378_0, 1;
    %load/v 10, v00FD5A58_0, 5;
    %mov 15, 0, 1;
    %cmpi/u 10, 0, 6;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %load/v 10, v00FD5A58_0, 5;
    %load/v 15, v00FD55E0_0, 5;
    %cmp/u 10, 15, 5;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00FD5B60_0, 5;
    %load/v 14, v00FD55E0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.6, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00FD53D0_0, 0, 8;
    %jmp T_16.7;
T_16.6 ;
    %load/v 8, v00FD5378_0, 1;
    %load/v 9, v00FD5A58_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FD5A58_0, 5;
    %load/v 14, v00FD55E0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.8, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00FD53D0_0, 0, 8;
    %jmp T_16.9;
T_16.8 ;
    %ix/load 0, 2, 0;
    %assign/v0 v00FD53D0_0, 0, 0;
T_16.9 ;
T_16.7 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00F9A110;
T_17 ;
    %wait E_00F95C30;
    %load/v 8, v00FD5638_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v00FD58A0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD5A00_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v00FD5638_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_17.2, 4;
    %load/v 8, v00FD5C10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD5A00_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v00FD5638_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_17.4, 4;
    %load/v 8, v00FD5480_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD5A00_0, 0, 8;
    %jmp T_17.5;
T_17.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD5A00_0, 0, 0;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00F99E68;
T_18 ;
    %wait E_00F95C90;
    %load/v 8, v00FD52C8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %load/v 8, v00FD5BB8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD5798_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v00FD52C8_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_18.2, 4;
    %load/v 8, v00FD5848_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD5798_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v00FD52C8_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_18.4, 4;
    %load/v 8, v00FD5320_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD5798_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FD5798_0, 0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00F99CD0;
T_19 ;
    %wait E_00F953D0;
    %load/v 8, v00FD54D8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FD5CC0_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v00FD54D8_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_19.2, 4;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FD5CC0_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v00FD54D8_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_19.4, 4;
    %load/v 8, v00FD5270_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_19.6, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_19.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_19.8, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_19.9, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_19.10, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v00FD5CC0_0, 0, 0;
    %jmp T_19.12;
T_19.6 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FD5CC0_0, 0, 8;
    %jmp T_19.12;
T_19.7 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FD5CC0_0, 0, 8;
    %jmp T_19.12;
T_19.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FD5CC0_0, 0, 0;
    %jmp T_19.12;
T_19.9 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FD5CC0_0, 0, 8;
    %jmp T_19.12;
T_19.10 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FD5CC0_0, 0, 8;
    %jmp T_19.12;
T_19.12 ;
    %jmp T_19.5;
T_19.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FD5CC0_0, 0, 0;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00F9A5D8;
T_20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD5028_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD4DC0_0, 0, 0;
    %end;
    .thread T_20;
    .scope S_00F9A5D8;
T_21 ;
    %wait E_00F954F0;
    %load/v 8, v00FD5130_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_21.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_21.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_21.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_21.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_21.5, 6;
    %set/v v00FD4FD0_0, 0, 32;
    %jmp T_21.7;
T_21.0 ;
    %load/v 8, v00FD51E0_0, 32;
    %load/v 40, v00FD4F20_0, 32;
    %and 8, 40, 32;
    %set/v v00FD4FD0_0, 8, 32;
    %jmp T_21.7;
T_21.1 ;
    %load/v 8, v00FD51E0_0, 32;
    %load/v 40, v00FD4F20_0, 32;
    %or 8, 40, 32;
    %set/v v00FD4FD0_0, 8, 32;
    %jmp T_21.7;
T_21.2 ;
    %load/v 8, v00FD51E0_0, 32;
    %load/v 40, v00FD4F20_0, 32;
    %add 8, 40, 32;
    %set/v v00FD4FD0_0, 8, 32;
    %jmp T_21.7;
T_21.3 ;
    %load/v 8, v00FD51E0_0, 32;
    %load/v 40, v00FD4F20_0, 32;
    %sub 8, 40, 32;
    %set/v v00FD4FD0_0, 8, 32;
    %jmp T_21.7;
T_21.4 ;
    %load/v 8, v00FD51E0_0, 32;
    %load/v 40, v00FD4F20_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_21.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_21.10, 8;
T_21.8 ; End of true expr.
    %jmp/0  T_21.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_21.10;
T_21.9 ;
    %mov 9, 0, 32; Return false value
T_21.10 ;
    %set/v v00FD4FD0_0, 9, 32;
    %jmp T_21.7;
T_21.5 ;
    %load/v 40, v00FD51E0_0, 32;
    %load/v 72, v00FD4F20_0, 32;
    %or 40, 72, 32;
    %nor/r 40, 40, 32;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v00FD4FD0_0, 8, 32;
    %jmp T_21.7;
T_21.7 ;
    %load/v 8, v00FD4FD0_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %jmp/0  T_21.11, 8;
    %mov 9, 1, 1;
    %jmp/1  T_21.13, 8;
T_21.11 ; End of true expr.
    %jmp/0  T_21.12, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_21.13;
T_21.12 ;
    %mov 9, 0, 1; Return false value
T_21.13 ;
    %set/v v00FD5028_0, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.14, 4;
    %load/x1p 10, v00FD51E0_0, 1;
    %jmp T_21.15;
T_21.14 ;
    %mov 10, 2, 1;
T_21.15 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.16, 4;
    %load/x1p 11, v00FD4F20_0, 1;
    %jmp T_21.17;
T_21.16 ;
    %mov 11, 2, 1;
T_21.17 ;
    %mov 9, 11, 1; Move signal select into place
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.18, 4;
    %load/x1p 12, v00FD4FD0_0, 1;
    %jmp T_21.19;
T_21.18 ;
    %mov 12, 2, 1;
T_21.19 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FD5130_0, 4;
    %cmpi/u 9, 2, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.20, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD4DC0_0, 0, 1;
T_21.20 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.22, 4;
    %load/x1p 11, v00FD51E0_0, 1;
    %jmp T_21.23;
T_21.22 ;
    %mov 11, 2, 1;
T_21.23 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.24, 4;
    %load/x1p 12, v00FD4F20_0, 1;
    %jmp T_21.25;
T_21.24 ;
    %mov 12, 2, 1;
T_21.25 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.26, 4;
    %load/x1p 11, v00FD4FD0_0, 1;
    %jmp T_21.27;
T_21.26 ;
    %mov 11, 2, 1;
T_21.27 ;
    %mov 9, 11, 1; Move signal select into place
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FD5130_0, 4;
    %cmpi/u 9, 2, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.28, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD4DC0_0, 0, 1;
T_21.28 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.30, 4;
    %load/x1p 10, v00FD51E0_0, 1;
    %jmp T_21.31;
T_21.30 ;
    %mov 10, 2, 1;
T_21.31 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.32, 4;
    %load/x1p 12, v00FD4F20_0, 1;
    %jmp T_21.33;
T_21.32 ;
    %mov 12, 2, 1;
T_21.33 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.34, 4;
    %load/x1p 12, v00FD4FD0_0, 1;
    %jmp T_21.35;
T_21.34 ;
    %mov 12, 2, 1;
T_21.35 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FD5130_0, 4;
    %cmpi/u 9, 6, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.36, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD4DC0_0, 0, 1;
T_21.36 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.38, 4;
    %load/x1p 11, v00FD51E0_0, 1;
    %jmp T_21.39;
T_21.38 ;
    %mov 11, 2, 1;
T_21.39 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.40, 4;
    %load/x1p 11, v00FD4F20_0, 1;
    %jmp T_21.41;
T_21.40 ;
    %mov 11, 2, 1;
T_21.41 ;
    %mov 9, 11, 1; Move signal select into place
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.42, 4;
    %load/x1p 11, v00FD4FD0_0, 1;
    %jmp T_21.43;
T_21.42 ;
    %mov 11, 2, 1;
T_21.43 ;
    %mov 9, 11, 1; Move signal select into place
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FD5130_0, 4;
    %cmpi/u 9, 6, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.44, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FD4DC0_0, 0, 1;
T_21.44 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00F99DE0;
T_22 ;
    %ix/load 0, 107, 0;
    %assign/v0 v00FD4478_0, 0, 0;
    %end;
    .thread T_22;
    .scope S_00F99DE0;
T_23 ;
    %wait E_00F95350;
    %load/v 8, v00FD42C0_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 107, 0;
    %assign/v0 v00FD4478_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v00FD46E0_0, 5;
    %load/v 13, v00FD4268_0, 32;
    %load/v 45, v00FD4738_0, 32;
    %load/v 77, v00FD4CB8_0, 1;
    %load/v 78, v00FD4630_0, 32;
    %load/v 110, v00FD4D10_0, 3;
    %load/v 113, v00FD4580_0, 2;
    %ix/load 0, 107, 0;
    %assign/v0 v00FD4478_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00F99918;
T_24 ;
    %vpi_call 25 12 "$readmemh", "DMData.data", v00FD4898;
    %end;
    .thread T_24;
    .scope S_00F99918;
T_25 ;
    %wait E_00F95610;
    %load/v 8, v00FD4688_0, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v00FD48F0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v00FD47E8_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v00FD4898, 8, 8;
t_1 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_25.2, 4;
    %load/x1p 8, v00FD48F0_0, 8;
    %jmp T_25.3;
T_25.2 ;
    %mov 8, 2, 8;
T_25.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v00FD47E8_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v00FD4898, 8, 8;
t_2 ;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_25.4, 4;
    %load/x1p 8, v00FD48F0_0, 9;
    %jmp T_25.5;
T_25.4 ;
    %mov 8, 2, 9;
T_25.5 ;
; Save base=8 wid=9 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 17, v00FD47E8_0, 32;
    %ix/get 3, 17, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v00FD4898, 8, 8;
t_3 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_25.6, 4;
    %load/x1p 8, v00FD48F0_0, 8;
    %jmp T_25.7;
T_25.6 ;
    %mov 8, 2, 8;
T_25.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v00FD47E8_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v00FD4898, 8, 8;
t_4 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00F9A550;
T_26 ;
    %ix/load 0, 71, 0;
    %assign/v0 v00F9CD90_0, 0, 0;
    %end;
    .thread T_26;
    .scope S_00F9A550;
T_27 ;
    %wait E_00F95350;
    %load/v 8, v00F9D208_0, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 71, 0;
    %assign/v0 v00F9CD90_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v00F9D0A8_0, 5;
    %load/v 13, v00F9CCE0_0, 32;
    %load/v 45, v00F9CFF8_0, 32;
    %load/v 77, v00F9CF48_0, 2;
    %ix/load 0, 71, 0;
    %assign/v0 v00F9CD90_0, 0, 8;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00F99A28;
T_28 ;
    %end;
    .thread T_28;
    .scope S_00F99B38;
T_29 ;
    %vpi_call 3 6 "$dumpfile", "test2.vcd";
    %vpi_call 3 7 "$dumpvars";
    %ix/load 0, 1, 0;
    %assign/v0 v00FDA5B0_0, 0, 1;
    %set/v v00FDA608_0, 1, 1;
    %delay 20, 0;
    %set/v v00FDA608_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 3 13 "$finish";
    %end;
    .thread T_29;
    .scope S_00F99B38;
T_30 ;
    %delay 10, 0;
    %load/v 8, v00FDA5B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FDA5B0_0, 0, 8;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "./muxtwo_4.v";
    "G:\cpu\testBench.v";
    "./CPU.v";
    "./muxtwo_32.v";
    "./SL2Add.v";
    "./PC.v";
    "./Add4.v";
    "./IM.v";
    "./IFID.v";
    "./HazardCheckUnit.v";
    "./controlUnit.v";
    "./muxthree.v";
    "./IsBranch.v";
    "./AddBranch.v";
    "./muxtwo_9.v";
    "./signExt.v";
    "./RegHeap.v";
    "./IDEX.v";
    "./SwapUnit.v";
    "./ALUControl.v";
    "./ALU.v";
    "./muxtwo_5.v";
    "./EXMEM.v";
    "./DM.v";
    "./MEMWB.v";
