{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "e12fef98",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Fpga result [28]\n"
     ]
    }
   ],
   "source": [
    "import pynq\n",
    "from pynq import Overlay\n",
    "import numpy as np\n",
    "from pynq import allocate\n",
    "\n",
    "overlay = Overlay(\"sumAll.bit\")\n",
    "dma = overlay.axi_dma_0\n",
    "\n",
    "t = [1, 2 ,3, 4, 5, 6, 7]\n",
    "\n",
    "array_t = np.array(t)\n",
    "sample = array_t.astype(np.int32)\n",
    "\n",
    "in_buffer = allocate(shape=(n,), dtype=np.int32)\n",
    "out_buffer = allocate(shape=(1,), dtype=np.int32)\n",
    "np.copyto(in_buffer,sample)\n",
    "\n",
    "dma.sendchannel.transfer(in_buffer)\n",
    "dma.recvchannel.transfer(out_buffer)\n",
    "\n",
    "dma.sendchannel.wait()\n",
    "dma.recvchannel.wait()\n",
    "\n",
    "print(\"Fpga result\",out_buffer)\n",
    "\n",
    "in_buffer.close()\n",
    "out_buffer.close()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "a81ba1df",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "10000000\n",
      "cpu result 50001505\n",
      "Fpga result [50001505]\n",
      "CPU(sum 10000000 numbers)  42.03763222694397\n",
      "FPGA(sum 10000000 numbers)  0.10103869438171387\n",
      "FPGA faster  416.0547845969791\n",
      "50001505\n"
     ]
    }
   ],
   "source": [
    "import pynq\n",
    "from pynq import Overlay\n",
    "from pynq.lib.dma import DMA\n",
    "import numpy as np\n",
    "from pynq import allocate\n",
    "import time\n",
    "\n",
    "overlay = Overlay(\"sumAll.bit\")\n",
    "\n",
    "dma = overlay.axi_dma_0\n",
    "\n",
    "import numpy as np\n",
    "\n",
    "random_numbers = np.random.randint(1, 10, size=10000000)\n",
    "\n",
    "t = random_numbers\n",
    "\n",
    "n = len(t)\n",
    "print(n)\n",
    "sum = 0\n",
    "sw_exe_time = 0\n",
    "hw_exe_time = 0\n",
    "start_time = time.time()\n",
    "for i in range(n):\n",
    "    sum = sum + t[i];\n",
    "\n",
    "stop_time = time.time()\n",
    "sw_exe_time =  sw_exe_time + stop_time - start_time\n",
    "print(\"cpu result\", sum)\n",
    "array_t = np.array(t)\n",
    "sample = array_t.astype(np.int32)\n",
    "\n",
    "# Allocate buffers for the input and output signals\n",
    "with allocate(shape=(n,), dtype=np.int32) as in_buffer, \\\n",
    "     allocate(shape=(1,), dtype=np.int32) as out_buffer:\n",
    "    np.copyto(in_buffer,sample)\n",
    "    start_time = time.time()\n",
    "    dma.sendchannel.transfer(in_buffer)\n",
    "    dma.recvchannel.transfer(out_buffer)\n",
    "    \n",
    "    dma.sendchannel.wait()\n",
    "    dma.recvchannel.wait()\n",
    "    stop_time = time.time()\n",
    "    hw_exe_time = hw_exe_time + stop_time - start_time\n",
    "#     print(in_buffer)\n",
    "    print(\"Fpga result\",out_buffer)\n",
    "    in_buffer.close()\n",
    "    out_buffer.close()\n",
    "    \n",
    "print(\"CPU(sum 10000000 numbers) \", sw_exe_time)\n",
    "print(\"FPGA(sum 10000000 numbers) \", hw_exe_time)\n",
    "print(\"FPGA faster \", sw_exe_time/hw_exe_time)\n",
    "\n",
    "print(sum)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e6d9b169",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "79b9bf97",
   "metadata": {},
   "outputs": [],
   "source": [
    "import pynq\n",
    "from pynq import Overlay\n",
    "from pynq.lib.dma import DMA\n",
    "import numpy as np\n",
    "from pynq import allocate\n",
    "import time\n",
    "\n",
    "# Load the FPGA overlay\n",
    "overlay = Overlay(\"sumAll.bit\")\n",
    "dma = overlay.axi_dma_0\n",
    "\n",
    "# Generate random numbers between 1 and 10, size=100,000,000\n",
    "total_elements = 100_000_000\n",
    "random_numbers = np.random.randint(1, 10, size=total_elements, dtype=np.int32)\n",
    "\n",
    "# Compute the sum on the CPU for verification\n",
    "print(f\"Total number of elements: {len(random_numbers)}\")\n",
    "cpu_start_time = time.time()\n",
    "cpu_sum = np.sum(random_numbers)\n",
    "cpu_end_time = time.time()\n",
    "cpu_exe_time = cpu_end_time - cpu_start_time\n",
    "print(\"CPU sum result:\", cpu_sum)\n",
    "print(f\"CPU execution time: {cpu_exe_time:.4f} seconds\\n\")\n",
    "\n",
    "# Prepare data for FPGA processing\n",
    "array_t = np.array(random_numbers, dtype=np.int32)\n",
    "chunk_size = 1_000_000  # Number of elements per chunk\n",
    "num_chunks = total_elements // chunk_size\n",
    "remaining_elements = total_elements % chunk_size\n",
    "\n",
    "# Initialize FPGA sum and timing\n",
    "fpga_sum = 0\n",
    "fpga_start_time = time.time()\n",
    "\n",
    "# Process each chunk\n",
    "for i in range(num_chunks):\n",
    "    print(i)\n",
    "    start_idx = i * chunk_size\n",
    "    end_idx = start_idx + chunk_size\n",
    "    chunk = array_t[start_idx:end_idx]\n",
    "\n",
    "    # Allocate buffers for input and output\n",
    "    with allocate(shape=(chunk_size,), dtype=np.int32) as in_buffer, \\\n",
    "         allocate(shape=(1,), dtype=np.int32) as out_buffer:\n",
    "        \n",
    "        # Copy chunk data to input buffer\n",
    "        np.copyto(in_buffer, chunk)\n",
    "        \n",
    "        # Transfer data to FPGA\n",
    "        dma.sendchannel.transfer(in_buffer)\n",
    "        dma.recvchannel.transfer(out_buffer)\n",
    "        \n",
    "        # Wait for DMA transfer to complete\n",
    "        dma.sendchannel.wait()\n",
    "        dma.recvchannel.wait()\n",
    "        \n",
    "        # Retrieve partial sum from FPGA\n",
    "        partial_sum = out_buffer[0]\n",
    "        fpga_sum += partial_sum\n",
    "\n",
    "        # Optional: Print progress\n",
    "        if (i+1) % 10 == 0 or (i+1) == num_chunks:\n",
    "            print(f\"Processed chunk {i+1}/{num_chunks}\")\n",
    "\n",
    "# Handle any remaining elements that don't fit into a full chunk\n",
    "if remaining_elements > 0:\n",
    "    start_idx = num_chunks * chunk_size\n",
    "    chunk = array_t[start_idx:start_idx + remaining_elements]\n",
    "    \n",
    "    # Allocate buffers for the remaining elements\n",
    "    with allocate(shape=(remaining_elements,), dtype=np.int32) as in_buffer, \\\n",
    "         allocate(shape=(1,), dtype=np.int32) as out_buffer:\n",
    "        \n",
    "        np.copyto(in_buffer[:remaining_elements], chunk)\n",
    "        \n",
    "        # Transfer data to FPGA\n",
    "        dma.sendchannel.transfer(in_buffer[:remaining_elements])\n",
    "        dma.recvchannel.transfer(out_buffer)\n",
    "        \n",
    "        # Wait for DMA transfer to complete\n",
    "        dma.sendchannel.wait()\n",
    "        dma.recvchannel.wait()\n",
    "        \n",
    "        # Retrieve partial sum from FPGA\n",
    "        partial_sum = out_buffer[0]\n",
    "        fpga_sum += partial_sum\n",
    "        \n",
    "    print(f\"Processed remaining {remaining_elements} elements.\")\n",
    "\n",
    "fpga_end_time = time.time()\n",
    "fpga_exe_time = fpga_end_time - fpga_start_time\n",
    "\n",
    "# Display results\n",
    "print(\"\\nResults:\")\n",
    "print(f\"CPU Sum: {cpu_sum}\")\n",
    "print(f\"FPGA Sum: {fpga_sum}\")\n",
    "print(f\"CPU Execution Time: {cpu_exe_time:.4f} seconds\")\n",
    "print(f\"FPGA Execution Time: {fpga_exe_time:.4f} seconds\")\n",
    "if fpga_exe_time > 0:\n",
    "    speedup = cpu_exe_time / fpga_exe_time\n",
    "    print(f\"FPGA is {speedup:.2f} times faster than CPU.\")\n",
    "else:\n",
    "    print(\"FPGA execution time is too fast to calculate speedup.\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "8e2e7776",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "6.3060356171594\n"
     ]
    }
   ],
   "source": [
    "print(0.06855249404907227/0.010870933532714844)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "f270a3e7",
   "metadata": {},
   "outputs": [],
   "source": [
    "import pynq\n",
    "from pynq import Overlay\n",
    "from pynq.lib.dma import DMA\n",
    "import numpy as np\n",
    "from pynq import allocate\n",
    "import time\n",
    "\n",
    "# Load the FPGA overlay\n",
    "overlay = Overlay(\"sumAll.bit\")\n",
    "dma = overlay.axi_dma_0\n",
    "\n",
    "# Generate random numbers between 1 and 10, size=100\n",
    "total_elements = 100\n",
    "random_numbers = np.random.randint(1, 10, size=total_elements, dtype=np.int32)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "e7d960fa",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Total number of elements: 100\n",
      "CPU sum result: 520\n",
      "CPU execution time: 0.001227 seconds\n",
      "\n"
     ]
    }
   ],
   "source": [
    "\n",
    "# Compute the sum on the CPU for verification\n",
    "print(f\"Total number of elements: {len(random_numbers)}\")\n",
    "cpu_start_time = time.time()\n",
    "cpu_sum = np.sum(random_numbers)\n",
    "cpu_end_time = time.time()\n",
    "cpu_exe_time = cpu_end_time - cpu_start_time\n",
    "print(\"CPU sum result:\", cpu_sum)\n",
    "print(f\"CPU execution time: {cpu_exe_time:.6f} seconds\\n\")\n",
    "\n",
    "# Prepare data for FPGA processing\n",
    "array_t = np.array(random_numbers, dtype=np.int32)\n",
    "chunk_size = 10  # Number of elements per chunk\n",
    "num_chunks = total_elements // chunk_size\n",
    "remaining_elements = total_elements % chunk_size\n",
    "\n",
    "# Initialize FPGA sum and timing\n",
    "fpga_sum = 0\n",
    "fpga_start_time = time.time()\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "f5bca14a",
   "metadata": {},
   "outputs": [
    {
     "ename": "KeyboardInterrupt",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m                         Traceback (most recent call last)",
      "Input \u001b[0;32mIn [12]\u001b[0m, in \u001b[0;36m<cell line: 4>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     14\u001b[0m \u001b[38;5;66;03m# Wait for DMA transfer to complete\u001b[39;00m\n\u001b[1;32m     15\u001b[0m dma\u001b[38;5;241m.\u001b[39msendchannel\u001b[38;5;241m.\u001b[39mwait()\n\u001b[0;32m---> 16\u001b[0m \u001b[43mdma\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mrecvchannel\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mwait\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     18\u001b[0m \u001b[38;5;66;03m# Retrieve partial sum from FPGA\u001b[39;00m\n\u001b[1;32m     19\u001b[0m partial_sum \u001b[38;5;241m=\u001b[39m out_buffer[\u001b[38;5;241m0\u001b[39m]\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/lib/dma.py:181\u001b[0m, in \u001b[0;36m_SDMAChannel.wait\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    179\u001b[0m         \u001b[38;5;28;01mif\u001b[39;00m error \u001b[38;5;241m&\u001b[39m \u001b[38;5;241m0x40\u001b[39m:\n\u001b[1;32m    180\u001b[0m             \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mRuntimeError\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mDMA Decode Error (invalid address)\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m--> 181\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43midle\u001b[49m:\n\u001b[1;32m    182\u001b[0m         \u001b[38;5;28;01mbreak\u001b[39;00m\n\u001b[1;32m    183\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_flush_before:\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/lib/dma.py:80\u001b[0m, in \u001b[0;36m_SDMAChannel.idle\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     73\u001b[0m \u001b[38;5;129m@property\u001b[39m\n\u001b[1;32m     74\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21midle\u001b[39m(\u001b[38;5;28mself\u001b[39m):\n\u001b[1;32m     75\u001b[0m     \u001b[38;5;124;03m\"\"\"True if the DMA engine is idle\u001b[39;00m\n\u001b[1;32m     76\u001b[0m \n\u001b[1;32m     77\u001b[0m \u001b[38;5;124;03m    `transfer` can only be called when the DMA is idle\u001b[39;00m\n\u001b[1;32m     78\u001b[0m \n\u001b[1;32m     79\u001b[0m \u001b[38;5;124;03m    \"\"\"\u001b[39;00m\n\u001b[0;32m---> 80\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_mmio\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mread\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_offset\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m+\u001b[39;49m\u001b[43m \u001b[49m\u001b[38;5;241;43m4\u001b[39;49m\u001b[43m)\u001b[49m \u001b[38;5;241m&\u001b[39m \u001b[38;5;241m0x02\u001b[39m \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m0x02\u001b[39m\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/mmio.py:82\u001b[0m, in \u001b[0;36mMMIO.read\u001b[0;34m(self, offset, length, word_order)\u001b[0m\n\u001b[1;32m     79\u001b[0m     \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m     80\u001b[0m         \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mValueError\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mDevice does not have capabilities for MMIO\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m---> 82\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mread\u001b[39m(\u001b[38;5;28mself\u001b[39m, offset\u001b[38;5;241m=\u001b[39m\u001b[38;5;241m0\u001b[39m, length\u001b[38;5;241m=\u001b[39m\u001b[38;5;241m4\u001b[39m, word_order\u001b[38;5;241m=\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mlittle\u001b[39m\u001b[38;5;124m\"\u001b[39m):\n\u001b[1;32m     83\u001b[0m     \u001b[38;5;124;03m\"\"\"The method to read data from MMIO.\u001b[39;00m\n\u001b[1;32m     84\u001b[0m \n\u001b[1;32m     85\u001b[0m \u001b[38;5;124;03m    For the `word_order` parameter, it is only effective when\u001b[39;00m\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    106\u001b[0m \n\u001b[1;32m    107\u001b[0m \u001b[38;5;124;03m    \"\"\"\u001b[39;00m\n\u001b[1;32m    108\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m length \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;129;01min\u001b[39;00m [\u001b[38;5;241m1\u001b[39m, \u001b[38;5;241m2\u001b[39m, \u001b[38;5;241m4\u001b[39m, \u001b[38;5;241m8\u001b[39m]:\n",
      "\u001b[0;31mKeyboardInterrupt\u001b[0m: "
     ]
    }
   ],
   "source": [
    "chunk = array_t[0:chunk_size]\n",
    "\n",
    "# Allocate buffers for input and output\n",
    "with allocate(shape=(chunk_size,), dtype=np.int32) as in_buffer, \\\n",
    "     allocate(shape=(1,), dtype=np.int32) as out_buffer:\n",
    "\n",
    "    # Copy chunk data to input buffer\n",
    "    np.copyto(in_buffer, chunk)\n",
    "\n",
    "    # Transfer data to FPGA\n",
    "    dma.sendchannel.transfer(in_buffer)\n",
    "    dma.recvchannel.transfer(out_buffer)\n",
    "\n",
    "    # Wait for DMA transfer to complete\n",
    "    dma.sendchannel.wait()\n",
    "    dma.recvchannel.wait()\n",
    "\n",
    "    # Retrieve partial sum from FPGA\n",
    "    partial_sum = out_buffer[0]\n",
    "    fpga_sum += partial_sum\n",
    "\n",
    "    # Optional: Print progress\n",
    "    print(f\"Processed chunk {1}/{num_chunks}: Partial Sum = {partial_sum}\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e8077b35",
   "metadata": {},
   "outputs": [],
   "source": [
    "import pynq\n",
    "from pynq import Overlay\n",
    "from pynq.lib.dma import DMA\n",
    "import numpy as np\n",
    "from pynq import allocate\n",
    "import time\n",
    "\n",
    "# Load the FPGA overlay\n",
    "overlay = Overlay(\"sumAll.bit\")\n",
    "dma = overlay.axi_dma_0\n",
    "\n",
    "# Generate random numbers between 1 and 10, size=100\n",
    "total_elements = 100\n",
    "random_numbers = np.random.randint(1, 10, size=total_elements, dtype=np.int32)\n",
    "\n",
    "# Compute the sum on the CPU for verification\n",
    "print(f\"Total number of elements: {len(random_numbers)}\")\n",
    "cpu_start_time = time.time()\n",
    "cpu_sum = np.sum(random_numbers)\n",
    "cpu_end_time = time.time()\n",
    "cpu_exe_time = cpu_end_time - cpu_start_time\n",
    "print(\"CPU sum result:\", cpu_sum)\n",
    "print(f\"CPU execution time: {cpu_exe_time:.6f} seconds\\n\")\n",
    "\n",
    "# Prepare data for FPGA processing\n",
    "array_t = np.array(random_numbers, dtype=np.int32)\n",
    "chunk_size = 10  # Number of elements per chunk\n",
    "num_chunks = total_elements // chunk_size\n",
    "remaining_elements = total_elements % chunk_size\n",
    "\n",
    "# Initialize FPGA sum and timing\n",
    "fpga_sum = 0\n",
    "fpga_start_time = time.time()\n",
    "\n",
    "# Process each chunk in a loop\n",
    "for i in range(num_chunks):\n",
    "    start_idx = i * chunk_size\n",
    "    end_idx = start_idx + chunk_size\n",
    "    chunk = array_t[start_idx:end_idx]\n",
    "\n",
    "    # Allocate buffers for input and output within the loop\n",
    "    with allocate(shape=(chunk_size,), dtype=np.int32) as in_buffer, \\\n",
    "         allocate(shape=(1,), dtype=np.int32) as out_buffer:\n",
    "        \n",
    "        # Copy chunk data to input buffer\n",
    "        np.copyto(in_buffer, chunk)\n",
    "        \n",
    "        # Transfer data to FPGA\n",
    "        dma.sendchannel.transfer(in_buffer)\n",
    "        dma.recvchannel.transfer(out_buffer)\n",
    "        \n",
    "        # Wait for DMA transfer to complete\n",
    "        dma.sendchannel.wait()\n",
    "        dma.recvchannel.wait()\n",
    "        \n",
    "        # Retrieve partial sum from FPGA\n",
    "        partial_sum = out_buffer[0]\n",
    "        fpga_sum += partial_sum\n",
    "\n",
    "        # Optional: Print progress\n",
    "        print(f\"Processed chunk {i+1}/{num_chunks}: Partial Sum = {partial_sum}\")\n",
    "\n",
    "# Handle any remaining elements that don't fit into a full chunk\n",
    "if remaining_elements > 0:\n",
    "    start_idx = num_chunks * chunk_size\n",
    "    chunk = array_t[start_idx:start_idx + remaining_elements]\n",
    "    \n",
    "    # Allocate buffers for the remaining elements\n",
    "    with allocate(shape=(remaining_elements,), dtype=np.int32) as in_buffer, \\\n",
    "         allocate(shape=(1,), dtype=np.int32) as out_buffer:\n",
    "        \n",
    "        # Copy remaining chunk data to input buffer\n",
    "        np.copyto(in_buffer[:remaining_elements], chunk)\n",
    "        \n",
    "        # Transfer data to FPGA\n",
    "        dma.sendchannel.transfer(in_buffer[:remaining_elements])\n",
    "        dma.recvchannel.transfer(out_buffer)\n",
    "        \n",
    "        # Wait for DMA transfer to complete\n",
    "        dma.sendchannel.wait()\n",
    "        dma.recvchannel.wait()\n",
    "        \n",
    "        # Retrieve partial sum from FPGA\n",
    "        partial_sum = out_buffer[0]\n",
    "        fpga_sum += partial_sum\n",
    "    \n",
    "    print(f\"Processed remaining {remaining_elements} elements: Partial Sum = {partial_sum}\")\n",
    "\n",
    "fpga_end_time = time.time()\n",
    "fpga_exe_time = fpga_end_time - fpga_start_time\n",
    "\n",
    "# Display results\n",
    "print(\"\\nResults:\")\n",
    "print(f\"CPU Sum: {cpu_sum}\")\n",
    "print(f\"FPGA Sum: {fpga_sum}\")\n",
    "print(f\"CPU Execution Time: {cpu_exe_time:.6f} seconds\")\n",
    "print(f\"FPGA Execution Time: {fpga_exe_time:.6f} seconds\")\n",
    "\n",
    "if fpga_exe_time > 0:\n",
    "    speedup = cpu_exe_time / fpga_exe_time\n",
    "    print(f\"FPGA is {speedup:.2f} times faster than CPU.\")\n",
    "else:\n",
    "    print(\"FPGA execution time is too fast to calculate speedup.\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "24ab6181",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
