#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0112DE78 .scope module, "pipeline" "pipeline" 2 15;
 .timescale -9 -12;
v011711B8_0 .net "Mem_address", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01171630_0 .net "PCplus4Out", 31 0, v0116F360_0; 1 drivers
v01171318_0 .net "Read_Data", 31 0, v0116C5C0_0; 1 drivers
v011715D8_0 .net "Write_data", 31 0, v0116CBF0_0; 1 drivers
v011713C8_0 .net "alu_op", 1 0, v0116F570_0; 1 drivers
v01170D98_0 .net "alu_op_out_id_ex", 1 0, v0116D770_0; 1 drivers
v01171528_0 .net "alu_res_out_wb", 31 0, v01139C20_0; 1 drivers
v01171420_0 .net "alu_src", 0 0, v0116F468_0; 1 drivers
v01171580_0 .net "alu_src_out_id_ex", 0 0, v0116D2A0_0; 1 drivers
v01170DF0_0 .net "branch", 0 0, v0116F150_0; 1 drivers
v01170D40_0 .net "branch_address", 31 0, v0116D3A8_0; 1 drivers
v01171210_0 .net "branch_out_id_ex", 0 0, v0116D7C8_0; 1 drivers
v01171268_0 .var "clk", 0 0;
v011717E8_0 .net "currpc_out", 31 0, v0116FA98_0; 1 drivers
v01171478_0 .net "flag_ex", 0 0, v0116F2B0_0; 1 drivers
v011714D0_0 .net "flag_id", 0 0, v0116F308_0; 1 drivers
v01171688_0 .net "flag_if", 0 0, v0116EE38_0; 1 drivers
v01170F50_0 .net "imm_field_wo_sgn_ext", 15 0, v0116E880_0; 1 drivers
v011712C0_0 .net "imm_sgn_ext_lft_shft", 31 0, L_01172690; 1 drivers
v01171108_0 .net "inp_instn", 31 0, v0116FBF8_0; 1 drivers
v01170FA8_0 .net "inst_imm_field", 15 0, L_011727F0; 1 drivers
v01171000_0 .net "inst_read_reg_addr1", 4 0, L_01172798; 1 drivers
v01171370_0 .net "inst_read_reg_addr2", 4 0, L_01172480; 1 drivers
v01171058_0 .net "mem_read", 0 0, v0116F678_0; 1 drivers
v011716E0_0 .net "mem_read_out_ex_dm", 0 0, v0116D878_0; 1 drivers
v011710B0_0 .net "mem_read_out_id_ex", 0 0, v0116CFE0_0; 1 drivers
v01171738_0 .net "mem_to_reg", 0 0, v0116EF40_0; 1 drivers
v01170EA0_0 .net "mem_to_reg_out_dm_wb", 0 0, v0116C828_0; 1 drivers
v01171790_0 .net "mem_to_reg_out_ex_dm", 0 0, v0116D8D0_0; 1 drivers
v01170E48_0 .net "mem_to_reg_out_id_ex", 0 0, v0116D140_0; 1 drivers
v01170EF8_0 .net "mem_write", 0 0, v0116EEE8_0; 1 drivers
v01171160_0 .net "mem_write_out_ex_dm", 0 0, v0116D980_0; 1 drivers
v01171898_0 .net "mem_write_out_id_ex", 0 0, v0116E1F8_0; 1 drivers
v011718F0_0 .net "nextpc", 31 0, v0116FCA8_0; 1 drivers
v01171840_0 .net "nextpc_out", 31 0, v0116E778_0; 1 drivers
v01171948_0 .net "opcode", 5 0, L_01171DA0; 1 drivers
v011719F8_0 .net "out_instn", 31 0, v0116FBA0_0; 1 drivers
v011719A0_0 .net "pc_to_branch", 31 0, v0116F888_0; 1 drivers
v01171A50_0 .net "pcout", 31 0, v0116D248_0; 1 drivers
v01171B00_0 .net "rd", 4 0, L_01172320; 1 drivers
v01171BB0_0 .net "rd_out_dm_wb", 4 0, v0116C720_0; 1 drivers
v01171C08_0 .net "rd_out_ex_dm", 4 0, v0116DAE0_0; 1 drivers
v01171AA8_0 .net "rd_out_id", 4 0, v0116ED30_0; 1 drivers
v01171B58_0 .net "rd_out_id_ex", 4 0, v0116E7D0_0; 1 drivers
v01171C60_0 .net "rd_out_wb", 4 0, v011341F0_0; 1 drivers
v01171CB8_0 .net "read_data_out_wb", 31 0, v0116C778_0; 1 drivers
v011725E0_0 .net "reg_dst", 0 0, v0116F0F8_0; 1 drivers
v01171FB0_0 .net "reg_file_out_data1", 31 0, v0116DEE0_0; 1 drivers
v01172218_0 .net "reg_file_out_data2", 31 0, v0116DD28_0; 1 drivers
v01171EA8_0 .net "reg_file_rd_data1", 31 0, v0116E6C8_0; 1 drivers
v011726E8_0 .net "reg_file_rd_data2", 31 0, v0116E098_0; 1 drivers
v011721C0_0 .net "reg_wr_data", 31 0, v01139BC8_0; 1 drivers
v01172638_0 .net "reg_write", 0 0, v0116EDE0_0; 1 drivers
v01171F00_0 .net "reg_write_out_dm_wb", 0 0, v0116C510_0; 1 drivers
v01172110_0 .net "reg_write_out_ex_dm", 0 0, v0116DC40_0; 1 drivers
v01172428_0 .net "reg_write_out_id_ex", 0 0, v0116E250_0; 1 drivers
v01172008_0 .net "reg_write_out_wb", 0 0, v010BA400_0; 1 drivers
v011722C8_0 .var "reset", 0 0;
v01172060_0 .net "resultOut", 31 0, v0116D610_0; 1 drivers
v01171F58_0 .net "sgn_ext_imm", 31 0, v0116E408_0; 1 drivers
v011720B8_0 .net "sgn_ext_imm_out", 31 0, v0116DFE8_0; 1 drivers
v011723D0_0 .net "zero", 0 0, v0116CF30_0; 1 drivers
E_0112A968 .event edge, v010B90F0_0;
L_01171DA0 .part v0116FBF8_0, 26, 6;
L_01172798 .part v0116FBF8_0, 21, 5;
L_01172480 .part v0116FBF8_0, 16, 5;
L_01172320 .part v0116FBF8_0, 11, 5;
L_011727F0 .part v0116FBF8_0, 0, 16;
S_0112D818 .scope module, "IM" "Instruction_Memory" 2 39, 3 1, S_0112DE78;
 .timescale -9 -12;
v0116FB48 .array "Imemory", 1023 0, 31 0;
v0116FC50_0 .net "clk", 0 0, v01171268_0; 1 drivers
v0116FBF8_0 .var "inp_instn", 31 0;
v0116FCA8_0 .var "nextpc", 31 0;
v0116F830_0 .alias "pc", 31 0, v011718F0_0;
v0116F888_0 .var "pc_to_branch", 31 0;
v0116F9E8_0 .net "reset", 0 0, v011722C8_0; 1 drivers
v0116F990_0 .alias "stall_flag", 0 0, v01171688_0;
E_0112C508 .event edge, v0116E720_0;
E_0112C4A8 .event edge, v0116EF98_0, v0116E720_0;
S_0112D928 .scope module, "IF" "IF_ID_reg" 2 49, 4 1, S_0112DE78;
 .timescale -9 -12;
v0116F360_0 .var "PCplus4Out", 31 0;
v0116F3B8_0 .alias "clk", 0 0, v0116FC50_0;
v0116F6D0_0 .alias "currpc", 31 0, v011719A0_0;
v0116FA98_0 .var "currpc_out", 31 0;
v0116F8E0_0 .var "flag_if_id", 0 0;
v0116F938_0 .alias "inp_instn", 31 0, v01171108_0;
v0116FA40_0 .alias "nextpc", 31 0, v011718F0_0;
v0116FBA0_0 .var "out_instn", 31 0;
v0116FAF0_0 .alias "reset", 0 0, v0116F9E8_0;
S_0112E6F8 .scope module, "cu" "ControlUnit" 2 66, 5 1, S_0112DE78;
 .timescale -9 -12;
P_010FA1B4 .param/l "ADDI" 5 12, C4<000100>;
P_010FA1C8 .param/l "BEQ" 5 11, C4<000011>;
P_010FA1DC .param/l "LW" 5 9, C4<000001>;
P_010FA1F0 .param/l "RType" 5 8, C4<000000>;
P_010FA204 .param/l "SW" 5 10, C4<000010>;
v0116F570_0 .var "alu_op", 1 0;
v0116F468_0 .var "alu_src", 0 0;
v0116F150_0 .var "branch", 0 0;
v0116F678_0 .var "mem_read", 0 0;
v0116EF40_0 .var "mem_to_reg", 0 0;
v0116EEE8_0 .var "mem_write", 0 0;
v0116F728_0 .alias "opcode", 5 0, v01171948_0;
v0116F0F8_0 .var "reg_dst", 0 0;
v0116EDE0_0 .var "reg_write", 0 0;
v0116F200_0 .alias "reset", 0 0, v0116F9E8_0;
E_0112C348 .event edge, v0116F728_0;
S_0112E340 .scope module, "tb" "instruction_decoder" 2 89, 6 8, S_0112DE78;
 .timescale -9 -12;
v0116EB40_0 .net *"_s2", 29 0, L_011724D8; 1 drivers
v0116E988_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0116EC48_0 .alias "clk", 0 0, v0116FC50_0;
v0116E828_0 .var "flag_reg_wr_addr", 4 0;
v0116E9E0_0 .var "flag_reg_wr_addr_wb", 4 0;
v0116E880_0 .var "imm_field_wo_sgn_ext", 15 0;
v0116EB98_0 .alias "imm_sgn_ext_lft_shft", 31 0, v011712C0_0;
v0116E8D8_0 .alias "inst_imm_field", 15 0, v01170FA8_0;
v0116EA90_0 .alias "inst_read_reg_addr1", 4 0, v01171000_0;
v0116EAE8_0 .alias "inst_read_reg_addr2", 4 0, v01171370_0;
v0116EFF0_0 .alias "rd", 4 0, v01171B00_0;
v0116ED30_0 .var "rd_out_id", 4 0;
v0116EE90_0 .alias "reg_dst", 0 0, v011725E0_0;
v0116F620_0 .alias "reg_file_rd_data1", 31 0, v01171EA8_0;
v0116ED88_0 .alias "reg_file_rd_data2", 31 0, v011726E8_0;
v0116F5C8_0 .net "reg_wr_addr", 4 0, v0116EA38_0; 1 drivers
v0116F048_0 .alias "reg_wr_addr_wb", 4 0, v01171C60_0;
v0116F7D8_0 .alias "reg_wr_data", 31 0, v011721C0_0;
v0116F780_0 .alias "reg_write", 0 0, v01172008_0;
v0116F4C0_0 .alias "reg_write_cu", 0 0, v01172638_0;
v0116F1A8 .array "registers_flag", 31 0, 0 0;
v0116F518_0 .alias "reset", 0 0, v0116F9E8_0;
v0116F0A0_0 .alias "sgn_ext_imm", 31 0, v01171F58_0;
v0116F410_0 .alias "stall_flag", 0 0, v011714D0_0;
v0116F258_0 .alias "stall_flag_ex", 0 0, v01171478_0;
v0116F2B0_0 .var "stall_flag_ex_out", 0 0;
v0116F308_0 .var "stall_flag_id_out", 0 0;
v0116EF98_0 .alias "stall_flag_if", 0 0, v01171688_0;
v0116EE38_0 .var "stall_flag_if_out", 0 0;
E_0112C428/0 .event edge, v0116EA38_0;
E_0112C428/1 .event negedge, v010B90F0_0;
E_0112C428 .event/or E_0112C428/0, E_0112C428/1;
L_011724D8 .part v0116E408_0, 0, 30;
L_01172690 .concat [ 2 30 0 0], C4<00>, L_011724D8;
S_0112E890 .scope module, "reg_wr_mux" "Mux2_1_5" 6 106, 7 1, S_0112E340;
 .timescale -9 -12;
v0116DE30_0 .alias "cs", 0 0, v011725E0_0;
v0116EBF0_0 .alias "inp1", 4 0, v01171370_0;
v0116E930_0 .alias "inp2", 4 0, v01171B00_0;
v0116EA38_0 .var "out", 4 0;
v0116ECA0_0 .alias "stall_flag", 0 0, v011714D0_0;
E_0112C6C8 .event edge, v0116E300_0, v0116DE30_0, v0116E930_0, v0116DDD8_0;
S_0112E670 .scope module, "registerFile" "RegisterFile" 6 113, 8 1, S_0112E340;
 .timescale -9 -12;
v0116DD80_0 .alias "clk", 0 0, v0116FC50_0;
v0116E670_0 .var/i "i", 31 0;
v0116E358_0 .alias "inst_read_reg_addr1", 4 0, v01171000_0;
v0116DDD8_0 .alias "inst_read_reg_addr2", 4 0, v01171370_0;
v0116E6C8_0 .var "reg_file_rd_data1", 31 0;
v0116E098_0 .var "reg_file_rd_data2", 31 0;
v0116E568_0 .alias "reg_wr", 0 0, v01172008_0;
v0116E460_0 .alias "reg_wr_addr", 4 0, v01171C60_0;
v0116E148_0 .alias "reg_wr_data", 31 0, v011721C0_0;
v0116E510 .array "registers", 31 0, 31 0;
v0116E040 .array "registers_flag", 31 0, 0 0;
v0116E3B0_0 .alias "reset", 0 0, v0116F9E8_0;
v0116E0F0_0 .alias "stall_flag", 0 0, v011714D0_0;
E_0112C1C8/0 .event edge, v0116E300_0, v0116DDD8_0, v0116E358_0;
E_0112C1C8/1 .event posedge, v010B90F0_0;
E_0112C1C8 .event/or E_0112C1C8/0, E_0112C1C8/1;
E_0112C2E8 .event edge, v01139B70_0;
S_0112E3C8 .scope module, "signExtend" "SignExtend" 6 116, 9 1, S_0112E340;
 .timescale -9 -12;
v0116E4B8_0 .alias "inp", 15 0, v01170FA8_0;
v0116E408_0 .var "out", 31 0;
v0116E300_0 .alias "stall_flag", 0 0, v011714D0_0;
E_0112C308 .event edge, v0116E300_0, v0116CED8_0;
S_0112E4D8 .scope module, "ID_EX" "ID_EX_reg" 2 116, 10 1, S_0112DE78;
 .timescale -9 -12;
v0116D718_0 .alias "alu_op", 1 0, v011713C8_0;
v0116D770_0 .var "alu_op_out_id_ex", 1 0;
v0116D198_0 .alias "alu_src", 0 0, v01171420_0;
v0116D2A0_0 .var "alu_src_out_id_ex", 0 0;
v0116CE28_0 .alias "branch", 0 0, v01170DF0_0;
v0116D7C8_0 .var "branch_out_id_ex", 0 0;
v0116D4B0_0 .alias "clk", 0 0, v0116FC50_0;
v0116CE80_0 .var "flag_id_ex", 0 0;
v0116CED8_0 .alias "inst_imm_field", 15 0, v01170FA8_0;
v0116D090_0 .alias "mem_read", 0 0, v01171058_0;
v0116CFE0_0 .var "mem_read_out_id_ex", 0 0;
v0116D350_0 .alias "mem_to_reg", 0 0, v01171738_0;
v0116D140_0 .var "mem_to_reg_out_id_ex", 0 0;
v0116E2A8_0 .alias "mem_write", 0 0, v01170EF8_0;
v0116E1F8_0 .var "mem_write_out_id_ex", 0 0;
v0116E720_0 .alias "nextpc", 31 0, v011718F0_0;
v0116E778_0 .var "nextpc_out", 31 0;
v0116DE88_0 .alias "rd_in_id_ex", 4 0, v01171AA8_0;
v0116E7D0_0 .var "rd_out_id_ex", 4 0;
v0116DEE0_0 .var "reg_file_out_data1", 31 0;
v0116DD28_0 .var "reg_file_out_data2", 31 0;
v0116DF90_0 .alias "reg_file_rd_data1", 31 0, v01171EA8_0;
v0116E1A0_0 .alias "reg_file_rd_data2", 31 0, v011726E8_0;
v0116E618_0 .alias "reg_write", 0 0, v01172638_0;
v0116E250_0 .var "reg_write_out_id_ex", 0 0;
v0116DF38_0 .alias "reset", 0 0, v0116F9E8_0;
v0116E5C0_0 .alias "sgn_ext_imm", 31 0, v01171F58_0;
v0116DFE8_0 .var "sgn_ext_imm_out", 31 0;
S_0112DF00 .scope module, "Ex" "EX" 2 151, 11 1, S_0112DE78;
 .timescale -9 -12;
P_01118674 .param/l "ADD" 11 49, C4<000000>;
P_01118688 .param/l "ADDI" 11 46, C4<00>;
P_0111869C .param/l "BEQ" 11 47, C4<01>;
P_011186B0 .param/l "LW" 11 44, C4<00>;
P_011186C4 .param/l "MUL" 11 51, C4<000010>;
P_011186D8 .param/l "RType" 11 48, C4<10>;
P_011186EC .param/l "SUB" 11 50, C4<000001>;
P_01118700 .param/l "SW" 11 45, C4<00>;
L_011393D0 .functor BUFZ 32, v0116DEE0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0116DBE8_0 .var "ALUControl", 3 0;
v0116D2F8_0 .alias "ALUOp", 1 0, v01170D98_0;
v0116D5B8_0 .alias "ALUSrc", 0 0, v01171580_0;
v0116D3A8_0 .var "address", 31 0;
v0116CD78_0 .alias "branch", 0 0, v01171210_0;
v0116D508_0 .alias "clk", 0 0, v0116FC50_0;
v0116D400_0 .net "data1", 31 0, L_011393D0; 1 drivers
v0116D560_0 .var "data2", 31 0;
v0116CDD0_0 .net "funct", 5 0, L_01172740; 1 drivers
v0116CD20_0 .var "offset", 31 0;
v0116D1F0_0 .alias "pc", 31 0, v01171840_0;
v0116D248_0 .var "pcout", 31 0;
v0116D038_0 .alias "reset", 0 0, v0116F9E8_0;
v0116D458_0 .var "result", 31 0;
v0116D610_0 .var "resultOut", 31 0;
v0116D668_0 .alias "rs", 31 0, v01171FB0_0;
v0116D0E8_0 .alias "rt", 31 0, v01172218_0;
v0116CF88_0 .alias "sign_ext", 31 0, v011720B8_0;
v0116D6C0_0 .alias "stall_flag", 0 0, v01171478_0;
v0116CF30_0 .var "zero", 0 0;
E_0112B5C8/0 .event edge, v0116D6C0_0;
E_0112B5C8/1 .event posedge, v010B90F0_0;
E_0112B5C8 .event/or E_0112B5C8/0, E_0112B5C8/1;
E_0112C3C8 .event edge, v0116CF30_0, v0116CD78_0;
E_0112C0A8 .event edge, v0116D560_0, v0116D400_0, v0116DBE8_0;
E_0112C2A8/0 .event edge, v0116D6C0_0, v0116D1F0_0, v0116D2F8_0, v0116CF88_0;
E_0112C2A8/1 .event edge, v0116CD20_0, v0116CDD0_0;
E_0112C2A8 .event/or E_0112C2A8/0, E_0112C2A8/1;
E_0112C408 .event edge, v0116CF88_0, v0116CB98_0, v0116D5B8_0;
L_01172740 .part v0116DFE8_0, 0, 6;
S_0112E2B8 .scope module, "EX_DM" "EX_DM_register" 2 169, 12 1, S_0112DE78;
 .timescale -9 -12;
v0116CA90_0 .net "ALU_result", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0116CAE8_0 .var "Mem_address", 31 0;
v0116CB98_0 .alias "Write_data_in", 31 0, v01172218_0;
v0116CBF0_0 .var "Write_data_out", 31 0;
v0116DA88_0 .alias "clk", 0 0, v0116FC50_0;
v0116D820_0 .var "flag_ex_dm", 0 0;
v0116DC98_0 .alias "mem_read_in", 0 0, v011710B0_0;
v0116D878_0 .var "mem_read_out_ex_dm", 0 0;
v0116D9D8_0 .alias "mem_to_reg_in", 0 0, v01170E48_0;
v0116D8D0_0 .var "mem_to_reg_out_ex_dm", 0 0;
v0116D928_0 .alias "mem_write_in", 0 0, v01171898_0;
v0116D980_0 .var "mem_write_out_ex_dm", 0 0;
v0116DA30_0 .alias "rd_in_ex_dm", 4 0, v01171B58_0;
v0116DAE0_0 .var "rd_out_ex_dm", 4 0;
v0116DB38_0 .alias "reg_write_in", 0 0, v01172428_0;
v0116DC40_0 .var "reg_write_out_ex_dm", 0 0;
v0116DB90_0 .alias "reset", 0 0, v0116F9E8_0;
S_0112E230 .scope module, "DM" "DataMemory" 2 188, 13 1, S_0112DE78;
 .timescale -9 -12;
v0116CB40_0 .alias "Mem_address", 31 0, v011711B8_0;
v0116C930_0 .alias "Mem_read", 0 0, v011716E0_0;
v0116C568_0 .alias "Mem_write", 0 0, v01171160_0;
v0116C5C0_0 .var "Read_Data", 31 0;
v0116CA38_0 .alias "Write_data", 31 0, v011715D8_0;
v0116C7D0_0 .alias "clk", 0 0, v0116FC50_0;
v0116C8D8 .array "memory", 9 0, 31 0;
v0116C9E0_0 .alias "reset", 0 0, v0116F9E8_0;
E_0112B148 .event negedge, v010B90F0_0;
E_0112B168 .event edge, v0116C930_0;
E_0112B188 .event posedge, v01139B70_0;
S_0112DC58 .scope module, "DM_WB" "MEM_WB_reg" 2 198, 14 1, S_0112DE78;
 .timescale -9 -12;
v01139C20_0 .var "alu_res_out", 31 0;
v01121018_0 .alias "alu_result", 31 0, v01172060_0;
v01121070_0 .alias "clk", 0 0, v0116FC50_0;
v0116C670_0 .var "flag_dm_wb", 0 0;
v0116C6C8_0 .alias "mem_to_reg", 0 0, v01171790_0;
v0116C828_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0116C618_0 .alias "rd_in_dm_wb", 4 0, v01171C08_0;
v0116C720_0 .var "rd_out_dm_wb", 4 0;
v0116CC48_0 .alias "read_data", 31 0, v01171318_0;
v0116C778_0 .var "read_data_out", 31 0;
v0116C880_0 .alias "reg_write", 0 0, v01172110_0;
v0116C510_0 .var "reg_write_out_dm_wb", 0 0;
v0116C988_0 .net "reset", 0 0, C4<z>; 0 drivers
E_0112A988 .event posedge, v0116C988_0;
S_0112DF88 .scope module, "WB" "WriteBack" 2 212, 15 2, S_0112DE78;
 .timescale -9 -12;
v010F3420_0 .alias "alu_data_out", 31 0, v01171528_0;
v010B90F0_0 .alias "clk", 0 0, v0116FC50_0;
v010BA648_0 .alias "dm_data_out", 31 0, v01171CB8_0;
v010F16D8_0 .alias "mem_to_reg", 0 0, v01170EA0_0;
v010FF200_0 .alias "rd_in_wb", 4 0, v01171BB0_0;
v011341F0_0 .var "rd_out_wb", 4 0;
v010BA3A8_0 .alias "reg_write", 0 0, v01171F00_0;
v010BA400_0 .var "reg_write_out_wb", 0 0;
v01139B70_0 .alias "reset", 0 0, v0116F9E8_0;
v01139BC8_0 .var "wb_data", 31 0;
E_0112A9C8 .event posedge, v010B90F0_0;
    .scope S_0112D818;
T_0 ;
    %vpi_call 3 15 "$readmemb", "Icode.txt", v0116FB48;
    %end;
    .thread T_0;
    .scope S_0112D818;
T_1 ;
    %wait E_0112B188;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0116FB48, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116FBF8_0, 0, 8;
    %movi 8, 4, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116FCA8_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0116F888_0, 0, 0;
    %delay 1000, 0;
    %vpi_call 3 25 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v0116FBF8_0, v0116FCA8_0, v0116F888_0;
    %jmp T_1;
    .thread T_1;
    .scope S_0112D818;
T_2 ;
    %wait E_0112C4A8;
    %load/v 8, v0116F990_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %delay 20000, 0;
    %vpi_call 3 34 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v0116FBF8_0, v0116FCA8_0, v0116F888_0;
    %load/v 40, v0116F830_0, 32;
    %movi 72, 4, 32;
    %div 40, 72, 32;
    %ix/get 3, 40, 32;
    %load/av 8, v0116FB48, 32;
    %set/v v0116FBF8_0, 8, 32;
    %load/v 8, v0116F830_0, 32;
    %set/v v0116F888_0, 8, 32;
    %ix/load 0, 4, 0;
    %load/vp0 8, v0116F830_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116FCA8_0, 0, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0112D818;
T_3 ;
    %wait E_0112C508;
    %load/v 8, v0116FCA8_0, 32;
    %cmpi/u 8, 100, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 3 44 "$finish";
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0112D928;
T_4 ;
    %wait E_0112B188;
    %set/v v0116F8E0_0, 1, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0112D928;
T_5 ;
    %wait E_0112A9C8;
    %load/v 8, v0116F938_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116FBA0_0, 0, 8;
    %load/v 8, v0116FA40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116F360_0, 0, 8;
    %load/v 8, v0116F6D0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116FA98_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_0112E6F8;
T_6 ;
    %wait E_0112B188;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F0F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F678_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EF40_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0116F570_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EEE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F468_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EDE0_0, 0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0112E6F8;
T_7 ;
    %wait E_0112C348;
    %load/v 8, v0116F728_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F0F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F678_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EF40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EEE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F468_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EDE0_0, 0, 1;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0116F570_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F0F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F678_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EF40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EEE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F468_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EDE0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0116F570_0, 0, 0;
    %jmp T_7.5;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F678_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EF40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EEE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F468_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EDE0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0116F570_0, 0, 0;
    %jmp T_7.5;
T_7.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F150_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F678_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EF40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EEE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F468_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EDE0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0116F570_0, 0, 8;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F0F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F150_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F678_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EF40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EEE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F468_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EDE0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v0116F570_0, 0, 0;
    %jmp T_7.5;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0112E890;
T_8 ;
    %wait E_0112C6C8;
    %load/v 8, v0116ECA0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/v 8, v0116DE30_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %jmp/0  T_8.2, 8;
    %load/v 9, v0116EBF0_0, 5;
    %jmp/1  T_8.4, 8;
T_8.2 ; End of true expr.
    %load/v 14, v0116DE30_0, 1;
    %jmp/0  T_8.5, 14;
    %load/v 15, v0116E930_0, 5;
    %jmp/1  T_8.7, 14;
T_8.5 ; End of true expr.
    %jmp/0  T_8.6, 14;
 ; End of false expr.
    %blend  15, 2, 5; Condition unknown.
    %jmp  T_8.7;
T_8.6 ;
    %mov 15, 2, 5; Return false value
T_8.7 ;
    %jmp/0  T_8.3, 8;
 ; End of false expr.
    %blend  9, 15, 5; Condition unknown.
    %jmp  T_8.4;
T_8.3 ;
    %mov 9, 15, 5; Return false value
T_8.4 ;
    %set/v v0116EA38_0, 9, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0112E670;
T_9 ;
    %wait E_0112C2E8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_0 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_1 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_2 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_3 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_4 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_5 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_6 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_7 ;
    %movi 8, 4, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 8;
t_8 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_9 ;
    %movi 8, 5, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 8;
t_10 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_11 ;
    %movi 8, 6, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 8;
t_12 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_13 ;
    %movi 8, 7, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 8;
t_14 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_15 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_16 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_17 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_18 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_19 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_20 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_21 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_22 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_23 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_24 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_25 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_26 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_27 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_28 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_29 ;
    %movi 8, 15, 32;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 8;
t_30 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_31 ;
    %movi 8, 16, 32;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 8;
t_32 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_33 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_34 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_35 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_36 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_37 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_38 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_39 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_40 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_41 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_42 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_43 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_44 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_45 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_46 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_47 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_48 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_49 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_50 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_51 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_52 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_53 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_54 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_55 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_56 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_57 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_58 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_59 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_60 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_61 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E510, 0, 0;
t_62 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116E040, 0, 0;
t_63 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0112E670;
T_10 ;
    %wait E_0112C1C8;
    %load/v 8, v0116E0F0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %ix/getv 3, v0116E358_0;
    %load/av 8, v0116E510, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116E6C8_0, 0, 8;
    %ix/getv 3, v0116DDD8_0;
    %load/av 8, v0116E510, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116E098_0, 0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0112E670;
T_11 ;
    %wait E_0112B148;
    %delay 1000, 0;
    %load/v 8, v0116E568_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.0, 4;
    %load/v 8, v0116E148_0, 32;
    %ix/getv 3, v0116E460_0;
   %jmp/1 t_64, 4;
   %ix/load 1, 0, 0;
   %set/av v0116E510, 8, 32;
t_64 ;
    %delay 1000, 0;
    %vpi_call 8 70 "$display", "time=%3d, ans=%b addr=%b data=%b \012", $time, &A<v0116E510, v0116E460_0 >, v0116E460_0, v0116E148_0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0112E670;
T_12 ;
    %wait E_0112A9C8;
    %set/v v0116E670_0, 0, 32;
T_12.0 ;
    %load/v 8, v0116E670_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 8 77 "$display", "Register ", v0116E670_0, " ", &A<v0116E510, v0116E670_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0116E670_0, 32;
    %set/v v0116E670_0, 8, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0112E3C8;
T_13 ;
    %wait E_0112C308;
    %load/v 8, v0116E300_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.5, 4;
    %load/x1p 11, v0116E4B8_0, 1;
    %jmp T_13.6;
T_13.5 ;
    %mov 11, 2, 1;
T_13.6 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %jmp/0  T_13.2, 8;
    %load/v 9, v0116E4B8_0, 16;
    %mov 25, 1, 16;
    %jmp/1  T_13.4, 8;
T_13.2 ; End of true expr.
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.10, 4;
    %load/x1p 43, v0116E4B8_0, 1;
    %jmp T_13.11;
T_13.10 ;
    %mov 43, 2, 1;
T_13.11 ;
    %mov 41, 43, 1; Move signal select into place
    %mov 42, 0, 1;
    %cmpi/u 41, 0, 2;
    %mov 41, 4, 1;
    %jmp/0  T_13.7, 41;
    %load/v 42, v0116E4B8_0, 16;
    %mov 58, 0, 16;
    %jmp/1  T_13.9, 41;
T_13.7 ; End of true expr.
    %mov 74, 2, 16;
    %movi 90, 0, 16;
    %jmp/0  T_13.8, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_13.9;
T_13.8 ;
    %mov 42, 74, 32; Return false value
T_13.9 ;
    %jmp/0  T_13.3, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_13.4;
T_13.3 ;
    %mov 9, 42, 32; Return false value
T_13.4 ;
    %set/v v0116E408_0, 9, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0112E340;
T_14 ;
    %wait E_0112B188;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_65 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_66 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_67 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_68 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_69 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_70 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_71 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_72 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_73 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_74 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_75 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_76 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_77 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_78 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_79 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_80 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_81 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_82 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_83 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_84 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_85 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_86 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_87 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_88 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_89 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_90 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_91 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_92 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_93 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_94 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_95 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_96 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F2B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EE38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F308_0, 0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0112E340;
T_15 ;
    %wait E_0112A9C8;
    %ix/getv 3, v0116EA90_0;
    %load/av 8, v0116F1A8, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %ix/getv 3, v0116EAE8_0;
    %load/av 9, v0116F1A8, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %or 8, 4, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EE38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F308_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F2B0_0, 0, 1;
T_15.0 ;
    %vpi_call 6 102 "$display", "TESTINGGGGGGGGGGGGGGGG";
    %vpi_call 6 103 "$display", v0116EE38_0, " ", v0116F308_0, " ", v0116F2B0_0;
    %jmp T_15;
    .thread T_15;
    .scope S_0112E340;
T_16 ;
    %wait E_0112A9C8;
    %vpi_call 6 109 "$display", "ID", v0116F5C8_0;
    %jmp T_16;
    .thread T_16;
    .scope S_0112E340;
T_17 ;
    %wait E_0112C308;
    %load/v 8, v0116F410_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0116E8D8_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0116E880_0, 0, 8;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0112E340;
T_18 ;
    %wait E_0112C428;
    %delay 1000, 0;
    %load/v 8, v0116F5C8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0116E828_0, 0, 8;
    %load/v 8, v0116F048_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0116E9E0_0, 0, 8;
    %load/v 8, v0116F5C8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0116ED30_0, 0, 8;
    %delay 1000, 0;
    %load/v 8, v0116F4C0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.0, 4;
    %ix/getv 3, v0116E828_0;
    %jmp/1 t_97, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 1;
t_97 ;
T_18.0 ;
    %load/v 8, v0116F780_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.2, 4;
    %ix/getv 3, v0116F048_0;
    %jmp/1 t_98, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116F1A8, 0, 0;
t_98 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0116EE38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F308_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0116F2B0_0, 0, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0112E4D8;
T_19 ;
    %wait E_0112B188;
    %set/v v0116CE80_0, 1, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0112E4D8;
T_20 ;
    %wait E_0112A9C8;
    %load/v 8, v0116E720_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116E778_0, 0, 8;
    %load/v 8, v0116CE28_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116D7C8_0, 0, 8;
    %load/v 8, v0116DF90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116DEE0_0, 0, 8;
    %load/v 8, v0116E1A0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116DD28_0, 0, 8;
    %load/v 8, v0116E5C0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116DFE8_0, 0, 8;
    %load/v 8, v0116DE88_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0116E7D0_0, 0, 8;
    %load/v 8, v0116E618_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116E250_0, 0, 8;
    %load/v 8, v0116D350_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116D140_0, 0, 8;
    %load/v 8, v0116E2A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116E1F8_0, 0, 8;
    %load/v 8, v0116D090_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116CFE0_0, 0, 8;
    %load/v 8, v0116D198_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116D2A0_0, 0, 8;
    %load/v 8, v0116D718_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0116D770_0, 0, 8;
    %jmp T_20;
    .thread T_20;
    .scope S_0112E4D8;
T_21 ;
    %wait E_0112A9C8;
    %vpi_call 10 48 "$display", "ID_EX", v0116E7D0_0;
    %jmp T_21;
    .thread T_21;
    .scope S_0112DF00;
T_22 ;
    %wait E_0112C408;
    %load/v 8, v0116D6C0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %delay 1000, 0;
    %load/v 8, v0116D5B8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_22.2, 4;
    %load/v 8, v0116D0E8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116D560_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/v 8, v0116CF88_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116D560_0, 0, 8;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0112DF00;
T_23 ;
    %wait E_0112C2A8;
    %load/v 8, v0116D6C0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %delay 1000, 0;
    %load/v 8, v0116D1F0_0, 32;
    %set/v v0116D248_0, 8, 32;
    %load/v 8, v0116D2F8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_23.2, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_23.3, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_23.4, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_23.5, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_23.6, 6;
    %jmp T_23.7;
T_23.2 ;
    %set/v v0116DBE8_0, 0, 4;
    %load/v 8, v0116CF88_0, 32;
    %set/v v0116CD20_0, 8, 32;
    %load/v 8, v0116CD20_0, 32;
    %set/v v0116D560_0, 8, 32;
    %jmp T_23.7;
T_23.3 ;
    %set/v v0116DBE8_0, 0, 4;
    %load/v 8, v0116CF88_0, 32;
    %set/v v0116CD20_0, 8, 32;
    %load/v 8, v0116CD20_0, 32;
    %set/v v0116D560_0, 8, 32;
    %jmp T_23.7;
T_23.4 ;
    %set/v v0116DBE8_0, 0, 4;
    %jmp T_23.7;
T_23.5 ;
    %movi 8, 1, 4;
    %set/v v0116DBE8_0, 8, 4;
    %jmp T_23.7;
T_23.6 ;
    %load/v 8, v0116CDD0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_23.8, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_23.9, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_23.10, 6;
    %jmp T_23.11;
T_23.8 ;
    %set/v v0116DBE8_0, 0, 4;
    %jmp T_23.11;
T_23.9 ;
    %movi 8, 1, 4;
    %set/v v0116DBE8_0, 8, 4;
    %jmp T_23.11;
T_23.10 ;
    %movi 8, 2, 4;
    %set/v v0116DBE8_0, 8, 4;
    %jmp T_23.11;
T_23.11 ;
    %jmp T_23.7;
T_23.7 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0112DF00;
T_24 ;
    %wait E_0112B188;
    %ix/load 0, 1, 0;
    %assign/v0 v0116CF30_0, 0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0112DF00;
T_25 ;
    %wait E_0112C0A8;
    %load/v 8, v0116D6C0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_25.0, 4;
    %delay 1000, 0;
    %load/v 8, v0116D400_0, 32;
    %load/v 40, v0116D560_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_25.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0116CF30_0, 0, 1;
    %jmp T_25.3;
T_25.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0116CF30_0, 0, 0;
T_25.3 ;
    %load/v 8, v0116DBE8_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_25.4, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_25.5, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_25.6, 6;
    %jmp T_25.7;
T_25.4 ;
    %vpi_call 11 126 "$display", "data1=%d, data2=%d \012", v0116D400_0, v0116D560_0;
    %load/v 8, v0116D400_0, 32;
    %load/v 40, v0116D560_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116D458_0, 0, 8;
    %jmp T_25.7;
T_25.5 ;
    %load/v 8, v0116D400_0, 32;
    %load/v 40, v0116D560_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116D458_0, 0, 8;
    %jmp T_25.7;
T_25.6 ;
    %load/v 8, v0116D400_0, 32;
    %load/v 40, v0116D560_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116D458_0, 0, 8;
    %jmp T_25.7;
T_25.7 ;
    %load/v 8, v0116CD78_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0116CF30_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.8, 8;
    %vpi_call 11 146 "$display", "hello";
    %load/v 8, v0116CF88_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0116CD20_0, 8, 32;
T_25.8 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0112DF00;
T_26 ;
    %wait E_0112C3C8;
    %load/v 8, v0116D6C0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_26.0, 4;
    %load/v 8, v0116CD78_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v0116CF30_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_26.2, 8;
    %vpi_call 11 165 "$display", "hello";
    %load/v 8, v0116CF88_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0116CD20_0, 8, 32;
    %load/v 8, v0116CD20_0, 32;
    %load/v 40, v0116D1F0_0, 32;
    %add 8, 40, 32;
    %set/v v0116D3A8_0, 8, 32;
    %load/v 8, v0116D3A8_0, 32;
    %cassign/v v0116D248_0, 8, 32;
    %cassign/link v0116D248_0, v0116D3A8_0;
T_26.2 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0112DF00;
T_27 ;
    %wait E_0112B5C8;
    %load/v 40, v0116D6C0_0, 1;
    %mov 41, 0, 1;
    %cmpi/u 40, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %load/v 40, v0116D458_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116D610_0, 0, 40;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0112DF00;
T_28 ;
    %wait E_0112A9C8;
    %vpi_call 11 184 "$display", "EX", v0116D610_0;
    %jmp T_28;
    .thread T_28;
    .scope S_0112E2B8;
T_29 ;
    %wait E_0112B188;
    %set/v v0116D820_0, 1, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0112E2B8;
T_30 ;
    %wait E_0112A9C8;
    %load/v 40, v0116DA30_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0116DAE0_0, 0, 40;
    %load/v 40, v0116DC98_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116D878_0, 0, 40;
    %load/v 40, v0116D928_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116D980_0, 0, 40;
    %load/v 40, v0116CB98_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116CBF0_0, 0, 40;
    %load/v 40, v0116D9D8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116D8D0_0, 0, 40;
    %load/v 40, v0116DB38_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116DC40_0, 0, 40;
    %jmp T_30;
    .thread T_30;
    .scope S_0112E2B8;
T_31 ;
    %wait E_0112A9C8;
    %vpi_call 12 31 "$display", "EX_DM", v0116DAE0_0;
    %jmp T_31;
    .thread T_31;
    .scope S_0112E230;
T_32 ;
    %wait E_0112B188;
    %movi 40, 4, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116C8D8, 0, 40;
t_99 ;
    %movi 40, 2, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116C8D8, 0, 40;
t_100 ;
    %movi 40, 3, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116C8D8, 0, 40;
t_101 ;
    %movi 40, 5, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116C8D8, 0, 40;
t_102 ;
    %movi 40, 7, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116C8D8, 0, 40;
t_103 ;
    %movi 40, 8, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116C8D8, 0, 40;
t_104 ;
    %movi 40, 9, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116C8D8, 0, 40;
t_105 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116C8D8, 0, 0;
t_106 ;
    %movi 40, 1, 32;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116C8D8, 0, 40;
t_107 ;
    %movi 40, 4, 32;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116C8D8, 0, 40;
t_108 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0112E230;
T_33 ;
    %wait E_0112B168;
    %delay 1000, 0;
    %load/v 40, v0116C930_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_33.0, 4;
    %ix/getv 3, v0116CB40_0;
    %load/av 40, v0116C8D8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116C5C0_0, 0, 40;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0112E230;
T_34 ;
    %wait E_0112B148;
    %delay 1000, 0;
    %load/v 40, v0116C568_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_34.0, 4;
    %load/v 40, v0116CA38_0, 32;
    %ix/getv 3, v0116CB40_0;
    %jmp/1 t_109, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0116C8D8, 0, 40;
t_109 ;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0112DC58;
T_35 ;
    %wait E_0112A988;
    %set/v v0116C670_0, 1, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0112DC58;
T_36 ;
    %wait E_0112A9C8;
    %load/v 40, v0116C618_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0116C720_0, 0, 40;
    %load/v 40, v0116C6C8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116C828_0, 0, 40;
    %load/v 40, v0116C880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0116C510_0, 0, 40;
    %load/v 40, v0116CC48_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0116C778_0, 0, 40;
    %load/v 40, v01121018_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01139C20_0, 0, 40;
    %jmp T_36;
    .thread T_36;
    .scope S_0112DC58;
T_37 ;
    %wait E_0112A9C8;
    %vpi_call 14 30 "$display", "DM_WB", v01139C20_0, " ", v0116C720_0;
    %jmp T_37;
    .thread T_37;
    .scope S_0112DF88;
T_38 ;
    %wait E_0112A9C8;
    %load/v 40, v010FF200_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011341F0_0, 0, 40;
    %load/v 40, v010BA3A8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v010BA400_0, 0, 40;
    %load/v 40, v010F16D8_0, 1;
    %mov 41, 0, 2;
    %cmpi/u 40, 1, 3;
    %jmp/0xz  T_38.0, 4;
    %load/v 40, v010BA648_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01139BC8_0, 0, 40;
    %jmp T_38.1;
T_38.0 ;
    %load/v 40, v010F3420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01139BC8_0, 0, 40;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0112DF88;
T_39 ;
    %wait E_0112A9C8;
    %vpi_call 15 22 "$display", "Writeback ", v011341F0_0, " ", v01139BC8_0;
    %jmp T_39;
    .thread T_39;
    .scope S_0112DE78;
T_40 ;
    %wait E_0112A968;
    %delay 10000, 0;
    %load/v 40, v01171268_0, 1;
    %inv 40, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01171268_0, 0, 40;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0112DE78;
T_41 ;
    %vpi_call 2 233 "$monitor", "time=%3d, reg_wr_data=%d \012", $time, v011721C0_0;
    %ix/load 0, 1, 0;
    %assign/v0 v01171268_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011722C8_0, 0, 1;
    %delay 500000, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011722C8_0, 0, 0;
    %end;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "pipeline.v";
    "./IF_Unit/Instruction_Memory.v";
    "./registers/IF_ID_reg.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/Mux2_1_5.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
    "./registers/ID_EX_reg.v";
    "./execution/EX.v";
    "./registers/EX_DM_reg.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./write_back/write_back.v";
