Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date              : Wed Aug 21 21:58:27 2024
| Host              : DESKTOP-3JDODKJ running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.24 11-02-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: board1_adc1_clk_p (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: board1_adc2_clk_p (HIGH)

 There are 4325 register/latch pins with no clock driven by root clock pin: rgmii_rxc (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_A_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_A_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_B_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_B_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_C_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_C_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_D_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_D_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_E_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_E_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_F_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_F_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_G_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_G_data_package/state23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_H_data_package/state23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: data/adc_H_data_package/state23_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data/state34_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data/state34_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: data/state34_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10724 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 56 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.750        0.000                      0                85044        0.004        0.000                      0                85012        1.100        0.000                       0                 53108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
adc1_clk_p                                                                                  {0.000 4.000}        8.000           125.000         
adc2_clk_p                                                                                  {0.000 4.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_p                                                                                   {0.000 2.500}        5.000           200.000         
  clk_out1_sys_clk_mmcm                                                                     {0.000 10.000}       20.000          50.000          
  clk_out2_sys_clk_mmcm                                                                     {0.000 4.000}        8.000           125.000         
  clkfbout_sys_clk_mmcm                                                                     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc1_clk_p                                                                                                                                                                                                                                    3.383        0.000                       0                    25  
adc2_clk_p                                                                                                                                                                                                                                    3.383        0.000                       0                    25  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.022        0.000                      0                 1063        0.036        0.000                      0                 1063       15.832        0.000                       0                   568  
sys_clk_p                                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_sys_clk_mmcm                                                                          16.320        0.000                      0                 1382        0.032        0.000                      0                 1382        9.146        0.000                       0                   922  
  clk_out2_sys_clk_mmcm                                                                           1.761        0.000                      0                82101        0.004        0.000                      0                82101        3.020        0.000                       0                 51564  
  clkfbout_sys_clk_mmcm                                                                                                                                                                                                                       3.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_sys_clk_mmcm  clk_out1_sys_clk_mmcm        0.750        0.000                      0                    6        0.332        0.000                      0                    6  
                       clk_out2_sys_clk_mmcm      999.487        0.000                      0                   16                                                                        
clk_out1_sys_clk_mmcm  clk_out2_sys_clk_mmcm        1.370        0.000                      0                  132        0.037        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_sys_clk_mmcm                                                                       clk_out1_sys_clk_mmcm                                                                            18.510        0.000                      0                   52        0.218        0.000                      0                   52  
**async_default**                                                                           clk_out2_sys_clk_mmcm                                                                       clk_out2_sys_clk_mmcm                                                                             5.985        0.000                      0                  196        0.120        0.000                      0                  196  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.911        0.000                      0                  100        0.073        0.000                      0                  100  
**default**                                                                                 clk_out2_sys_clk_mmcm                                                                                                                                                                         7.455        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc1_clk_p
  To Clock:  adc1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc1_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { board2_adc1_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I         n/a              1.379         8.000       6.621      BUFGCE_X1Y2           adc_board2/adc1_clk_BUFG_inst/I
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y6   adc_board2/IBUFDS_DATAS[2].IDDR_adc1_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y8   adc_board2/IBUFDS_DATAS[4].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.075       3.590      BITSLICE_RX_TX_X1Y19  adc_board2/IBUFDS_DATAS[3].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.070       3.595      BITSLICE_RX_TX_X1Y0   adc_board2/IBUFDS_DATAS[10].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y8   adc_board2/IBUFDS_DATAS[4].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y34  adc_board2/IBUFDS_DATAS[9].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.065       3.600      BITSLICE_RX_TX_X1Y2   adc_board2/IBUFDS_DATAS[0].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.065       3.600      BITSLICE_RX_TX_X1Y28  adc_board2/IBUFDS_DATAS[6].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.062       3.603      BITSLICE_RX_TX_X1Y13  adc_board2/IBUFDS_DATAS[8].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.059       3.606      BITSLICE_RX_TX_X1Y36  adc_board2/IBUFDS_DATAS[11].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.055       3.610      BITSLICE_RX_TX_X1Y15  adc_board2/IBUFDS_DATAS[1].IDDR_adc1_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.053       3.612      BITSLICE_RX_TX_X1Y17  adc_board2/IBUFDS_DATAS[7].IDDR_adc1_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc2_clk_p
  To Clock:  adc2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc2_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { board2_adc2_clk_p }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I         n/a              1.379         8.000       6.621      BUFGCE_X1Y26          adc_board2/adc2_clk_BUFG_inst/I
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.370         8.000       6.630      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y84  adc_board2/IBUFDS_DATAS[0].IDDR_adc2_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.617         4.000       3.383      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.075       3.590      BITSLICE_RX_TX_X1Y71  adc_board2/IBUFDS_DATAS[2].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.070       3.595      BITSLICE_RX_TX_X1Y52  adc_board2/IBUFDS_DATAS[10].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y86  adc_board2/IBUFDS_DATAS[3].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.068       3.597      BITSLICE_RX_TX_X1Y60  adc_board2/IBUFDS_DATAS[9].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.065       3.600      BITSLICE_RX_TX_X1Y54  adc_board2/IBUFDS_DATAS[11].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.062       3.603      BITSLICE_RX_TX_X1Y65  adc_board2/IBUFDS_DATAS[6].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.060       3.605      BITSLICE_RX_TX_X1Y82  adc_board2/IBUFDS_DATAS[1].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.060       3.605      BITSLICE_RX_TX_X1Y56  adc_board2/IBUFDS_DATAS[8].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.059       3.606      BITSLICE_RX_TX_X1Y88  adc_board2/IBUFDS_DATAS[4].IDDR_adc2_data/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  3.665         0.055       3.610      BITSLICE_RX_TX_X1Y67  adc_board2/IBUFDS_DATAS[5].IDDR_adc2_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.539ns (20.218%)  route 2.127ns (79.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns = ( 36.271 - 33.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.731ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.675ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.066     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.829     4.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y115        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.050 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.639     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X31Y117        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.242     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y118        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.417     6.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.817    36.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.450    36.721    
                         clock uncertainty           -0.035    36.686    
    SLICE_X31Y120        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 30.022    

Slack (MET) :             30.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.539ns (20.218%)  route 2.127ns (79.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns = ( 36.271 - 33.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.731ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.675ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.066     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.829     4.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y115        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.050 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.639     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X31Y117        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.242     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y118        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.417     6.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.817    36.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.450    36.721    
                         clock uncertainty           -0.035    36.686    
    SLICE_X31Y120        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 30.022    

Slack (MET) :             30.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.539ns (20.218%)  route 2.127ns (79.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns = ( 36.271 - 33.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.731ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.675ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.066     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.829     4.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y115        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.050 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.639     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X31Y117        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.242     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y118        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.417     6.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.817    36.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.450    36.721    
                         clock uncertainty           -0.035    36.686    
    SLICE_X31Y120        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084    36.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 30.022    

Slack (MET) :             30.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.539ns (20.218%)  route 2.127ns (79.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns = ( 36.271 - 33.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.731ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.675ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.066     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.829     4.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y115        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.050 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.639     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X31Y117        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.242     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y118        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.417     6.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.817    36.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.450    36.721    
                         clock uncertainty           -0.035    36.686    
    SLICE_X31Y120        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082    36.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.604    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 30.024    

Slack (MET) :             30.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.539ns (20.218%)  route 2.127ns (79.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns = ( 36.271 - 33.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.731ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.675ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.066     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.829     4.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y115        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.050 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.639     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X31Y117        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.242     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y118        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.417     6.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.817    36.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.450    36.721    
                         clock uncertainty           -0.035    36.686    
    SLICE_X31Y120        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082    36.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.604    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 30.024    

Slack (MET) :             30.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.539ns (20.218%)  route 2.127ns (79.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns = ( 36.271 - 33.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.731ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.675ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.066     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.829     4.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y115        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.050 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.639     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X31Y117        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     5.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.242     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X31Y118        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     6.163 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.417     6.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.817    36.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X31Y120        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.450    36.721    
                         clock uncertainty           -0.035    36.686    
    SLICE_X31Y120        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082    36.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.604    
                         arrival time                          -6.580    
  -------------------------------------------------------------------
                         slack                                 30.024    

Slack (MET) :             30.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.495ns (18.616%)  route 2.164ns (81.384%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.731ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.066     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.028 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.829     4.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y115        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.780     5.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X33Y117        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.555     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050    36.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.662    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                 30.089    

Slack (MET) :             30.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.495ns (18.616%)  route 2.164ns (81.384%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.731ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.066     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.028 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.829     4.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y115        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.780     5.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X33Y117        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.555     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.050    36.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.662    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                 30.089    

Slack (MET) :             30.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.495ns (18.616%)  route 2.164ns (81.384%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.731ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.066     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.028 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.829     4.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y115        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.780     5.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X33Y117        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.555     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.050    36.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.662    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                 30.089    

Slack (MET) :             30.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.495ns (18.616%)  route 2.164ns (81.384%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.066ns (routing 0.731ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.066     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y112        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.028 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          0.829     4.857    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X43Y115        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193     5.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.780     5.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X33Y117        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     6.018 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.555     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050    36.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.662    
                         arrival time                          -6.573    
  -------------------------------------------------------------------
                         slack                                 30.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.830%)  route 0.089ns (58.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Net Delay (Source):      0.898ns (routing 0.348ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.387ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.898     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X44Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/Q
                         net (fo=2, routed)           0.073     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[10]
    SLICE_X44Y111        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1/O
                         net (fo=1, routed)           0.016     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1_n_0
    SLICE_X44Y111        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.075     2.226    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X44Y111        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                         clock pessimism             -0.430     1.796    
    SLICE_X44Y111        FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.852    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.103ns (54.497%)  route 0.086ns (45.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.905ns (routing 0.348ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.387ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.905     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y112        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]/Q
                         net (fo=4, routed)           0.075     1.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[0]
    SLICE_X45Y112        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.055     1.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.011     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X45Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.079     2.230    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.396     1.834    
    SLICE_X45Y112        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     1.890    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.064ns (34.225%)  route 0.123ns (65.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.908ns (routing 0.348ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.387ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.908     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/Q
                         net (fo=3, routed)           0.107     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]
    SLICE_X46Y113        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[25]_i_1/O
                         net (fo=1, routed)           0.016     1.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[25]_i_1_n_0
    SLICE_X46Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.078     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/C
                         clock pessimism             -0.396     1.833    
    SLICE_X46Y113        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Net Delay (Source):      0.909ns (routing 0.348ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.387ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.909     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/Q
                         net (fo=4, routed)           0.072     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]
    SLICE_X43Y112        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.015     1.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1/O
                         net (fo=1, routed)           0.016     1.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1_n_0
    SLICE_X43Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.077     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]/C
                         clock pessimism             -0.429     1.799    
    SLICE_X43Y112        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.063ns (42.857%)  route 0.084ns (57.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      0.903ns (routing 0.348ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.387ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.903     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/Q
                         net (fo=1, routed)           0.072     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[5]
    SLICE_X48Y109        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.015     1.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[4]_i_1/O
                         net (fo=1, routed)           0.012     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[4]_i_1_n_0
    SLICE_X48Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.065     2.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/C
                         clock pessimism             -0.431     1.785    
    SLICE_X48Y109        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.063ns (43.448%)  route 0.082ns (56.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Net Delay (Source):      0.905ns (routing 0.348ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.387ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.905     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X44Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/Q
                         net (fo=2, routed)           0.068     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[6]
    SLICE_X43Y111        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.015     1.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[5]_i_1/O
                         net (fo=1, routed)           0.014     1.887    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[5]_i_1_n_0
    SLICE_X43Y111        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.074     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X43Y111        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/C
                         clock pessimism             -0.442     1.783    
    SLICE_X43Y111        FDSE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Net Delay (Source):      0.910ns (routing 0.348ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.387ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.910     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.796 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/Q
                         net (fo=2, routed)           0.033     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]
    SLICE_X45Y111        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     1.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.012     1.856    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.078     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.477     1.752    
    SLICE_X45Y111        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.063ns (57.273%)  route 0.047ns (42.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Net Delay (Source):      0.853ns (routing 0.348ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.387ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.853     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X25Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y107        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.738 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[9]/Q
                         net (fo=1, routed)           0.031     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[9]
    SLICE_X25Y107        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[8]_i_1__0/O
                         net (fo=1, routed)           0.016     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[8]_i_1__0_n_0
    SLICE_X25Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.004     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X25Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[8]/C
                         clock pessimism             -0.460     1.695    
    SLICE_X25Y107        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.063ns (57.273%)  route 0.047ns (42.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Net Delay (Source):      0.854ns (routing 0.348ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.387ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.854     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X27Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[4]/Q
                         net (fo=1, routed)           0.031     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[4]
    SLICE_X27Y110        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[3]_i_1__0/O
                         net (fo=1, routed)           0.016     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[3]_i_1__0_n_0
    SLICE_X27Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.005     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X27Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
                         clock pessimism             -0.460     1.696    
    SLICE_X27Y110        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Net Delay (Source):      0.852ns (routing 0.348ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.387ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.852     1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X26Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.737 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[12]/Q
                         net (fo=1, routed)           0.074     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[12]
    SLICE_X26Y106        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.016     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[11]_i_1__0/O
                         net (fo=1, routed)           0.016     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[11]_i_1__0_n_0
    SLICE_X26Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.012     2.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X26Y106        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[11]/C
                         clock pessimism             -0.425     1.738    
    SLICE_X26Y106        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y25   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y114  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X32Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       16.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/cnt_sd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.581ns (16.422%)  route 2.957ns (83.578%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.196ns = ( 18.804 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.582ns (routing 0.966ns, distribution 1.616ns)
  Clock Net Delay (Destination): 2.296ns (routing 0.890ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.582    -0.872    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X41Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.758 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.254    -0.504    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[0]
    SLICE_X42Y134        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    -0.311 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.265    -0.046    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X42Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     0.027 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          2.393     2.420    wr_sd/sd_sec_write_data_req
    SLICE_X44Y148        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     2.621 r  wr_sd/cnt_sd[3]_i_1/O
                         net (fo=1, routed)           0.045     2.666    wr_sd/p_1_in__0[3]
    SLICE_X44Y148        FDCE                                         r  wr_sd/cnt_sd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.296    18.804    wr_sd/sys_clk
    SLICE_X44Y148        FDCE                                         r  wr_sd/cnt_sd_reg[3]/C
                         clock pessimism              0.193    18.997    
                         clock uncertainty           -0.074    18.924    
    SLICE_X44Y148        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    18.986    wr_sd/cnt_sd_reg[3]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                 16.320    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.571ns (17.168%)  route 2.755ns (82.832%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 18.815 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.582ns (routing 0.966ns, distribution 1.616ns)
  Clock Net Delay (Destination): 2.307ns (routing 0.890ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.582    -0.872    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X41Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.758 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.254    -0.504    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[0]
    SLICE_X42Y134        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    -0.311 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.265    -0.046    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X42Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     0.027 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          2.209     2.236    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/probe0[0]
    SLICE_X43Y126        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191     2.427 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.027     2.454    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X43Y126        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.307    18.815    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y126        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.193    19.008    
                         clock uncertainty           -0.074    18.935    
    SLICE_X43Y126        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    18.995    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                          -2.454    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.558ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.805ns (25.451%)  route 2.358ns (74.549%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 0.966ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.305ns (routing 0.890ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.618    -0.836    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X43Y137        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.719 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=21, routed)          0.415    -0.304    wr_sd/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[2]
    SLICE_X45Y140        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075    -0.229 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_16/O
                         net (fo=1, routed)           0.272     0.043    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_16_n_0
    SLICE_X45Y140        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.191     0.234 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=2, routed)           0.225     0.459    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X45Y143        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     0.596 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22/O
                         net (fo=1, routed)           0.208     0.804    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22_n_0
    SLICE_X46Y141        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     0.844 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14/O
                         net (fo=1, routed)           0.380     1.224    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14_n_0
    SLICE_X45Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     1.361 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.194     1.555    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X46Y138        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     1.596 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.596    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X46Y138        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     1.663 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.664     2.327    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X41Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.305    18.813    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X41Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.193    19.006    
                         clock uncertainty           -0.074    18.932    
    SLICE_X41Y136        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047    18.885    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                 16.558    

Slack (MET) :             16.558ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.805ns (25.451%)  route 2.358ns (74.549%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 0.966ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.305ns (routing 0.890ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.618    -0.836    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X43Y137        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.719 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=21, routed)          0.415    -0.304    wr_sd/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[2]
    SLICE_X45Y140        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075    -0.229 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_16/O
                         net (fo=1, routed)           0.272     0.043    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_16_n_0
    SLICE_X45Y140        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.191     0.234 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=2, routed)           0.225     0.459    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X45Y143        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     0.596 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22/O
                         net (fo=1, routed)           0.208     0.804    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22_n_0
    SLICE_X46Y141        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     0.844 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14/O
                         net (fo=1, routed)           0.380     1.224    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14_n_0
    SLICE_X45Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     1.361 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.194     1.555    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X46Y138        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     1.596 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.596    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X46Y138        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     1.663 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.664     2.327    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X41Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.305    18.813    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X41Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.193    19.006    
                         clock uncertainty           -0.074    18.932    
    SLICE_X41Y136        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    18.885    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.885    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                 16.558    

Slack (MET) :             16.655ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.805ns (26.273%)  route 2.259ns (73.727%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 18.814 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 0.966ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.306ns (routing 0.890ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.618    -0.836    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X43Y137        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.719 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=21, routed)          0.415    -0.304    wr_sd/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[2]
    SLICE_X45Y140        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075    -0.229 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_16/O
                         net (fo=1, routed)           0.272     0.043    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_16_n_0
    SLICE_X45Y140        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.191     0.234 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=2, routed)           0.225     0.459    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X45Y143        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     0.596 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22/O
                         net (fo=1, routed)           0.208     0.804    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22_n_0
    SLICE_X46Y141        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     0.844 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14/O
                         net (fo=1, routed)           0.380     1.224    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14_n_0
    SLICE_X45Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     1.361 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.194     1.555    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X46Y138        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     1.596 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.596    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X46Y138        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     1.663 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.565     2.228    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X40Y135        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.306    18.814    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X40Y135        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.193    19.007    
                         clock uncertainty           -0.074    18.933    
    SLICE_X40Y135        FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.050    18.883    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                 16.655    

Slack (MET) :             16.661ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.805ns (26.299%)  route 2.256ns (73.701%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 18.814 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 0.966ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.306ns (routing 0.890ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.618    -0.836    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X43Y137        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117    -0.719 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[2]/Q
                         net (fo=21, routed)          0.415    -0.304    wr_sd/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[2]
    SLICE_X45Y140        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075    -0.229 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_16/O
                         net (fo=1, routed)           0.272     0.043    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_16_n_0
    SLICE_X45Y140        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.191     0.234 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8/O
                         net (fo=2, routed)           0.225     0.459    wr_sd/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_8_n_0
    SLICE_X45Y143        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.137     0.596 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22/O
                         net (fo=1, routed)           0.208     0.804    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_22_n_0
    SLICE_X46Y141        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     0.844 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14/O
                         net (fo=1, routed)           0.380     1.224    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_14_n_0
    SLICE_X45Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     1.361 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.194     1.555    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_6_n_0
    SLICE_X46Y138        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     1.596 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3/O
                         net (fo=1, routed)           0.000     1.596    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[4]_i_3_n_0
    SLICE_X46Y138        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     1.663 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=5, routed)           0.562     2.225    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X40Y135        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.306    18.814    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X40Y135        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.193    19.007    
                         clock uncertainty           -0.074    18.933    
    SLICE_X40Y135        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    18.886    wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.886    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                 16.661    

Slack (MET) :             16.685ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/cnt_sd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.572ns (18.027%)  route 2.601ns (81.973%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.196ns = ( 18.804 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.582ns (routing 0.966ns, distribution 1.616ns)
  Clock Net Delay (Destination): 2.296ns (routing 0.890ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.582    -0.872    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X41Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.758 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.254    -0.504    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[0]
    SLICE_X42Y134        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    -0.311 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.265    -0.046    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X42Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     0.027 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          2.047     2.074    wr_sd/sd_sec_write_data_req
    SLICE_X44Y148        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     2.266 r  wr_sd/cnt_sd[2]_i_1/O
                         net (fo=1, routed)           0.035     2.301    wr_sd/p_1_in__0[2]
    SLICE_X44Y148        FDCE                                         r  wr_sd/cnt_sd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.296    18.804    wr_sd/sys_clk
    SLICE_X44Y148        FDCE                                         r  wr_sd/cnt_sd_reg[2]/C
                         clock pessimism              0.193    18.997    
                         clock uncertainty           -0.074    18.924    
    SLICE_X44Y148        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    18.986    wr_sd/cnt_sd_reg[2]
  -------------------------------------------------------------------
                         required time                         18.986    
                         arrival time                          -2.301    
  -------------------------------------------------------------------
                         slack                                 16.685    

Slack (MET) :             16.706ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.380ns (12.418%)  route 2.680ns (87.582%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.176ns = ( 18.824 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.582ns (routing 0.966ns, distribution 1.616ns)
  Clock Net Delay (Destination): 2.316ns (routing 0.890ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.582    -0.872    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X41Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.758 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.254    -0.504    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[0]
    SLICE_X42Y134        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    -0.311 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.265    -0.046    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X42Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     0.027 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          2.161     2.188    wr_sd/sd_sec_write_data_req
    SLICE_X46Y142        FDCE                                         r  wr_sd/sd_sec_write_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.316    18.824    wr_sd/sys_clk
    SLICE_X46Y142        FDCE                                         r  wr_sd/sd_sec_write_data_reg[0]/C
                         clock pessimism              0.193    19.017    
                         clock uncertainty           -0.074    18.944    
    SLICE_X46Y142        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050    18.894    wr_sd/sd_sec_write_data_reg[0]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                 16.706    

Slack (MET) :             16.706ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.380ns (12.418%)  route 2.680ns (87.582%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.176ns = ( 18.824 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.582ns (routing 0.966ns, distribution 1.616ns)
  Clock Net Delay (Destination): 2.316ns (routing 0.890ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.582    -0.872    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X41Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.758 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.254    -0.504    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[0]
    SLICE_X42Y134        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    -0.311 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.265    -0.046    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X42Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     0.027 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          2.161     2.188    wr_sd/sd_sec_write_data_req
    SLICE_X46Y142        FDCE                                         r  wr_sd/sd_sec_write_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.316    18.824    wr_sd/sys_clk
    SLICE_X46Y142        FDCE                                         r  wr_sd/sd_sec_write_data_reg[1]/C
                         clock pessimism              0.193    19.017    
                         clock uncertainty           -0.074    18.944    
    SLICE_X46Y142        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050    18.894    wr_sd/sd_sec_write_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                 16.706    

Slack (MET) :             16.706ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.380ns (12.418%)  route 2.680ns (87.582%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.176ns = ( 18.824 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.582ns (routing 0.966ns, distribution 1.616ns)
  Clock Net Delay (Destination): 2.316ns (routing 0.890ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.582    -0.872    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X41Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.758 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.254    -0.504    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[0]
    SLICE_X42Y134        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    -0.311 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.265    -0.046    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X42Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     0.027 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          2.161     2.188    wr_sd/sd_sec_write_data_req
    SLICE_X46Y142        FDCE                                         r  wr_sd/sd_sec_write_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.316    18.824    wr_sd/sys_clk
    SLICE_X46Y142        FDCE                                         r  wr_sd/sd_sec_write_data_reg[2]/C
                         clock pessimism              0.193    19.017    
                         clock uncertainty           -0.074    18.944    
    SLICE_X46Y142        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050    18.894    wr_sd/sd_sec_write_data_reg[2]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                 16.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.079ns (45.143%)  route 0.096ns (54.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Net Delay (Source):      1.281ns (routing 0.463ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.513ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.281    -0.543    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X52Y100        FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.494 r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[2]/Q
                         net (fo=6, routed)           0.080    -0.414    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg__0__0[2]
    SLICE_X51Y100        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030    -0.384 r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt[4]_i_1__2/O
                         net (fo=1, routed)           0.016    -0.368    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/p_0_in__0[4]
    SLICE_X51Y100        FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.497    -0.652    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X51Y100        FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[4]/C
                         clock pessimism              0.197    -0.455    
    SLICE_X51Y100        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.399    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.080ns (44.944%)  route 0.098ns (55.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Net Delay (Source):      1.281ns (routing 0.463ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.513ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.281    -0.543    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X52Y100        FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.494 r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[9]/Q
                         net (fo=6, routed)           0.082    -0.412    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg__0__0[9]
    SLICE_X50Y100        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.031    -0.381 r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt[12]_i_1__2/O
                         net (fo=1, routed)           0.016    -0.365    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/p_0_in__0[12]
    SLICE_X50Y100        FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.498    -0.651    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X50Y100        FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[12]/C
                         clock pessimism              0.197    -0.454    
    SLICE_X50Y100        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.398    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.125ns (routing 0.463ns, distribution 0.662ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.513ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.125    -0.699    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X43Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y136        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048    -0.651 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[1]/Q
                         net (fo=7, routed)           0.075    -0.576    wr_sd/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg_n_0_[1]
    SLICE_X43Y135        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.015    -0.561 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[4]_i_1/O
                         net (fo=1, routed)           0.012    -0.549    wr_sd/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt[4]_i_1_n_0
    SLICE_X43Y135        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.328    -0.821    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X43Y135        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[4]/C
                         clock pessimism              0.179    -0.642    
    SLICE_X43Y135        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.586    wr_sd/sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/spi_master_m0/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.078ns (44.571%)  route 0.097ns (55.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.695ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      1.129ns (routing 0.463ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.513ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.129    -0.695    wr_sd/sd_card_top_m0/spi_master_m0/clk
    SLICE_X46Y135        FDCE                                         r  wr_sd/sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y135        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.647 f  wr_sd/sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[2]/Q
                         net (fo=23, routed)          0.085    -0.562    wr_sd/sd_card_top_m0/spi_master_m0/out[2]
    SLICE_X44Y135        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.030    -0.532 r  wr_sd/sd_card_top_m0/spi_master_m0/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.012    -0.520    wr_sd/sd_card_top_m0/spi_master_m0/clk_cnt[5]_i_1_n_0
    SLICE_X44Y135        FDCE                                         r  wr_sd/sd_card_top_m0/spi_master_m0/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.327    -0.822    wr_sd/sd_card_top_m0/spi_master_m0/clk
    SLICE_X44Y135        FDCE                                         r  wr_sd/sd_card_top_m0/spi_master_m0/clk_cnt_reg[5]/C
                         clock pessimism              0.208    -0.614    
    SLICE_X44Y135        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.558    wr_sd/sd_card_top_m0/spi_master_m0/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      1.273ns (routing 0.463ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.513ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.273    -0.551    adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X0Y255         FDCE                                         r  adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y255         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.502 r  adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[9]/Q
                         net (fo=6, routed)           0.081    -0.421    adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg__0[9]
    SLICE_X1Y255         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.031    -0.390 r  adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.016    -0.374    adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/p_0_in__0[11]
    SLICE_X1Y255         FDCE                                         r  adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.474    -0.675    adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X1Y255         FDCE                                         r  adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[11]/C
                         clock pessimism              0.206    -0.469    
    SLICE_X1Y255         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.413    adc_board1/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.048ns (31.579%)  route 0.104ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.122ns (routing 0.463ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.513ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.122    -0.702    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X44Y136        FDPE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.654 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]/Q
                         net (fo=6, routed)           0.104    -0.550    wr_sd/sd_card_top_m0/sd_card_cmd_m0/UNCONN_IN[5]
    SLICE_X44Y134        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.324    -0.825    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X44Y134        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[5]/C
                         clock pessimism              0.179    -0.646    
    SLICE_X44Y134        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.590    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Net Delay (Source):      1.282ns (routing 0.463ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.513ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.282    -0.542    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X51Y98         FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.493 r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift_reg[1]/Q
                         net (fo=1, routed)           0.068    -0.425    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift_reg_n_0_[1]
    SLICE_X51Y97         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015    -0.410 r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift[2]_i_1__0/O
                         net (fo=1, routed)           0.016    -0.394    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift[2]_i_1__0_n_0
    SLICE_X51Y97         FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.493    -0.656    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/clk_out1
    SLICE_X51Y97         FDCE                                         r  adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift_reg[2]/C
                         clock pessimism              0.165    -0.491    
    SLICE_X51Y97         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.435    adc_board2/spi_config_adc2/adc_spi_m0/spi_master_m0/MOSI_shift_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.094ns (66.667%)  route 0.047ns (33.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Net Delay (Source):      1.124ns (routing 0.463ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.513ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.124    -0.700    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/clk
    SLICE_X41Y132        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y132        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.651 f  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg/Q
                         net (fo=2, routed)           0.035    -0.616    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din
    SLICE_X41Y132        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.045    -0.571 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse[1]_i_1/O
                         net (fo=1, routed)           0.012    -0.559    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse[1]_i_1_n_0
    SLICE_X41Y132        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.326    -0.823    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/clk
    SLICE_X41Y132        FDRE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]/C
                         clock pessimism              0.166    -0.657    
    SLICE_X41Y132        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.601    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board1/spi_config_adc1/adc_spi_m0/send_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.064ns (37.427%)  route 0.107ns (62.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.260ns (routing 0.463ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.513ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.260    -0.564    adc_board1/spi_config_adc1/adc_spi_m0/clk_out1
    SLICE_X1Y198         FDCE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y198         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.515 r  adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[4]/Q
                         net (fo=11, routed)          0.091    -0.424    adc_board1/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y198         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015    -0.409 r  adc_board1/spi_config_adc1/adc_spi_m0/send_data[7]_i_2/O
                         net (fo=1, routed)           0.016    -0.393    adc_board1/spi_config_adc1/adc_spi_m0/send_data[7]_i_2_n_0
    SLICE_X0Y198         FDCE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/send_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.456    -0.693    adc_board1/spi_config_adc1/adc_spi_m0/clk_out1
    SLICE_X0Y198         FDCE                                         r  adc_board1/spi_config_adc1/adc_spi_m0/send_data_reg[7]/C
                         clock pessimism              0.202    -0.491    
    SLICE_X0Y198         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.435    adc_board1/spi_config_adc1/adc_spi_m0/send_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 adc_board2/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adc_board2/spi_config_adc1/adc_spi_m0/send_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.078ns (45.349%)  route 0.094ns (54.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      1.299ns (routing 0.463ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.513ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.299    -0.525    adc_board2/spi_config_adc1/adc_spi_m0/clk_out1
    SLICE_X51Y11         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.477 f  adc_board2/spi_config_adc1/adc_spi_m0/FSM_onehot_state_reg[8]/Q
                         net (fo=14, routed)          0.080    -0.397    adc_board2/spi_config_adc1/adc_spi_m0/p_2_in
    SLICE_X52Y11         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.030    -0.367 r  adc_board2/spi_config_adc1/adc_spi_m0/send_data[6]_i_1__1/O
                         net (fo=1, routed)           0.014    -0.353    adc_board2/spi_config_adc1/adc_spi_m0/send_data[6]_i_1__1_n_0
    SLICE_X52Y11         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/send_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.496    -0.653    adc_board2/spi_config_adc1/adc_spi_m0/clk_out1
    SLICE_X52Y11         FDCE                                         r  adc_board2/spi_config_adc1/adc_spi_m0/send_data_reg[6]/C
                         clock pessimism              0.199    -0.454    
    SLICE_X52Y11         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.398    adc_board2/spi_config_adc1/adc_spi_m0/send_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_for_all/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         20.000      18.291     RAMB18_X5Y52     wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         20.000      18.621     BUFGCE_X0Y38     clk_for_all/inst/clkout1_buf/I
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         20.000      18.884     SLICE_X50Y190    ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg[1]_srl2_ethernet2_eth2_smi_config_inst_smi_inst_mdio_in_reg_c_0/CLK
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         20.000      18.929     MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X5Y52     wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X5Y52     wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X5Y52     wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         10.000      9.146      RAMB18_X5Y52     wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X50Y190    ethernet2/eth2/smi_config_inst/smi_inst/mdio_in_reg[1]_srl2_ethernet2_eth2_smi_config_inst_smi_inst_mdio_in_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         10.000      9.442      SLICE_X48Y130    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_clk_mmcm
  To Clock:  clk_out2_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.117ns (2.083%)  route 5.501ns (97.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 6.767 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.836ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.517    -0.937    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X31Y98         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.820 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=69, routed)          5.501     4.681    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][1]
    RAMB36_X3Y25         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.259     6.767    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/out
    RAMB36_X3Y25         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.110     6.878    
                         clock uncertainty           -0.064     6.814    
    RAMB36_X3Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     6.442    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  1.761    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 0.117ns (2.107%)  route 5.435ns (97.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 6.767 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.259ns (routing 0.836ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.517    -0.937    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X31Y98         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.820 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=69, routed)          5.435     4.615    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][1]
    RAMB36_X3Y24         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.259     6.767    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/out
    RAMB36_X3Y24         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.110     6.878    
                         clock uncertainty           -0.064     6.814    
    RAMB36_X3Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     6.442    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 0.117ns (2.084%)  route 5.498ns (97.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 6.761 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.253ns (routing 0.836ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.517    -0.937    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X31Y98         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.820 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=69, routed)          5.498     4.678    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][1]
    RAMB36_X4Y23         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.253     6.761    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/out
    RAMB36_X4Y23         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.185     6.947    
                         clock uncertainty           -0.064     6.882    
    RAMB36_X4Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     6.510    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.510    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.117ns (2.165%)  route 5.286ns (97.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 6.755 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.836ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.517    -0.937    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X31Y98         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.820 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=69, routed)          5.286     4.466    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][1]
    RAMB36_X3Y23         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.247     6.755    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/out
    RAMB36_X3Y23         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.185     6.941    
                         clock uncertainty           -0.064     6.876    
    RAMB36_X3Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     6.504    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.504    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.117ns (2.144%)  route 5.341ns (97.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 6.835 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.327ns (routing 0.836ns, distribution 1.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.517    -0.937    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X31Y98         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.820 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=69, routed)          5.341     4.521    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][1]
    RAMB36_X2Y22         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.327     6.835    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/out
    RAMB36_X2Y22         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.184     7.020    
                         clock uncertainty           -0.064     6.955    
    RAMB36_X2Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     6.583    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.583    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.117ns (2.079%)  route 5.512ns (97.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.909ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.235ns (routing 0.836ns, distribution 1.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.507    -0.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X33Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=42, routed)          5.512     4.682    data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[25]
    SLICE_X34Y20         FDRE                                         r  data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.235     6.743    data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X34Y20         FDRE                                         r  data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                         clock pessimism              0.125     6.869    
                         clock uncertainty           -0.064     6.805    
    SLICE_X34Y20         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     6.864    data/adc_G_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.864    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 0.117ns (2.237%)  route 5.113ns (97.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 6.751 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.243ns (routing 0.836ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.517    -0.937    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X31Y98         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.820 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=69, routed)          5.113     4.293    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][1]
    RAMB36_X3Y22         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.243     6.751    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/out
    RAMB36_X3Y22         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.185     6.937    
                         clock uncertainty           -0.064     6.872    
    RAMB36_X3Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     6.500    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.500    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 0.117ns (2.089%)  route 5.483ns (97.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 6.749 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.507ns (routing 0.909ns, distribution 1.598ns)
  Clock Net Delay (Destination): 2.241ns (routing 0.836ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.507    -0.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X33Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.830 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=42, routed)          5.483     4.653    data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[25]
    SLICE_X39Y30         FDRE                                         r  data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.241     6.749    data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X39Y30         FDRE                                         r  data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]/C
                         clock pessimism              0.125     6.875    
                         clock uncertainty           -0.064     6.811    
    SLICE_X39Y30         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     6.870    data/adc_E_data_sample/uut_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]
  -------------------------------------------------------------------
                         required time                          6.870    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 0.117ns (2.274%)  route 5.027ns (97.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 6.756 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.248ns (routing 0.836ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.517    -0.937    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X31Y98         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.820 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=69, routed)          5.027     4.207    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][1]
    RAMB36_X3Y10         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.248     6.756    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/out
    RAMB36_X3Y10         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.125     6.882    
                         clock uncertainty           -0.064     6.818    
    RAMB36_X3Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     6.446    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.446    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.117ns (2.296%)  route 4.979ns (97.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 6.755 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.517ns (routing 0.909ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.836ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.517    -0.937    data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X31Y98         FDRE                                         r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.820 r  data/uut_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=69, routed)          4.979     4.159    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][1]
    RAMB36_X3Y21         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.247     6.755    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/out
    RAMB36_X3Y21         RAMB36E2                                     r  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.185     6.941    
                         clock uncertainty           -0.064     6.876    
    RAMB36_X3Y21         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     6.504    data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.504    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                  2.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -1.114ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      2.378ns (routing 0.836ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.662ns (routing 0.909ns, distribution 1.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.378    -1.114    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X4Y102         SRLC32E                                      r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.859 r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.859    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X4Y102         SRL16E                                       r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.662    -0.792    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X4Y102         SRL16E                                       r  data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.314    -1.107    
    SLICE_X4Y102         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.863    data/adc_B_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Net Delay (Source):      2.395ns (routing 0.836ns, distribution 1.559ns)
  Clock Net Delay (Destination): 2.696ns (routing 0.909ns, distribution 1.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.395    -1.097    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X7Y128         SRLC32E                                      r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.842 r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.842    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X7Y128         SRL16E                                       r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.696    -0.758    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X7Y128         SRL16E                                       r  data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.331    -1.090    
    SLICE_X7Y128         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.846    data/adc_D_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -1.121ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Net Delay (Source):      2.371ns (routing 0.836ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.660ns (routing 0.909ns, distribution 1.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.371    -1.121    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X4Y24          SRLC32E                                      r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.866 r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.866    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X4Y24          SRL16E                                       r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.660    -0.794    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X4Y24          SRL16E                                       r  data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.319    -1.114    
    SLICE_X4Y24          SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.870    data/adc_E_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -1.109ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      2.383ns (routing 0.836ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.667ns (routing 0.909ns, distribution 1.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.383    -1.109    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X4Y72          SRLC32E                                      r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.854 r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.854    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X4Y72          SRL16E                                       r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.667    -0.787    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X4Y72          SRL16E                                       r  data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.314    -1.102    
    SLICE_X4Y72          SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.858    data/adc_F_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -1.135ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Net Delay (Source):      2.357ns (routing 0.836ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.663ns (routing 0.909ns, distribution 1.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.357    -1.135    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X18Y19         SRLC32E                                      r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.880 r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.880    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X18Y19         SRL16E                                       r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.663    -0.791    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X18Y19         SRL16E                                       r  data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.336    -1.128    
    SLICE_X18Y19         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.884    data/adc_G_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      2.361ns (routing 0.836ns, distribution 1.525ns)
  Clock Net Delay (Destination): 2.655ns (routing 0.909ns, distribution 1.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.361    -1.131    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X15Y49         SRLC32E                                      r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.876 r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.876    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X15Y49         SRL16E                                       r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.655    -0.799    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X15Y49         SRL16E                                       r  data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.324    -1.124    
    SLICE_X15Y49         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.880    data/adc_H_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 ethernet2/eth2/mac_test0/urtss/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet2/eth2/mac_test0/urtss/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Net Delay (Source):      2.556ns (routing 0.836ns, distribution 1.720ns)
  Clock Net Delay (Destination): 2.855ns (routing 0.909ns, distribution 1.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.556    -0.936    ethernet2/eth2/mac_test0/urtss/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X69Y108        SRLC32E                                      r  ethernet2/eth2/mac_test0/urtss/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.681 r  ethernet2/eth2/mac_test0/urtss/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.681    ethernet2/eth2/mac_test0/urtss/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X69Y108        SRL16E                                       r  ethernet2/eth2/mac_test0/urtss/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.855    -0.599    ethernet2/eth2/mac_test0/urtss/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X69Y108        SRL16E                                       r  ethernet2/eth2/mac_test0/urtss/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.329    -0.929    
    SLICE_X69Y108        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.685    ethernet2/eth2/mac_test0/urtss/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -1.231ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      2.261ns (routing 0.836ns, distribution 1.425ns)
  Clock Net Delay (Destination): 2.546ns (routing 0.909ns, distribution 1.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.261    -1.231    data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X42Y78         SRLC32E                                      r  data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.976 r  data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.976    data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X42Y78         SRL16E                                       r  data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.546    -0.908    data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X42Y78         SRL16E                                       r  data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.315    -1.224    
    SLICE_X42Y78         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.980    data/adc_A_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.980    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -1.221ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      2.271ns (routing 0.836ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.574ns (routing 0.909ns, distribution 1.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.271    -1.221    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X24Y170        SRLC32E                                      r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y170        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.966 r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.966    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X24Y170        SRL16E                                       r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.574    -0.880    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X24Y170        SRL16E                                       r  data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.333    -1.214    
    SLICE_X24Y170        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.970    data/adc_C_data_package/uut_3/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.970    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      2.245ns (routing 0.836ns, distribution 1.409ns)
  Clock Net Delay (Destination): 2.535ns (routing 0.909ns, distribution 1.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     0.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    -3.912 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    -3.567    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.492 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.245    -1.247    data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X32Y99         SRLC32E                                      r  data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255    -0.992 r  data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000    -0.992    data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X32Y99         SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.535    -0.919    data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X32Y99         SRL16E                                       r  data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.320    -1.240    
    SLICE_X32Y99         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244    -0.996    data/uut_1/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.996    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_clk_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_for_all/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X1Y2   data/adc_E_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X1Y2   data/adc_E_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X5Y16  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X5Y16  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y26  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y26  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X5Y29  wr_sd/ila_m0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X5Y29  wr_sd/ila_m0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y16  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         8.000       6.039      RAMB36_X6Y16  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X5Y16  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y16  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y16  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y23  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X7Y24  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X7Y32  wr_sd/ila_m0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y17  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y18  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y36  wr_sd/ila_m0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X1Y16  data/adc_A_data_sample/uut_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X1Y2   data/adc_E_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X1Y2   data/adc_E_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X1Y2   data/adc_E_data_package/uut_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X5Y16  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X5Y16  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y26  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y26  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X5Y29  wr_sd/ila_m0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         4.000       3.020      RAMB36_X5Y29  wr_sd/ila_m0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         4.000       3.020      RAMB36_X6Y16  data/uut_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_mmcm
  To Clock:  clkfbout_sys_clk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_for_all/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         5.000       3.621      BUFGCE_X0Y44     clk_for_all/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  clk_for_all/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        2.708ns  (logic 0.696ns (25.702%)  route 2.012ns (74.298%))
  Logic Levels:           1  (RAMB36E2=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.545ns = ( 15.455 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.909ns (routing 0.909ns, distribution 2.000ns)
  Clock Net Delay (Destination): 2.566ns (routing 0.890ns, distribution 1.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.909    15.455    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y3          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y3          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      0.491    15.946 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CASDOUTB[0]
                         net (fo=1, routed)           0.015    15.961    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CASDINB[0]
    RAMB36_X6Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.205    16.166 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           1.997    18.163    wr_sd/sd_wr_data[1]
    SLICE_X56Y138        FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.566    19.074    wr_sd/sys_clk
    SLICE_X56Y138        FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/C
                         clock pessimism             -0.029    19.046    
                         clock uncertainty           -0.194    18.852    
    SLICE_X56Y138        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    18.913    wr_sd/sd_sec_write_data_reg[5]
  -------------------------------------------------------------------
                         required time                         18.913    
                         arrival time                         -18.163    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        2.575ns  (logic 0.696ns (27.029%)  route 1.879ns (72.971%))
  Logic Levels:           1  (RAMB36E2=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 19.073 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 15.441 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.895ns (routing 0.909ns, distribution 1.986ns)
  Clock Net Delay (Destination): 2.565ns (routing 0.890ns, distribution 1.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.895    15.441    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y5          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      0.491    15.932 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CASDOUTB[0]
                         net (fo=1, routed)           0.015    15.947    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CASDINB[0]
    RAMB36_X6Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.205    16.152 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           1.864    18.016    wr_sd/sd_wr_data[2]
    SLICE_X56Y137        FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.565    19.073    wr_sd/sys_clk
    SLICE_X56Y137        FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/C
                         clock pessimism             -0.029    19.045    
                         clock uncertainty           -0.194    18.851    
    SLICE_X56Y137        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    18.911    wr_sd/sd_sec_write_data_reg[6]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                         -18.016    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        2.445ns  (logic 0.696ns (28.466%)  route 1.749ns (71.534%))
  Logic Levels:           1  (RAMB36E2=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 19.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 15.453 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.907ns (routing 0.909ns, distribution 1.998ns)
  Clock Net Delay (Destination): 2.550ns (routing 0.890ns, distribution 1.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.907    15.453    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y7          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      0.491    15.944 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CASDOUTB[0]
                         net (fo=1, routed)           0.015    15.959    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CASDINB[0]
    RAMB36_X6Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.205    16.164 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           1.734    17.898    wr_sd/sd_wr_data[3]
    SLICE_X50Y136        FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.550    19.058    wr_sd/sys_clk
    SLICE_X50Y136        FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/C
                         clock pessimism             -0.029    19.030    
                         clock uncertainty           -0.194    18.836    
    SLICE_X50Y136        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    18.896    wr_sd/sd_sec_write_data_reg[7]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                         -17.898    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        2.198ns  (logic 0.696ns (31.665%)  route 1.502ns (68.335%))
  Logic Levels:           1  (RAMB36E2=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.926ns = ( 19.074 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.540ns = ( 15.460 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.914ns (routing 0.909ns, distribution 2.005ns)
  Clock Net Delay (Destination): 2.566ns (routing 0.890ns, distribution 1.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.914    15.460    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y9          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y9          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      0.491    15.951 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_B/CASDOUTB[0]
                         net (fo=1, routed)           0.015    15.966    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASDINB[0]
    RAMB36_X6Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.205    16.171 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           1.487    17.658    wr_sd/sd_wr_data[0]
    SLICE_X56Y138        FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.566    19.074    wr_sd/sys_clk
    SLICE_X56Y138        FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/C
                         clock pessimism             -0.029    19.046    
                         clock uncertainty           -0.194    18.852    
    SLICE_X56Y138        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    18.911    wr_sd/sd_sec_write_data_reg[4]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                         -17.658    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        1.900ns  (logic 0.437ns (23.000%)  route 1.463ns (77.000%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 19.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns = ( 15.353 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.807ns (routing 0.909ns, distribution 1.898ns)
  Clock Net Delay (Destination): 2.560ns (routing 0.890ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.807    15.353    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X53Y54         FDRE                                         r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    15.467 f  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/Q
                         net (fo=4, routed)           0.294    15.761    wr_sd/data_length[8]
    SLICE_X53Y56         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191    15.952 f  wr_sd/state[1]_i_3/O
                         net (fo=2, routed)           1.142    17.094    wr_sd/state[1]_i_3_n_0
    SLICE_X54Y138        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132    17.226 r  wr_sd/state[0]_i_1/O
                         net (fo=1, routed)           0.027    17.253    wr_sd/state[0]_i_1_n_0
    SLICE_X54Y138        FDCE                                         r  wr_sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.560    19.068    wr_sd/sys_clk
    SLICE_X54Y138        FDCE                                         r  wr_sd/state_reg[0]/C
                         clock pessimism             -0.029    19.040    
                         clock uncertainty           -0.194    18.846    
    SLICE_X54Y138        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    18.905    wr_sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                         -17.253    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out2_sys_clk_mmcm rise@16.000ns)
  Data Path Delay:        1.898ns  (logic 0.435ns (22.919%)  route 1.463ns (77.081%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.932ns = ( 19.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.647ns = ( 15.353 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.807ns (routing 0.909ns, distribution 1.898ns)
  Clock Net Delay (Destination): 2.560ns (routing 0.890ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     16.000    16.000 r  
    AK17                                              0.000    16.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    16.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    16.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    16.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    16.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    12.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    12.463    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    12.546 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.807    15.353    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X53Y54         FDRE                                         r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    15.467 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/Q
                         net (fo=4, routed)           0.294    15.761    wr_sd/data_length[8]
    SLICE_X53Y56         LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191    15.952 r  wr_sd/state[1]_i_3/O
                         net (fo=2, routed)           1.140    17.092    wr_sd/state[1]_i_3_n_0
    SLICE_X54Y138        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130    17.222 r  wr_sd/state[1]_i_1/O
                         net (fo=1, routed)           0.029    17.251    wr_sd/state[1]_i_1_n_0
    SLICE_X54Y138        FDCE                                         r  wr_sd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.560    19.068    wr_sd/sys_clk
    SLICE_X54Y138        FDCE                                         r  wr_sd/state_reg[1]/C
                         clock pessimism             -0.029    19.040    
                         clock uncertainty           -0.194    18.846    
    SLICE_X54Y138        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    18.905    wr_sd/state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                         -17.251    
  -------------------------------------------------------------------
                         slack                                  1.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.109ns (13.424%)  route 0.703ns (86.576%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.282ns (routing 0.435ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.513ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.282    -0.542    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X53Y55         FDRE                                         r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.493 f  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[13]/Q
                         net (fo=4, routed)           0.077    -0.416    wr_sd/data_length[13]
    SLICE_X54Y55         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.015    -0.401 f  wr_sd/state[1]_i_6/O
                         net (fo=2, routed)           0.610     0.209    wr_sd/state[1]_i_6_n_0
    SLICE_X54Y138        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045     0.254 r  wr_sd/state[0]_i_1/O
                         net (fo=1, routed)           0.016     0.270    wr_sd/state[0]_i_1_n_0
    SLICE_X54Y138        FDCE                                         r  wr_sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.466    -0.683    wr_sd/sys_clk
    SLICE_X54Y138        FDCE                                         r  wr_sd/state_reg[0]/C
                         clock pessimism              0.372    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X54Y138        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.062    wr_sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.109ns (13.424%)  route 0.703ns (86.576%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.282ns (routing 0.435ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.513ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.282    -0.542    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
    SLICE_X53Y55         FDRE                                         r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049    -0.493 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[13]/Q
                         net (fo=4, routed)           0.077    -0.416    wr_sd/data_length[13]
    SLICE_X54Y55         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.015    -0.401 r  wr_sd/state[1]_i_6/O
                         net (fo=2, routed)           0.610     0.209    wr_sd/state[1]_i_6_n_0
    SLICE_X54Y138        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.045     0.254 r  wr_sd/state[1]_i_1/O
                         net (fo=1, routed)           0.016     0.270    wr_sd/state[1]_i_1_n_0
    SLICE_X54Y138        FDCE                                         r  wr_sd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.466    -0.683    wr_sd/sys_clk
    SLICE_X54Y138        FDCE                                         r  wr_sd/state_reg[1]/C
                         clock pessimism              0.372    -0.312    
                         clock uncertainty            0.194    -0.118    
    SLICE_X54Y138        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.062    wr_sd/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.148ns (16.444%)  route 0.752ns (83.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.304ns (routing 0.435ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.513ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.304    -0.520    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y10         RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.148    -0.372 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           0.752     0.380    wr_sd/sd_wr_data[0]
    SLICE_X56Y138        FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.471    -0.678    wr_sd/sys_clk
    SLICE_X56Y138        FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/C
                         clock pessimism              0.372    -0.307    
                         clock uncertainty            0.194    -0.113    
    SLICE_X56Y138        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.057    wr_sd/sd_sec_write_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.148ns (14.510%)  route 0.872ns (85.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.300ns (routing 0.435ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.513ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.300    -0.524    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y8          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y8          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.148    -0.376 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           0.872     0.496    wr_sd/sd_wr_data[3]
    SLICE_X50Y136        FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.453    -0.696    wr_sd/sys_clk
    SLICE_X50Y136        FDCE                                         r  wr_sd/sd_sec_write_data_reg[7]/C
                         clock pessimism              0.372    -0.325    
                         clock uncertainty            0.194    -0.131    
    SLICE_X50Y136        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.075    wr_sd/sd_sec_write_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.148ns (13.455%)  route 0.952ns (86.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.289ns (routing 0.435ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.513ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.289    -0.535    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y6          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.148    -0.387 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           0.952     0.565    wr_sd/sd_wr_data[2]
    SLICE_X56Y137        FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.469    -0.680    wr_sd/sys_clk
    SLICE_X56Y137        FDCE                                         r  wr_sd/sd_sec_write_data_reg[6]/C
                         clock pessimism              0.372    -0.309    
                         clock uncertainty            0.194    -0.115    
    SLICE_X56Y137        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056    -0.059    wr_sd/sd_sec_write_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wr_sd/sd_sec_write_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.148ns (12.553%)  route 1.031ns (87.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.294ns (routing 0.435ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.513ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.294    -0.530    data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y4          RAMB36E2                                     r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y4          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.148    -0.382 r  data/adc_total_data_sd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36_SDP.ram_T/DOUTBDOUT[0]
                         net (fo=5, routed)           1.031     0.649    wr_sd/sd_wr_data[1]
    SLICE_X56Y138        FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.471    -0.678    wr_sd/sys_clk
    SLICE_X56Y138        FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/C
                         clock pessimism              0.372    -0.307    
                         clock uncertainty            0.194    -0.113    
    SLICE_X56Y138        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.056    -0.057    wr_sd/sd_sec_write_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.706    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      999.487ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.487ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.575ns  (logic 0.114ns (19.826%)  route 0.461ns (80.174%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85         FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X69Y85         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.461     0.575    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[15]
    SLICE_X69Y85         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X69Y85         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.062  1000.062    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                       1000.062    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                999.487    

Slack (MET) :             999.504ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.559ns  (logic 0.114ns (20.394%)  route 0.445ns (79.606%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X68Y86         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.559    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X68Y83         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X68Y83         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063  1000.063    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.063    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                999.504    

Slack (MET) :             999.507ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.553ns  (logic 0.117ns (21.157%)  route 0.436ns (78.843%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X68Y86         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.436     0.553    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X68Y86         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X68Y86         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060  1000.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1000.060    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                999.507    

Slack (MET) :             999.519ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.541ns  (logic 0.117ns (21.627%)  route 0.424ns (78.373%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y85         FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X68Y85         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.424     0.541    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X68Y85         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X68Y85         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060  1000.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                       1000.060    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                999.519    

Slack (MET) :             999.524ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.537ns  (logic 0.114ns (21.229%)  route 0.423ns (78.771%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y85         FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X68Y85         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.423     0.537    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X68Y85         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X68Y85         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061  1000.061    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                       1000.061    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                999.524    

Slack (MET) :             999.524ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.537ns  (logic 0.117ns (21.788%)  route 0.420ns (78.212%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X68Y86         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.420     0.537    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X68Y86         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X68Y86         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061  1000.061    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.061    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                999.524    

Slack (MET) :             999.538ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.525ns  (logic 0.117ns (22.286%)  route 0.408ns (77.714%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85         FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X69Y85         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.408     0.525    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X69Y85         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X69Y85         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063  1000.063    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                       1000.063    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                999.538    

Slack (MET) :             999.540ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.521ns  (logic 0.117ns (22.457%)  route 0.404ns (77.543%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X68Y87         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.404     0.521    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X68Y87         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X68Y87         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061  1000.061    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                       1000.061    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                999.540    

Slack (MET) :             999.544ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.516ns  (logic 0.114ns (22.093%)  route 0.402ns (77.907%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y87         FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X68Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.402     0.516    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X68Y87         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X68Y87         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060  1000.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.060    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                999.544    

Slack (MET) :             999.556ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.504ns  (logic 0.114ns (22.619%)  route 0.390ns (77.381%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDRE                         0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X68Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.390     0.504    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X68Y83         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X68Y83         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060  1000.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.060    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                999.556    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out2_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.238ns  (logic 0.287ns (12.824%)  route 1.951ns (87.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 23.029 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 19.150 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.604ns (routing 0.966ns, distribution 1.638ns)
  Clock Net Delay (Destination): 2.521ns (routing 0.836ns, distribution 1.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.604    19.150    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X40Y133        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y133        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    19.264 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[2]/Q
                         net (fo=66, routed)          0.863    20.127    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state[2]
    SLICE_X44Y139        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173    20.300 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_read_data_valid_INST_0/O
                         net (fo=2, routed)           1.088    21.388    wr_sd/ila_m0/inst/ila_core_inst/probe0[0]
    SLICE_X57Y152        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.521    23.029    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X57Y152        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism             -0.029    23.001    
                         clock uncertainty           -0.194    22.807    
    SLICE_X57Y152        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.049    22.758    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         22.758    
                         arrival time                         -21.388    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 wr_sd/sd_sec_write_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.178ns  (logic 0.117ns (5.372%)  route 2.061ns (94.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 23.029 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 19.153 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.607ns (routing 0.966ns, distribution 1.641ns)
  Clock Net Delay (Destination): 2.521ns (routing 0.836ns, distribution 1.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.607    19.153    wr_sd/sys_clk
    SLICE_X46Y142        FDCE                                         r  wr_sd/sd_sec_write_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y142        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    19.270 r  wr_sd/sd_sec_write_data_reg[2]/Q
                         net (fo=3, routed)           2.061    21.331    wr_sd/ila_m0/inst/ila_core_inst/probe3[2]
    SLICE_X57Y152        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.521    23.029    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X57Y152        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism             -0.029    23.001    
                         clock uncertainty           -0.194    22.807    
    SLICE_X57Y152        SRL16E (Setup_E5LUT_SLICEM_CLK_D)
                                                     -0.002    22.805    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         22.805    
                         arrival time                         -21.331    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 wr_sd/sd_sec_write_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.892ns  (logic 0.115ns (6.078%)  route 1.777ns (93.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 23.029 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 19.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.869ns (routing 0.966ns, distribution 1.903ns)
  Clock Net Delay (Destination): 2.521ns (routing 0.836ns, distribution 1.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.869    19.415    wr_sd/sys_clk
    SLICE_X56Y138        FDCE                                         r  wr_sd/sd_sec_write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y138        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    19.530 r  wr_sd/sd_sec_write_data_reg[4]/Q
                         net (fo=3, routed)           1.777    21.307    wr_sd/ila_m0/inst/ila_core_inst/probe3[4]
    SLICE_X57Y152        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.521    23.029    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X57Y152        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism             -0.029    23.001    
                         clock uncertainty           -0.194    22.807    
    SLICE_X57Y152        SRL16E (Setup_G5LUT_SLICEM_CLK_D)
                                                     -0.002    22.805    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                         22.805    
                         arrival time                         -21.307    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 wr_sd/sd_sec_write_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.952ns  (logic 0.117ns (5.994%)  route 1.835ns (94.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 23.029 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.585ns = ( 19.415 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.869ns (routing 0.966ns, distribution 1.903ns)
  Clock Net Delay (Destination): 2.521ns (routing 0.836ns, distribution 1.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.869    19.415    wr_sd/sys_clk
    SLICE_X56Y138        FDCE                                         r  wr_sd/sd_sec_write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y138        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    19.532 r  wr_sd/sd_sec_write_data_reg[5]/Q
                         net (fo=3, routed)           1.835    21.367    wr_sd/ila_m0/inst/ila_core_inst/probe3[5]
    SLICE_X57Y152        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.521    23.029    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X57Y152        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism             -0.029    23.001    
                         clock uncertainty           -0.194    22.807    
    SLICE_X57Y152        SRL16E (Setup_H5LUT_SLICEM_CLK_D)
                                                      0.074    22.881    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         22.881    
                         arrival time                         -21.367    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.156ns  (logic 0.380ns (17.625%)  route 1.776ns (82.375%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 23.029 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 19.128 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.582ns (routing 0.966ns, distribution 1.616ns)
  Clock Net Delay (Destination): 2.521ns (routing 0.836ns, distribution 1.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.582    19.128    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X41Y136        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y136        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    19.242 f  wr_sd/sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.254    19.496    wr_sd/sd_card_top_m0/sd_card_cmd_m0/out[0]
    SLICE_X42Y134        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    19.689 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/sd_card_sec_read_write_m0_i_3/O
                         net (fo=3, routed)           0.265    19.954    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/block_write_data_rd
    SLICE_X42Y132        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073    20.027 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_data_req_inferred_i_1/O
                         net (fo=52, routed)          1.257    21.284    wr_sd/ila_m0/inst/ila_core_inst/probe2[0]
    SLICE_X57Y152        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.521    23.029    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X57Y152        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism             -0.029    23.001    
                         clock uncertainty           -0.194    22.807    
    SLICE_X57Y152        SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.002    22.805    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         22.805    
                         arrival time                         -21.284    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 wr_sd/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.783ns  (logic 0.114ns (6.394%)  route 1.669ns (93.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 23.027 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 19.408 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.862ns (routing 0.966ns, distribution 1.896ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.836ns, distribution 1.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.862    19.408    wr_sd/sys_clk
    SLICE_X54Y138        FDCE                                         r  wr_sd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    19.522 r  wr_sd/state_reg[1]/Q
                         net (fo=6, routed)           1.669    21.191    wr_sd/ila_m0/inst/ila_core_inst/probe4[1]
    SLICE_X58Y141        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.519    23.027    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X58Y141        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism             -0.029    22.999    
                         clock uncertainty           -0.194    22.805    
    SLICE_X58Y141        SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.063    22.742    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                         -21.191    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 wr_sd/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.053ns  (logic 0.117ns (5.699%)  route 1.936ns (94.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 23.027 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 19.120 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.574ns (routing 0.966ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.836ns, distribution 1.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.574    19.120    wr_sd/sys_clk
    SLICE_X42Y140        FDCE                                         r  wr_sd/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    19.237 r  wr_sd/state_reg[3]/Q
                         net (fo=6, routed)           1.936    21.173    wr_sd/ila_m0/inst/ila_core_inst/probe4[3]
    SLICE_X58Y141        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.519    23.027    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X58Y141        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism             -0.029    22.999    
                         clock uncertainty           -0.194    22.805    
    SLICE_X58Y141        SRL16E (Setup_F6LUT_SLICEM_CLK_D)
                                                     -0.049    22.756    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         22.756    
                         arrival time                         -21.173    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        2.016ns  (logic 0.299ns (14.831%)  route 1.717ns (85.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 23.027 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 19.164 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.618ns (routing 0.966ns, distribution 1.652ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.836ns, distribution 1.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.618    19.164    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/clk
    SLICE_X40Y132        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y132        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    19.278 f  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state_reg[4]/Q
                         net (fo=62, routed)          0.543    19.821    wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/state[4]
    SLICE_X44Y139        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185    20.006 r  wr_sd/sd_card_top_m0/sd_card_sec_read_write_m0/sd_sec_write_end_INST_0/O
                         net (fo=4, routed)           1.174    21.180    wr_sd/ila_m0/inst/ila_core_inst/probe9[0]
    SLICE_X58Y141        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.519    23.027    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X58Y141        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK
                         clock pessimism             -0.029    22.999    
                         clock uncertainty           -0.194    22.805    
    SLICE_X58Y141        SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.002    22.803    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8
  -------------------------------------------------------------------
                         required time                         22.803    
                         arrival time                         -21.180    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.840ns  (logic 0.244ns (13.261%)  route 1.596ns (86.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 22.771 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.858ns = ( 19.142 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.596ns (routing 0.966ns, distribution 1.630ns)
  Clock Net Delay (Destination): 2.263ns (routing 0.836ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.596    19.142    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X46Y140        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    19.256 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[4]/Q
                         net (fo=2, routed)           1.567    20.823    wr_sd/ila_m0/inst/ila_core_inst/probe1[4]
    SLICE_X47Y152        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130    20.953 r  wr_sd/ila_m0/inst/ila_core_inst/probeDelay1[4]_i_1/O
                         net (fo=1, routed)           0.029    20.982    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[4]
    SLICE_X47Y152        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.263    22.771    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y152        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism             -0.029    22.743    
                         clock uncertainty           -0.194    22.549    
    SLICE_X47Y152        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    22.608    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.608    
                         arrival time                         -20.982    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 wr_sd/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_sys_clk_mmcm rise@24.000ns - clk_out1_sys_clk_mmcm rise@20.000ns)
  Data Path Delay:        1.675ns  (logic 0.114ns (6.806%)  route 1.561ns (93.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.973ns = ( 23.027 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 19.408 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.029ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.862ns (routing 0.966ns, distribution 1.896ns)
  Clock Net Delay (Destination): 2.519ns (routing 0.836ns, distribution 1.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542    20.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090    20.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    21.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    16.060 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    16.463    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    16.546 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.862    19.408    wr_sd/sys_clk
    SLICE_X54Y138        FDCE                                         r  wr_sd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    19.522 r  wr_sd/state_reg[0]/Q
                         net (fo=7, routed)           1.561    21.083    wr_sd/ila_m0/inst/ila_core_inst/probe4[0]
    SLICE_X58Y141        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                     24.000    24.000 r  
    AK17                                              0.000    24.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    24.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    24.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    24.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    25.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125    20.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345    20.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.519    23.027    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X58Y141        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism             -0.029    22.999    
                         clock uncertainty           -0.194    22.805    
    SLICE_X58Y141        SRL16E (Setup_C6LUT_SLICEM_CLK_D)
                                                     -0.049    22.756    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                         22.756    
                         arrival time                         -21.083    
  -------------------------------------------------------------------
                         slack                                  1.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.048ns (8.149%)  route 0.541ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.107ns (routing 0.463ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.483ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.107    -0.717    wr_sd/sys_clk
    SLICE_X44Y146        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y146        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.669 r  wr_sd/sd_sec_write_addr_reg[30]/Q
                         net (fo=4, routed)           0.541    -0.128    wr_sd/ila_m0/inst/ila_core_inst/probe10[30]
    SLICE_X45Y145        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.296    -0.853    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X45Y145        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
                         clock pessimism              0.372    -0.482    
                         clock uncertainty            0.194    -0.288    
    SLICE_X45Y145        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.123    -0.165    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.049ns (8.362%)  route 0.537ns (91.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.109ns (routing 0.463ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.483ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.109    -0.715    wr_sd/sys_clk
    SLICE_X44Y146        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y146        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.666 r  wr_sd/sd_sec_write_addr_reg[24]/Q
                         net (fo=4, routed)           0.537    -0.129    wr_sd/ila_m0/inst/ila_core_inst/probe10[24]
    SLICE_X45Y145        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.296    -0.853    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X45Y145        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8/CLK
                         clock pessimism              0.372    -0.482    
                         clock uncertainty            0.194    -0.288    
    SLICE_X45Y145        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.120    -0.168    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][54]_srl8
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.078ns (15.205%)  route 0.435ns (84.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.119ns (routing 0.463ns, distribution 0.656ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.483ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.119    -0.705    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X46Y140        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048    -0.657 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[1]/Q
                         net (fo=2, routed)           0.419    -0.238    wr_sd/ila_m0/inst/ila_core_inst/probe1[1]
    SLICE_X47Y152        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030    -0.208 r  wr_sd/ila_m0/inst/ila_core_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.016    -0.192    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X47Y152        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.294    -0.855    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y152        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.372    -0.484    
                         clock uncertainty            0.194    -0.290    
    SLICE_X47Y152        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.234    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.048ns (9.467%)  route 0.459ns (90.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.111ns (routing 0.463ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.483ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.111    -0.713    wr_sd/sys_clk
    SLICE_X44Y145        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y145        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.665 r  wr_sd/sd_sec_write_addr_reg[18]/Q
                         net (fo=4, routed)           0.459    -0.206    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[18]
    SLICE_X41Y139        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.274    -0.875    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X41Y139        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism              0.372    -0.504    
                         clock uncertainty            0.194    -0.310    
    SLICE_X41Y139        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055    -0.255    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.048ns (9.449%)  route 0.460ns (90.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.116ns (routing 0.463ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.483ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.116    -0.708    wr_sd/sys_clk
    SLICE_X44Y144        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.660 r  wr_sd/sd_sec_write_addr_reg[10]/Q
                         net (fo=4, routed)           0.460    -0.200    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[10]
    SLICE_X41Y139        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.274    -0.875    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X41Y139        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.372    -0.504    
                         clock uncertainty            0.194    -0.310    
    SLICE_X41Y139        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055    -0.255    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 wr_sd/cnt_sd_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.049ns (9.478%)  route 0.468ns (90.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.117ns (routing 0.463ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.483ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.117    -0.707    wr_sd/sys_clk
    SLICE_X43Y144        FDCE                                         r  wr_sd/cnt_sd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.658 r  wr_sd/cnt_sd_reg[8]/Q
                         net (fo=4, routed)           0.468    -0.190    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe11[8]
    SLICE_X42Y144        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.283    -0.866    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X42Y144        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.372    -0.495    
                         clock uncertainty            0.194    -0.301    
    SLICE_X42Y144        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056    -0.245    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.078ns (14.971%)  route 0.443ns (85.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.121ns (routing 0.463ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.483ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.121    -0.703    wr_sd/sd_card_top_m0/sd_card_cmd_m0/clk
    SLICE_X46Y142        FDCE                                         r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y142        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.655 r  wr_sd/sd_card_top_m0/sd_card_cmd_m0/block_read_data_reg[6]/Q
                         net (fo=2, routed)           0.429    -0.226    wr_sd/ila_m0/inst/ila_core_inst/probe1[6]
    SLICE_X47Y151        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030    -0.196 r  wr_sd/ila_m0/inst/ila_core_inst/probeDelay1[6]_i_1/O
                         net (fo=1, routed)           0.014    -0.182    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[6]
    SLICE_X47Y151        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.289    -0.860    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y151        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.372    -0.489    
                         clock uncertainty            0.194    -0.295    
    SLICE_X47Y151        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.239    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 wr_sd/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.049ns (9.387%)  route 0.473ns (90.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.111ns (routing 0.463ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.483ns, distribution 0.797ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.111    -0.713    wr_sd/sys_clk
    SLICE_X42Y140        FDCE                                         r  wr_sd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.664 r  wr_sd/state_reg[2]/Q
                         net (fo=6, routed)           0.473    -0.191    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[2]
    SLICE_X41Y141        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.280    -0.869    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X41Y141        FDRE                                         r  wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.372    -0.498    
                         clock uncertainty            0.194    -0.304    
    SLICE_X41Y141        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056    -0.248    wr_sd/ila_m0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.048ns (8.013%)  route 0.551ns (91.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.113ns (routing 0.463ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.483ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.113    -0.711    wr_sd/sys_clk
    SLICE_X44Y143        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y143        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.663 r  wr_sd/sd_sec_write_addr_reg[2]/Q
                         net (fo=4, routed)           0.551    -0.112    wr_sd/ila_m0/inst/ila_core_inst/probe10[2]
    SLICE_X45Y144        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.290    -0.859    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X45Y144        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
                         clock pessimism              0.372    -0.488    
                         clock uncertainty            0.194    -0.294    
    SLICE_X45Y144        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120    -0.174    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 wr_sd/sd_sec_write_addr_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_sys_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.049ns (7.980%)  route 0.565ns (92.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.109ns (routing 0.463ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.483ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.109    -0.715    wr_sd/sys_clk
    SLICE_X44Y146        FDCE                                         r  wr_sd/sd_sec_write_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y146        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.666 r  wr_sd/sd_sec_write_addr_reg[27]/Q
                         net (fo=4, routed)           0.565    -0.101    wr_sd/ila_m0/inst/ila_core_inst/probe10[27]
    SLICE_X45Y145        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.296    -0.853    wr_sd/ila_m0/inst/ila_core_inst/clk
    SLICE_X45Y145        SRL16E                                       r  wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/CLK
                         clock pessimism              0.372    -0.482    
                         clock uncertainty            0.194    -0.288    
    SLICE_X45Y145        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123    -0.165    wr_sd/ila_m0/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       18.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.510ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.114ns (7.666%)  route 1.373ns (92.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 19.117 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 0.966ns, distribution 1.655ns)
  Clock Net Delay (Destination): 2.609ns (routing 0.890ns, distribution 1.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.621    -0.833    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.719 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.373     0.654    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y180        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.609    19.117    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y180        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[0]/C
                         clock pessimism              0.202    19.320    
                         clock uncertainty           -0.074    19.246    
    SLICE_X50Y180        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082    19.164    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         19.164    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                 18.510    

Slack (MET) :             18.510ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.114ns (7.666%)  route 1.373ns (92.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 19.117 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 0.966ns, distribution 1.655ns)
  Clock Net Delay (Destination): 2.609ns (routing 0.890ns, distribution 1.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.621    -0.833    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.719 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.373     0.654    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y180        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.609    19.117    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y180        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[1]/C
                         clock pessimism              0.202    19.320    
                         clock uncertainty           -0.074    19.246    
    SLICE_X50Y180        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    19.164    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         19.164    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                 18.510    

Slack (MET) :             18.510ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.114ns (7.666%)  route 1.373ns (92.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 19.117 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 0.966ns, distribution 1.655ns)
  Clock Net Delay (Destination): 2.609ns (routing 0.890ns, distribution 1.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.621    -0.833    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.719 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.373     0.654    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y180        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.609    19.117    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y180        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[2]/C
                         clock pessimism              0.202    19.320    
                         clock uncertainty           -0.074    19.246    
    SLICE_X50Y180        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082    19.164    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         19.164    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                 18.510    

Slack (MET) :             18.510ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.114ns (7.661%)  route 1.374ns (92.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 0.966ns, distribution 1.655ns)
  Clock Net Delay (Destination): 2.610ns (routing 0.890ns, distribution 1.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.621    -0.833    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.719 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.374     0.655    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y180        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.610    19.118    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y180        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[5]/C
                         clock pessimism              0.202    19.321    
                         clock uncertainty           -0.074    19.247    
    SLICE_X51Y180        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    19.165    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                 18.510    

Slack (MET) :             18.510ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.114ns (7.661%)  route 1.374ns (92.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 19.118 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 0.966ns, distribution 1.655ns)
  Clock Net Delay (Destination): 2.610ns (routing 0.890ns, distribution 1.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.621    -0.833    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.719 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.374     0.655    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y180        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.610    19.118    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y180        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[6]/C
                         clock pessimism              0.202    19.321    
                         clock uncertainty           -0.074    19.247    
    SLICE_X51Y180        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    19.165    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                 18.510    

Slack (MET) :             18.515ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.114ns (7.698%)  route 1.367ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 19.116 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 0.966ns, distribution 1.655ns)
  Clock Net Delay (Destination): 2.608ns (routing 0.890ns, distribution 1.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.621    -0.833    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.719 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.367     0.648    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y180        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.608    19.116    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y180        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[3]/C
                         clock pessimism              0.202    19.319    
                         clock uncertainty           -0.074    19.245    
    SLICE_X50Y180        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    19.163    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         19.163    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                 18.515    

Slack (MET) :             18.515ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.114ns (7.698%)  route 1.367ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 19.116 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 0.966ns, distribution 1.655ns)
  Clock Net Delay (Destination): 2.608ns (routing 0.890ns, distribution 1.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.621    -0.833    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.719 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.367     0.648    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y180        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.608    19.116    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y180        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[4]/C
                         clock pessimism              0.202    19.319    
                         clock uncertainty           -0.074    19.245    
    SLICE_X50Y180        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    19.163    ethernet2/eth2/smi_config_inst/smi_inst/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         19.163    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                 18.515    

Slack (MET) :             18.617ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.114ns (8.267%)  route 1.265ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 19.116 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 0.966ns, distribution 1.655ns)
  Clock Net Delay (Destination): 2.608ns (routing 0.890ns, distribution 1.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.621    -0.833    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.719 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.265     0.546    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y181        FDPE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.608    19.116    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y181        FDPE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.202    19.319    
                         clock uncertainty           -0.074    19.245    
    SLICE_X50Y181        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.082    19.163    ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.163    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                 18.617    

Slack (MET) :             18.617ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.114ns (8.267%)  route 1.265ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 19.116 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 0.966ns, distribution 1.655ns)
  Clock Net Delay (Destination): 2.608ns (routing 0.890ns, distribution 1.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.621    -0.833    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.719 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.265     0.546    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y181        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.608    19.116    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y181        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.202    19.319    
                         clock uncertainty           -0.074    19.245    
    SLICE_X50Y181        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    19.163    ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.163    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                 18.617    

Slack (MET) :             18.617ns  (required time - arrival time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_sys_clk_mmcm rise@20.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.114ns (8.267%)  route 1.265ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 19.116 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.621ns (routing 0.966ns, distribution 1.655ns)
  Clock Net Delay (Destination): 2.608ns (routing 0.890ns, distribution 1.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.621    -0.833    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.719 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          1.265     0.546    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y181        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     20.000    20.000 r  
    AK17                                              0.000    20.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384    20.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    20.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.125    16.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    16.433    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.508 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         2.608    19.116    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y181        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.202    19.319    
                         clock uncertainty           -0.074    19.245    
    SLICE_X50Y181        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082    19.163    ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         19.163    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                 18.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.049ns (10.538%)  route 0.416ns (89.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.513ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.149    -0.675    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.626 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.416    -0.210    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y183        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.515    -0.634    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y183        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[0]/C
                         clock pessimism              0.202    -0.432    
    SLICE_X50Y183        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005    -0.427    ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.049ns (10.538%)  route 0.416ns (89.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.513ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.149    -0.675    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.626 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.416    -0.210    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y183        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.515    -0.634    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y183        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[2]/C
                         clock pessimism              0.202    -0.432    
    SLICE_X50Y183        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005    -0.427    ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/mdc_negedge_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.049ns (10.560%)  route 0.415ns (89.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.513ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.149    -0.675    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.626 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.415    -0.211    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y183        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/mdc_negedge_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.513    -0.636    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y183        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/mdc_negedge_reg/C
                         clock pessimism              0.202    -0.434    
    SLICE_X51Y183        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005    -0.429    ethernet2/eth2/smi_config_inst/smi_inst/mdc_negedge_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/mdc_posedge_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.049ns (10.560%)  route 0.415ns (89.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.513ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.149    -0.675    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.626 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.415    -0.211    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y183        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/mdc_posedge_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.513    -0.636    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y183        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/mdc_posedge_reg/C
                         clock pessimism              0.202    -0.434    
    SLICE_X51Y183        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005    -0.429    ethernet2/eth2/smi_config_inst/smi_inst/mdc_posedge_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.049ns (10.470%)  route 0.419ns (89.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.513ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.149    -0.675    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.626 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.419    -0.207    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X50Y183        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.517    -0.632    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X50Y183        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.202    -0.430    
    SLICE_X50Y183        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005    -0.425    ethernet2/eth2/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/mdc_d0_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.049ns (10.426%)  route 0.421ns (89.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.513ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.149    -0.675    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.626 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.421    -0.205    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X51Y183        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/mdc_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.516    -0.633    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X51Y183        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/mdc_d0_reg/C
                         clock pessimism              0.202    -0.431    
    SLICE_X51Y183        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005    -0.426    ethernet2/eth2/smi_config_inst/smi_inst/mdc_d0_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.049ns (9.899%)  route 0.446ns (90.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.513ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.149    -0.675    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.626 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.446    -0.180    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X49Y182        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.493    -0.656    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X49Y182        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[3]/C
                         clock pessimism              0.202    -0.454    
    SLICE_X49Y182        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005    -0.449    ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.049ns (9.899%)  route 0.446ns (90.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.513ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.149    -0.675    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.626 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.446    -0.180    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X49Y182        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.493    -0.656    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X49Y182        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[4]/C
                         clock pessimism              0.202    -0.454    
    SLICE_X49Y182        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005    -0.449    ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.049ns (9.780%)  route 0.452ns (90.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.513ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.149    -0.675    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.626 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.452    -0.174    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X49Y182        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.496    -0.653    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X49Y182        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[5]/C
                         clock pessimism              0.202    -0.451    
    SLICE_X49Y182        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005    -0.446    ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.049ns (8.333%)  route 0.539ns (91.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.202ns
  Clock Net Delay (Source):      1.149ns (routing 0.463ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.513ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.149    -0.675    ethernet2/eth2/smi_config_inst/clk_out1
    SLICE_X48Y186        FDCE                                         r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y186        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.626 r  ethernet2/eth2/smi_config_inst/phy_init_end_reg/Q
                         net (fo=58, routed)          0.539    -0.087    ethernet2/eth2/smi_config_inst/smi_inst/E[0]
    SLICE_X49Y183        FDCE                                         f  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=920, routed)         1.487    -0.662    ethernet2/eth2/smi_config_inst/smi_inst/clk_out1
    SLICE_X49Y183        FDCE                                         r  ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[1]/C
                         clock pessimism              0.202    -0.460    
    SLICE_X49Y183        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005    -0.455    ethernet2/eth2/smi_config_inst/smi_inst/write_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_sys_clk_mmcm
  To Clock:  clk_out2_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.114ns (6.563%)  route 1.623ns (93.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 6.769 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.909ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.836ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.540    -0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=267, routed)         1.623     0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.261     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[12]/C
                         clock pessimism              0.185     6.954    
                         clock uncertainty           -0.064     6.890    
    SLICE_X26Y73         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     6.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[12]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.114ns (6.563%)  route 1.623ns (93.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 6.769 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.909ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.836ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.540    -0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=267, routed)         1.623     0.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.261     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[13]/C
                         clock pessimism              0.185     6.954    
                         clock uncertainty           -0.064     6.890    
    SLICE_X26Y73         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     6.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[13]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.114ns (6.586%)  route 1.617ns (93.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 6.768 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.909ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.540    -0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=267, routed)         1.617     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.260     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[10]/C
                         clock pessimism              0.185     6.953    
                         clock uncertainty           -0.064     6.889    
    SLICE_X26Y73         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     6.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[10]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.114ns (6.586%)  route 1.617ns (93.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 6.768 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.909ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.540    -0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=267, routed)         1.617     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.260     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[11]/C
                         clock pessimism              0.185     6.953    
                         clock uncertainty           -0.064     6.889    
    SLICE_X26Y73         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082     6.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[11]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.114ns (6.586%)  route 1.617ns (93.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 6.768 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.909ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.540    -0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=267, routed)         1.617     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.260     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[12]/C
                         clock pessimism              0.185     6.953    
                         clock uncertainty           -0.064     6.889    
    SLICE_X26Y73         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     6.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[12]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.114ns (6.586%)  route 1.617ns (93.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 6.768 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.909ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.836ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.540    -0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=267, routed)         1.617     0.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X26Y73         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.260     6.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X26Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[13]/C
                         clock pessimism              0.185     6.953    
                         clock uncertainty           -0.064     6.889    
    SLICE_X26Y73         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082     6.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[13]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.114ns (6.628%)  route 1.606ns (93.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 6.771 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.909ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.263ns (routing 0.836ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.540    -0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=267, routed)         1.606     0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X25Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.263     6.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.185     6.956    
                         clock uncertainty           -0.064     6.892    
    SLICE_X25Y72         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     6.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.114ns (6.628%)  route 1.606ns (93.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 6.771 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.909ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.263ns (routing 0.836ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.540    -0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=267, routed)         1.606     0.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X25Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.263     6.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[9]/C
                         clock pessimism              0.185     6.956    
                         clock uncertainty           -0.064     6.892    
    SLICE_X25Y72         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     6.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[9]
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.114ns (6.651%)  route 1.600ns (93.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 6.765 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.909ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.836ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.540    -0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=267, routed)         1.600     0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.257     6.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[15]/C
                         clock pessimism              0.185     6.950    
                         clock uncertainty           -0.064     6.886    
    SLICE_X31Y72         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[15]
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_sys_clk_mmcm rise@8.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.114ns (6.667%)  route 1.596ns (93.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 6.769 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.909ns, distribution 1.631ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.836ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.542     0.542 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.632    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.632 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.497    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.437    -3.940 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.403    -3.537    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.454 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.540    -0.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X30Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114    -0.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=267, routed)         1.596     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X25Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    AK17                                              0.000     8.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.384     8.384 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.435    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.435 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     9.213    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -5.125     4.088 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.345     4.433    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     4.508 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       2.261     6.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X25Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.185     6.954    
                         clock uncertainty           -0.064     6.890    
    SLICE_X25Y72         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     6.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.808    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  6.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.120ns (routing 0.435ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.483ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.120    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.298    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.214    -0.638    
    SLICE_X40Y115        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005    -0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.120ns (routing 0.435ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.483ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.120    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.298    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.214    -0.638    
    SLICE_X40Y115        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005    -0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.120ns (routing 0.435ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.483ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.120    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.298    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.214    -0.638    
    SLICE_X40Y115        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005    -0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.120ns (routing 0.435ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.483ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.120    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.298    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.214    -0.638    
    SLICE_X40Y115        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005    -0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.120ns (routing 0.435ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.483ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.120    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.298    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.214    -0.638    
    SLICE_X40Y115        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005    -0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.120ns (routing 0.435ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.483ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.120    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.298    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.214    -0.638    
    SLICE_X40Y115        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005    -0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.120ns (routing 0.435ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.483ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.120    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.298    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.214    -0.638    
    SLICE_X40Y115        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005    -0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.120ns (routing 0.435ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.483ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.120    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.142    -0.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.298    -0.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.214    -0.638    
    SLICE_X40Y115        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005    -0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.120ns (routing 0.435ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.483ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.120    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.300    -0.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.214    -0.636    
    SLICE_X40Y115        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005    -0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_clk_mmcm rise@0.000ns - clk_out2_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.049ns (25.258%)  route 0.145ns (74.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.120ns (routing 0.435ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.483ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.245     0.245 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.273    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.273 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.678    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.695    -2.017 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.166    -1.851    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.824 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.120    -0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145    -0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X40Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_for_all/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clk_for_all/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.477    clk_for_all/inst/clkin1_ibufds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.477 r  clk_for_all/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.934    clk_for_all/inst/clk_in1_sys_clk_mmcm
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -3.322    -2.388 r  clk_for_all/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208    -2.180    clk_for_all/inst/clk_out2_sys_clk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -2.149 r  clk_for_all/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=51582, routed)       1.300    -0.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.214    -0.636    
    SLICE_X40Y115        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                      0.005    -0.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.380ns (21.076%)  route 1.423ns (78.924%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.731ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.675ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.070     3.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.322     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X45Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.262     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X43Y115        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.839     5.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X33Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.803    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.492    36.749    
                         clock uncertainty           -0.035    36.714    
    SLICE_X33Y117        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    36.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                 30.911    

Slack (MET) :             30.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.380ns (21.076%)  route 1.423ns (78.924%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.731ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.675ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.070     3.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.322     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X45Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.262     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X43Y115        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.839     5.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X33Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.803    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X33Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.492    36.749    
                         clock uncertainty           -0.035    36.714    
    SLICE_X33Y117        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    36.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                 30.911    

Slack (MET) :             30.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.380ns (21.158%)  route 1.416ns (78.842%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.731ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.070     3.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.322     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X45Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.262     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X43Y115        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.832     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X32Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.630    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 30.916    

Slack (MET) :             30.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.380ns (21.158%)  route 1.416ns (78.842%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.731ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.070     3.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.322     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X45Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.262     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X43Y115        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.832     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X32Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.630    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 30.916    

Slack (MET) :             30.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.380ns (21.158%)  route 1.416ns (78.842%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.731ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.070     3.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.322     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X45Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.262     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X43Y115        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.832     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X32Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.630    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 30.916    

Slack (MET) :             30.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.380ns (21.158%)  route 1.416ns (78.842%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.731ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.070     3.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.322     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X45Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.262     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X43Y115        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.832     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X32Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.630    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 30.916    

Slack (MET) :             30.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.380ns (21.158%)  route 1.416ns (78.842%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.731ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.070     3.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.322     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X45Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.262     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X43Y115        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.832     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X32Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.630    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 30.916    

Slack (MET) :             30.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.380ns (21.158%)  route 1.416ns (78.842%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.731ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.070     3.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.322     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X45Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.262     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X43Y115        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.832     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X32Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.630    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 30.916    

Slack (MET) :             30.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.380ns (21.158%)  route 1.416ns (78.842%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.731ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.070     3.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.322     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X45Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.262     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X43Y115        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.832     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X32Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.630    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 30.916    

Slack (MET) :             30.916ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.380ns (21.158%)  route 1.416ns (78.842%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 36.255 - 33.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.731ns, distribution 1.339ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.675ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765     1.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         2.070     3.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X45Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y111        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     4.032 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.322     4.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X45Y111        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.545 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.262     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X43Y115        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     4.882 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.832     5.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X32Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.379    34.379    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    34.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.801    36.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X32Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.492    36.747    
                         clock uncertainty           -0.035    36.712    
    SLICE_X32Y117        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.630    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 30.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.887ns (routing 0.348ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.387ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.887     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X32Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.165     1.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X32Y120        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.062     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X32Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.353     1.860    
    SLICE_X32Y120        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Net Delay (Source):      0.882ns (routing 0.348ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.387ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.882     1.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.138     1.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X35Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.047     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X35Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.397     1.801    
    SLICE_X35Y114        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.898ns (routing 0.348ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.387ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.898     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.174     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.069     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.396     1.824    
    SLICE_X38Y114        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.898ns (routing 0.348ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.387ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.898     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.174     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.069     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.396     1.824    
    SLICE_X38Y114        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.898ns (routing 0.348ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.387ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.898     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.174     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.069     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.396     1.824    
    SLICE_X38Y114        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.898ns (routing 0.348ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.387ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.898     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.174     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.069     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.396     1.824    
    SLICE_X38Y114        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.898ns (routing 0.348ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.387ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.898     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y114        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.071     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X38Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.396     1.826    
    SLICE_X38Y114        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                      0.005     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.898ns (routing 0.348ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.387ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.898     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.071     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.396     1.826    
    SLICE_X38Y114        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.898ns (routing 0.348ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.387ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.898     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.071     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.396     1.826    
    SLICE_X38Y114        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.049ns (21.681%)  route 0.177ns (78.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      0.898ns (routing 0.348ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.387ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.810     0.810    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         0.898     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X36Y114        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.177     1.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X38Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X1Y1 (CLOCK_ROOT)    net (fo=567, routed)         1.071     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X38Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.396     1.826    
    SLICE_X38Y114        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_sys_clk_mmcm
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.455ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.605ns  (logic 0.114ns (18.843%)  route 0.491ns (81.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X69Y81         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.491     0.605    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X69Y81         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X69Y81         FDRE (Setup_fdre_C_D)        0.060     8.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.455    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.580ns  (logic 0.114ns (19.655%)  route 0.466ns (80.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X69Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.466     0.580    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X69Y83         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X69Y83         FDRE (Setup_fdre_C_D)        0.060     8.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.579ns  (logic 0.118ns (20.380%)  route 0.461ns (79.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X67Y82         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.461     0.579    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X67Y82         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y82         FDRE (Setup_fdre_C_D)        0.062     8.062    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.546ns  (logic 0.114ns (20.879%)  route 0.432ns (79.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X70Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.432     0.546    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X70Y83         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X70Y83         FDRE (Setup_fdre_C_D)        0.060     8.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.523ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.538ns  (logic 0.117ns (21.747%)  route 0.421ns (78.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X68Y81         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.421     0.538    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X68Y81         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)        0.061     8.061    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.061    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  7.523    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.524ns  (logic 0.114ns (21.756%)  route 0.410ns (78.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X68Y81         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.410     0.524    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X68Y81         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)        0.060     8.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.536ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.524ns  (logic 0.114ns (21.756%)  route 0.410ns (78.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X70Y84         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.410     0.524    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X70Y84         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X70Y84         FDRE (Setup_fdre_C_D)        0.060     8.060    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          8.060    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  7.536    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.524ns  (logic 0.114ns (21.756%)  route 0.410ns (78.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y79                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X68Y79         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.410     0.524    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[15]
    SLICE_X68Y79         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y79         FDRE (Setup_fdre_C_D)        0.062     8.062    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                          8.062    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.521ns  (logic 0.114ns (21.881%)  route 0.407ns (78.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X67Y82         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.407     0.521    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X67Y82         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X67Y82         FDRE (Setup_fdre_C_D)        0.063     8.063    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.576ns  (required time - arrival time)
  Source:                 data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.487ns  (logic 0.114ns (23.409%)  route 0.373ns (76.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y79                                      0.000     0.000 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X68Y79         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.373     0.487    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[14]
    SLICE_X68Y79         FDRE                                         r  data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X68Y79         FDRE (Setup_fdre_C_D)        0.063     8.063    data/adc_total_data_eth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                          8.063    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  7.576    





