

================================================================
== Vitis HLS Report for 'pow_generic_float_s'
================================================================
* Date:           Wed Jun  7 23:11:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  8.015 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  77.000 ns|  77.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%base_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %base_r" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 9 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data = bitcast i32 %base_read" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 10 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:324->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 11 'partselect' 'bs_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bs_sig = trunc i32 %data" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:325->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:324]   --->   Operation 12 'trunc' 'bs_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %bs_exp" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:334]   --->   Operation 13 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%b_exp = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:334]   --->   Operation 14 'add' 'b_exp' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%icmp_ln369 = icmp_eq  i9 %b_exp, i9 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 15 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.92ns)   --->   "%icmp_ln369_1 = icmp_eq  i23 %bs_sig, i23 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 16 'icmp' 'icmp_ln369_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.28ns)   --->   "%x_is_1 = and i1 %icmp_ln369, i1 %icmp_ln369_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 17 'and' 'x_is_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 18 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node x_is_p1)   --->   "%xor_ln370 = xor i1 %tmp_1, i1 1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 19 'xor' 'xor_ln370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln370" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:370]   --->   Operation 20 'and' 'x_is_p1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.76ns)   --->   "%icmp_ln18 = icmp_eq  i8 %bs_exp, i8 255" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 21 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 22" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:504]   --->   Operation 22 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i32 %data" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:508]   --->   Operation 23 'trunc' 'trunc_ln508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %data, i32 17, i32 22" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:510]   --->   Operation 24 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.76ns)   --->   "%b_exp_1 = add i9 %zext_ln346, i9 386" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515]   --->   Operation 25 'add' 'b_exp_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.39ns)   --->   "%b_exp_2 = select i1 %tmp_2, i9 %b_exp_1, i9 %b_exp" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 26 'select' 'b_exp_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln531 = zext i6 %index0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 27 'zext' 'zext_ln531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln531" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 28 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 29 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln531" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 30 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 31 'load' 'log_sum' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 56> <Depth = 64> <ROM>
ST_1 : Operation 32 [1/1] (0.76ns)   --->   "%icmp_ln407 = icmp_eq  i8 %bs_exp, i8 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 32 'icmp' 'icmp_ln407' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%xor_ln369 = xor i1 %x_is_1, i1 1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:369]   --->   Operation 33 'xor' 'xor_ln369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.76ns)   --->   "%icmp_ln407_1 = icmp_ne  i8 %bs_exp, i8 255" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 34 'icmp' 'icmp_ln407_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%icmp_ln407_2 = icmp_ne  i8 %bs_exp, i8 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 35 'icmp' 'icmp_ln407_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln407_1)   --->   "%and_ln407 = and i1 %icmp_ln407_2, i1 %xor_ln369" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 36 'and' 'and_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln407_1 = and i1 %and_ln407, i1 %icmp_ln407_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 37 'and' 'and_ln407_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.99>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln508, i1 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:508]   --->   Operation 38 'bitconcatenate' 'b_frac' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%b_frac_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln508" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:514]   --->   Operation 39 'bitconcatenate' 'b_frac_1' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln514 = zext i24 %b_frac_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:514]   --->   Operation 40 'zext' 'zext_ln514' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.32ns)   --->   "%b_frac_2 = select i1 %tmp_2, i25 %zext_ln514, i25 %b_frac" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:513]   --->   Operation 41 'select' 'b_frac_2' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/2] (0.67ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:531]   --->   Operation 42 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:533]   --->   Operation 43 'load' 'log_sum' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 56> <Depth = 64> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i6 %b_frac_tilde_inverse" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537]   --->   Operation 44 'zext' 'zext_ln537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.10ns)   --->   "%mul_ln537 = mul i25 %b_frac_2, i25 %zext_ln537" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537]   --->   Operation 45 'mul' 'mul_ln537' <Predicate = true> <Delay = 3.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%z1 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i25.i14, i25 %mul_ln537, i14 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545]   --->   Operation 46 'bitconcatenate' 'z1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i25.i32.i32, i25 %mul_ln537, i32 21, i32 24" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 47 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i25 %mul_ln537" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:68->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 48 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %mul_ln537, i32 24" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 49 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln71_cast = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i5.i25.i13, i5 16, i25 %mul_ln537, i13 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 50 'bitconcatenate' 'zext_ln71_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i5.i25.i14, i5 16, i25 %mul_ln537, i14 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i43 %zext_ln71_cast" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 52 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.41ns)   --->   "%eZ = select i1 %tmp_3, i44 %tmp_s, i44 %zext_ln71" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:71->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 53 'select' 'eZ' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln73_2 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i21.i22, i21 %trunc_ln68, i22 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 54 'bitconcatenate' 'shl_ln73_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i43 %shl_ln73_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 55 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73 = add i44 %eZ, i44 %zext_ln73" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 56 'add' 'add_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i4 %a" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 57 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i39 %z1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 58 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.45ns)   --->   "%mul_ln73 = mul i43 %zext_ln73_2, i43 %zext_ln73_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 59 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln73_3 = zext i43 %mul_ln73" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 60 'zext' 'zext_ln73_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%sub_ln73 = sub i44 %add_ln73, i44 %zext_ln73_3" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 61 'sub' 'sub_ln73' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%z2 = partselect i41 @_ssdm_op_PartSelect.i41.i44.i32.i32, i44 %sub_ln73, i32 3, i32 43" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 62 'partselect' 'z2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i4 %a" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 63 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln75" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 64 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.67ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 65 'load' 'logn' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 16> <ROM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%a_4 = partselect i6 @_ssdm_op_PartSelect.i6.i44.i32.i32, i44 %sub_ln73, i32 38, i32 43" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 66 'partselect' 'a_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i35 @_ssdm_op_PartSelect.i35.i44.i32.i32, i44 %sub_ln73, i32 3, i32 37" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 67 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.01>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln73_4 = zext i41 %z2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 68 'zext' 'zext_ln73_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (0.67ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 69 'load' 'logn' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 52> <Depth = 16> <ROM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%logn_cast = zext i52 %logn" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:164->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 70 'zext' 'logn_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i5.i44, i5 16, i44 %zext_ln73_4" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 71 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln73_3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i35.i14, i35 %tmp_25, i14 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 72 'bitconcatenate' 'shl_ln73_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln73_5 = zext i49 %shl_ln73_3" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 73 'zext' 'zext_ln73_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln73_6 = zext i49 %eZ_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 74 'zext' 'zext_ln73_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_1 = add i50 %zext_ln73_6, i50 %zext_ln73_5" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 75 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln73_7 = zext i6 %a_4" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 76 'zext' 'zext_ln73_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i41 %z2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 77 'zext' 'zext_ln73_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (3.45ns)   --->   "%mul_ln73_1 = mul i47 %zext_ln73_7, i47 %zext_ln73_8" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 78 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i47.i1, i47 %mul_ln73_1, i1 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i48 %shl_ln" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 80 'zext' 'zext_ln73_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln73_1 = sub i50 %add_ln73_1, i50 %zext_ln73_9" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 81 'sub' 'sub_ln73_1' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%z3 = partselect i44 @_ssdm_op_PartSelect.i44.i50.i32.i32, i50 %sub_ln73_1, i32 6, i32 49" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 82 'partselect' 'z3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln73_10 = zext i44 %z3" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 83 'zext' 'zext_ln73_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i6 %a_4" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 84 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln75_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 85 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (1.23ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 86 'load' 'logn_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 49> <Depth = 64> <ROM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%a_5 = partselect i6 @_ssdm_op_PartSelect.i6.i50.i32.i32, i50 %sub_ln73_1, i32 44, i32 49" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 87 'partselect' 'a_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i6 %a_5" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:67->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 88 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i38 @_ssdm_op_PartSelect.i38.i50.i32.i32, i50 %sub_ln73_1, i32 6, i32 43" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 89 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (3.78ns)   --->   "%mul_ln73_2 = mul i50 %zext_ln67, i50 %zext_ln73_10" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 90 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i6 %a_5" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 91 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln75_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 92 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (1.23ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 93 'load' 'logn_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 44> <Depth = 64> <ROM>
ST_3 : Operation 94 [1/1] (1.09ns)   --->   "%add_ln171 = add i56 %log_sum, i56 %logn_cast" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 94 'add' 'add_ln171' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.61>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln523 = sext i9 %b_exp_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:523]   --->   Operation 95 'sext' 'sext_ln523' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.90ns)   --->   "%Elog2 = mul i52 %sext_ln523, i52 12193974156572" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:523]   --->   Operation 96 'mul' 'Elog2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/2] (1.23ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:167->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 97 'load' 'logn_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 49> <Depth = 64> <ROM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i49 %logn_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:163->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 98 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i7.i50, i7 64, i50 %zext_ln73_10" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 99 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln73_4 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i38.i24, i38 %tmp_26, i24 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 100 'bitconcatenate' 'shl_ln73_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln73_11 = zext i62 %shl_ln73_4" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 101 'zext' 'zext_ln73_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln73_12 = zext i57 %eZ_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 102 'zext' 'zext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_2 = add i63 %zext_ln73_11, i63 %zext_ln73_12" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 103 'add' 'add_ln73_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln73_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i50.i6, i50 %mul_ln73_2, i6 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 104 'bitconcatenate' 'shl_ln73_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln73_13 = zext i56 %shl_ln73_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 105 'zext' 'zext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sub_ln73_2 = sub i63 %add_ln73_2, i63 %zext_ln73_13" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:73->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 106 'sub' 'sub_ln73_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/2] (1.23ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:75->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:170->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 107 'load' 'logn_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 44> <Depth = 64> <ROM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i44 %logn_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:163->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 108 'zext' 'zext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.09ns)   --->   "%add_ln171_1 = add i50 %zext_ln163, i50 %zext_ln163_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 109 'add' 'add_ln171_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i50 %add_ln171_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 110 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%log_sum_1 = add i56 %zext_ln171, i56 %add_ln171" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:171->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 111 'add' 'log_sum_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i39 @_ssdm_op_PartSelect.i39.i63.i32.i32, i63 %sub_ln73_2, i32 24, i32 62" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548]   --->   Operation 112 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i23 @_ssdm_op_PartSelect.i23.i63.i32.i32, i63 %sub_ln73_2, i32 40, i32 62" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 113 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln551 = zext i23 %tmp_28" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 114 'zext' 'zext_ln551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.83ns)   --->   "%mul_ln551 = mul i46 %zext_ln551, i46 %zext_ln551" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 115 'mul' 'mul_ln551' <Predicate = true> <Delay = 2.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %mul_ln551, i32 1, i32 45" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 116 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i39.i24, i39 %tmp_27, i24 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 117 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln551_1 = zext i63 %shl_ln2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 118 'zext' 'zext_ln551_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln551_2 = zext i45 %lshr_ln" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 119 'zext' 'zext_ln551_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (1.08ns)   --->   "%sub_ln551 = sub i64 %zext_ln551_1, i64 %zext_ln551_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 120 'sub' 'sub_ln551' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln551_1 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %sub_ln551, i32 24, i32 63" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:551]   --->   Operation 121 'partselect' 'trunc_ln551_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 %Elog2, i12 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 122 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln554 = sext i40 %trunc_ln551_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 123 'sext' 'sext_ln554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln554 = add i56 %log_sum_1, i56 %sext_ln554" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 124 'add' 'add_ln554' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln554_1 = sext i56 %add_ln554" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 125 'sext' 'sext_ln554_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.08ns)   --->   "%add_ln554_1 = add i64 %sext_ln554_1, i64 %shl_ln3" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:554]   --->   Operation 126 'add' 'add_ln554_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %add_ln554_1, i32 51, i32 63" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:584]   --->   Operation 127 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln554_1, i32 63" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:589]   --->   Operation 128 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln592 = sext i13 %m_fix_hi" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 129 'sext' 'sext_ln592' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [3/3] (0.99ns) (grouped into DSP with root node add_ln592)   --->   "%mul_ln592 = mul i25 %sext_ln592, i25 2954" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 130 'mul' 'mul_ln592' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %add_ln554_1, i32 28, i32 54" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 131 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 132 [2/3] (0.99ns) (grouped into DSP with root node add_ln592)   --->   "%mul_ln592 = mul i25 %sext_ln592, i25 2954" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 132 'mul' 'mul_ln592' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln592)   --->   "%mul_ln592 = mul i25 %sext_ln592, i25 2954" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 133 'mul' 'mul_ln592' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %tmp_5, i15 16384" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 134 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln592_1 = sext i16 %shl_ln5" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 135 'sext' 'sext_ln592_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln592 = add i25 %mul_ln592, i25 %sext_ln592_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 136 'add' 'add_ln592' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 7.49>
ST_7 : Operation 137 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln592 = add i25 %mul_ln592, i25 %sext_ln592_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 137 'add' 'add_ln592' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %add_ln592, i32 15, i32 24" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 138 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln592, i32 24" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 139 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i25 %add_ln592" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 140 'trunc' 'trunc_ln592' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.84ns)   --->   "%icmp_ln592 = icmp_eq  i15 %trunc_ln592, i15 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 141 'icmp' 'icmp_ln592' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln592_1 = add i10 %trunc_ln, i10 1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 142 'add' 'add_ln592_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln592 = select i1 %icmp_ln592, i10 %trunc_ln, i10 %add_ln592_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 143 'select' 'select_ln592' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.40ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_6, i10 %select_ln592, i10 %trunc_ln" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:592]   --->   Operation 144 'select' 'r_exp' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln597 = sext i10 %r_exp" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:597]   --->   Operation 145 'sext' 'sext_ln597' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (3.40ns)   --->   "%mul_ln597 = mul i36 %sext_ln597, i36 47632711549" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:597]   --->   Operation 146 'mul' 'mul_ln597' <Predicate = true> <Delay = 3.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln603_1 = partselect i27 @_ssdm_op_PartSelect.i27.i36.i32.i32, i36 %mul_ln597, i32 9, i32 35" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 147 'partselect' 'trunc_ln603_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.96ns)   --->   "%m_diff = sub i27 %trunc_ln3, i27 %trunc_ln603_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:603]   --->   Operation 148 'sub' 'm_diff' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i9 @_ssdm_op_PartSelect.i9.i27.i32.i32, i27 %m_diff, i32 18, i32 26" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:634]   --->   Operation 149 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%m_diff_lo = trunc i27 %m_diff" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:636]   --->   Operation 150 'trunc' 'm_diff_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln640 = zext i9 %m_diff_hi" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 151 'zext' 'zext_ln640' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln640" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 152 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [2/2] (1.23ns)   --->   "%exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 153 'load' 'exp_Z1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 512> <ROM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%Z2_ind = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %m_diff, i32 13, i32 17" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:187->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 154 'partselect' 'Z2_ind' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i5 %Z2_ind" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 155 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln188" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 156 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [2/2] (0.67ns)   --->   "%f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 157 'load' 'f_Z2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 8 <SV = 7> <Delay = 7.58>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln320 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_25" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:320]   --->   Operation 158 'specpipeline' 'specpipeline_ln320' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node x_is_NaN)   --->   "%xor_ln18 = xor i1 %icmp_ln369_1, i1 1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 159 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.28ns) (out node of the LUT)   --->   "%x_is_NaN = and i1 %icmp_ln18, i1 %xor_ln18" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:376]   --->   Operation 160 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407 = or i1 %x_is_p1, i1 %x_is_NaN" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 161 'or' 'or_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407 = select i1 %x_is_p1, i32 1, i32 nan" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 162 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%or_ln407_1 = or i1 %x_is_1, i1 %x_is_NaN" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 163 'or' 'or_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_1 = select i1 %or_ln407, i32 %select_ln407, i32 1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 164 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.28ns)   --->   "%or_ln407_2 = or i1 %x_is_1, i1 %icmp_ln18" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 165 'or' 'or_ln407_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_3)   --->   "%select_ln407_2 = select i1 %or_ln407_1, i32 %select_ln407_1, i32 inf" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 166 'select' 'select_ln407_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln407_3 = select i1 %or_ln407_2, i32 %select_ln407_2, i32 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 167 'select' 'select_ln407_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/2] (1.23ns)   --->   "%exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 168 'load' 'exp_Z1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 512> <ROM>
ST_8 : Operation 169 [1/2] (0.67ns)   --->   "%f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:188->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 169 'load' 'f_Z2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i18 %m_diff_lo" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 170 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i8 %f_Z2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 171 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.87ns)   --->   "%add_ln189 = add i19 %zext_ln189, i19 %zext_ln189_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 172 'add' 'add_ln189' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i18 @_ssdm_op_PartSelect.i18.i19.i32.i32, i19 %add_ln189, i32 1, i32 18" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:189->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:641]   --->   Operation 173 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %exp_Z1, i32 9, i32 26" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:642]   --->   Operation 174 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.96ns)   --->   "%add_ln645 = add i27 %exp_Z1, i27 4" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 175 'add' 'add_ln645' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln645 = zext i18 %exp_Z1_hi" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 176 'zext' 'zext_ln645' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln645_1 = zext i18 %exp_Z1P_m_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 177 'zext' 'zext_ln645_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (2.45ns)   --->   "%mul_ln645 = mul i36 %zext_ln645, i36 %zext_ln645_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 178 'mul' 'mul_ln645' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i27.i17, i27 %add_ln645, i17 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 179 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln645_2 = zext i36 %mul_ln645" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 180 'zext' 'zext_ln645_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln645 = trunc i27 %add_ln645" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 181 'trunc' 'trunc_ln645' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln645_1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %trunc_ln645, i17 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 182 'bitconcatenate' 'trunc_ln645_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln645_3 = zext i36 %mul_ln645" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 183 'zext' 'zext_ln645_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (1.06ns)   --->   "%add_ln645_1 = add i44 %shl_ln6, i44 %zext_ln645_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 184 'add' 'add_ln645_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (1.04ns)   --->   "%add_ln645_2 = add i42 %trunc_ln645_1, i42 %zext_ln645_3" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645]   --->   Operation 185 'add' 'add_ln645_2' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %add_ln645_1, i32 43" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 186 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.78ns)   --->   "%r_exp_1 = add i10 %r_exp, i10 1023" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:653]   --->   Operation 187 'add' 'r_exp_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.40ns)   --->   "%r_exp_2 = select i1 %tmp_7, i10 %r_exp, i10 %r_exp_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 188 'select' 'r_exp_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i10.i32.i32, i10 %r_exp_2, i32 7, i32 9" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 189 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.67ns)   --->   "%icmp_ln657 = icmp_sgt  i3 %tmp_8, i3 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 190 'icmp' 'icmp_ln657' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln554_1, i32 63" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 191 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_9, i32 0, i32 inf" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 192 'select' 'select_ln658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.78ns)   --->   "%icmp_ln674 = icmp_slt  i10 %r_exp_2, i10 898" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 193 'icmp' 'icmp_ln674' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_4)   --->   "%tmp = partselect i23 @_ssdm_op_PartSelect.i23.i44.i32.i32, i44 %add_ln645_1, i32 20, i32 42" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:685]   --->   Operation 194 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_4)   --->   "%tmp_4 = partselect i23 @_ssdm_op_PartSelect.i23.i42.i32.i32, i42 %add_ln645_2, i32 19, i32 41" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:685]   --->   Operation 195 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_4)   --->   "%out_sig = select i1 %tmp_7, i23 %tmp, i23 %tmp_4" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 196 'select' 'out_sig' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln686 = trunc i10 %r_exp_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:686]   --->   Operation 197 'trunc' 'trunc_ln686' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.76ns)   --->   "%out_exp = add i8 %trunc_ln686, i8 127" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:686]   --->   Operation 198 'add' 'out_exp' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_4)   --->   "%t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 0, i8 %out_exp, i23 %out_sig" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:342->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:355->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:376->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:688]   --->   Operation 199 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_4)   --->   "%bitcast_ln356 = bitcast i32 %t" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:356->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:376->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:688]   --->   Operation 200 'bitcast' 'bitcast_ln356' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln407_4)   --->   "%or_ln407_3 = or i1 %or_ln407_2, i1 %icmp_ln407" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 201 'or' 'or_ln407_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln407_4 = select i1 %or_ln407_3, i32 %select_ln407_3, i32 %bitcast_ln356" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 202 'select' 'select_ln407_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657 = and i1 %and_ln407_1, i1 %icmp_ln657" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 203 'and' 'and_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657, i32 %select_ln658, i32 %select_ln407_4" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 204 'select' 'select_ln657' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln674)   --->   "%xor_ln657 = xor i1 %icmp_ln657, i1 1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 205 'xor' 'xor_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln674)   --->   "%and_ln674 = and i1 %icmp_ln674, i1 %xor_ln657" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 206 'and' 'and_ln674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln674)   --->   "%and_ln674_1 = and i1 %and_ln674, i1 %and_ln407_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 207 'and' 'and_ln674_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln674 = select i1 %and_ln674_1, i32 0, i32 %select_ln657" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:674]   --->   Operation 208 'select' 'select_ln674' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i32 %select_ln674" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 209 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_read                                                                (read          ) [ 000000000]
data                                                                     (bitcast       ) [ 000000000]
bs_exp                                                                   (partselect    ) [ 000000000]
bs_sig                                                                   (trunc         ) [ 000000000]
zext_ln346                                                               (zext          ) [ 000000000]
b_exp                                                                    (add           ) [ 000000000]
icmp_ln369                                                               (icmp          ) [ 000000000]
icmp_ln369_1                                                             (icmp          ) [ 011111111]
x_is_1                                                                   (and           ) [ 011111111]
tmp_1                                                                    (bitselect     ) [ 000000000]
xor_ln370                                                                (xor           ) [ 000000000]
x_is_p1                                                                  (and           ) [ 011111111]
icmp_ln18                                                                (icmp          ) [ 011111111]
tmp_2                                                                    (bitselect     ) [ 011000000]
trunc_ln508                                                              (trunc         ) [ 011000000]
index0                                                                   (partselect    ) [ 000000000]
b_exp_1                                                                  (add           ) [ 000000000]
b_exp_2                                                                  (select        ) [ 011110000]
zext_ln531                                                               (zext          ) [ 000000000]
pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr      (getelementptr ) [ 011000000]
pow_reduce_anonymous_namespace_log0_lut_table_array_addr                 (getelementptr ) [ 011000000]
icmp_ln407                                                               (icmp          ) [ 011111111]
xor_ln369                                                                (xor           ) [ 000000000]
icmp_ln407_1                                                             (icmp          ) [ 000000000]
icmp_ln407_2                                                             (icmp          ) [ 000000000]
and_ln407                                                                (and           ) [ 000000000]
and_ln407_1                                                              (and           ) [ 011111111]
b_frac                                                                   (bitconcatenate) [ 000000000]
b_frac_1                                                                 (bitconcatenate) [ 000000000]
zext_ln514                                                               (zext          ) [ 000000000]
b_frac_2                                                                 (select        ) [ 000000000]
b_frac_tilde_inverse                                                     (load          ) [ 000000000]
log_sum                                                                  (load          ) [ 010100000]
zext_ln537                                                               (zext          ) [ 000000000]
mul_ln537                                                                (mul           ) [ 000000000]
z1                                                                       (bitconcatenate) [ 000000000]
a                                                                        (partselect    ) [ 000000000]
trunc_ln68                                                               (trunc         ) [ 000000000]
tmp_3                                                                    (bitselect     ) [ 000000000]
zext_ln71_cast                                                           (bitconcatenate) [ 000000000]
tmp_s                                                                    (bitconcatenate) [ 000000000]
zext_ln71                                                                (zext          ) [ 000000000]
eZ                                                                       (select        ) [ 000000000]
shl_ln73_2                                                               (bitconcatenate) [ 000000000]
zext_ln73                                                                (zext          ) [ 000000000]
add_ln73                                                                 (add           ) [ 000000000]
zext_ln73_1                                                              (zext          ) [ 000000000]
zext_ln73_2                                                              (zext          ) [ 000000000]
mul_ln73                                                                 (mul           ) [ 000000000]
zext_ln73_3                                                              (zext          ) [ 000000000]
sub_ln73                                                                 (sub           ) [ 000000000]
z2                                                                       (partselect    ) [ 010100000]
zext_ln75                                                                (zext          ) [ 000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr  (getelementptr ) [ 010100000]
a_4                                                                      (partselect    ) [ 010100000]
tmp_25                                                                   (partselect    ) [ 010100000]
zext_ln73_4                                                              (zext          ) [ 000000000]
logn                                                                     (load          ) [ 000000000]
logn_cast                                                                (zext          ) [ 000000000]
eZ_1                                                                     (bitconcatenate) [ 000000000]
shl_ln73_3                                                               (bitconcatenate) [ 000000000]
zext_ln73_5                                                              (zext          ) [ 000000000]
zext_ln73_6                                                              (zext          ) [ 000000000]
add_ln73_1                                                               (add           ) [ 000000000]
zext_ln73_7                                                              (zext          ) [ 000000000]
zext_ln73_8                                                              (zext          ) [ 000000000]
mul_ln73_1                                                               (mul           ) [ 000000000]
shl_ln                                                                   (bitconcatenate) [ 000000000]
zext_ln73_9                                                              (zext          ) [ 000000000]
sub_ln73_1                                                               (sub           ) [ 000000000]
z3                                                                       (partselect    ) [ 000000000]
zext_ln73_10                                                             (zext          ) [ 010010000]
zext_ln75_1                                                              (zext          ) [ 000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr  (getelementptr ) [ 010010000]
a_5                                                                      (partselect    ) [ 000000000]
zext_ln67                                                                (zext          ) [ 000000000]
tmp_26                                                                   (partselect    ) [ 010010000]
mul_ln73_2                                                               (mul           ) [ 010010000]
zext_ln75_2                                                              (zext          ) [ 000000000]
pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr (getelementptr ) [ 010010000]
add_ln171                                                                (add           ) [ 010010000]
sext_ln523                                                               (sext          ) [ 000000000]
Elog2                                                                    (mul           ) [ 000000000]
logn_1                                                                   (load          ) [ 000000000]
zext_ln163                                                               (zext          ) [ 000000000]
eZ_2                                                                     (bitconcatenate) [ 000000000]
shl_ln73_4                                                               (bitconcatenate) [ 000000000]
zext_ln73_11                                                             (zext          ) [ 000000000]
zext_ln73_12                                                             (zext          ) [ 000000000]
add_ln73_2                                                               (add           ) [ 000000000]
shl_ln73_1                                                               (bitconcatenate) [ 000000000]
zext_ln73_13                                                             (zext          ) [ 000000000]
sub_ln73_2                                                               (sub           ) [ 000000000]
logn_2                                                                   (load          ) [ 000000000]
zext_ln163_1                                                             (zext          ) [ 000000000]
add_ln171_1                                                              (add           ) [ 000000000]
zext_ln171                                                               (zext          ) [ 000000000]
log_sum_1                                                                (add           ) [ 000000000]
tmp_27                                                                   (partselect    ) [ 000000000]
tmp_28                                                                   (partselect    ) [ 000000000]
zext_ln551                                                               (zext          ) [ 000000000]
mul_ln551                                                                (mul           ) [ 000000000]
lshr_ln                                                                  (partselect    ) [ 000000000]
shl_ln2                                                                  (bitconcatenate) [ 000000000]
zext_ln551_1                                                             (zext          ) [ 000000000]
zext_ln551_2                                                             (zext          ) [ 000000000]
sub_ln551                                                                (sub           ) [ 000000000]
trunc_ln551_1                                                            (partselect    ) [ 000000000]
shl_ln3                                                                  (bitconcatenate) [ 000000000]
sext_ln554                                                               (sext          ) [ 000000000]
add_ln554                                                                (add           ) [ 000000000]
sext_ln554_1                                                             (sext          ) [ 000000000]
add_ln554_1                                                              (add           ) [ 010001111]
m_fix_hi                                                                 (partselect    ) [ 000000000]
tmp_5                                                                    (bitselect     ) [ 010001100]
sext_ln592                                                               (sext          ) [ 010001100]
trunc_ln3                                                                (partselect    ) [ 010001110]
mul_ln592                                                                (mul           ) [ 010000010]
shl_ln5                                                                  (bitconcatenate) [ 000000000]
sext_ln592_1                                                             (sext          ) [ 010000010]
add_ln592                                                                (add           ) [ 000000000]
trunc_ln                                                                 (partselect    ) [ 000000000]
tmp_6                                                                    (bitselect     ) [ 000000000]
trunc_ln592                                                              (trunc         ) [ 000000000]
icmp_ln592                                                               (icmp          ) [ 000000000]
add_ln592_1                                                              (add           ) [ 000000000]
select_ln592                                                             (select        ) [ 000000000]
r_exp                                                                    (select        ) [ 010000001]
sext_ln597                                                               (sext          ) [ 000000000]
mul_ln597                                                                (mul           ) [ 000000000]
trunc_ln603_1                                                            (partselect    ) [ 000000000]
m_diff                                                                   (sub           ) [ 000000000]
m_diff_hi                                                                (partselect    ) [ 000000000]
m_diff_lo                                                                (trunc         ) [ 010000001]
zext_ln640                                                               (zext          ) [ 000000000]
pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr         (getelementptr ) [ 010000001]
Z2_ind                                                                   (partselect    ) [ 000000000]
zext_ln188                                                               (zext          ) [ 000000000]
pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr           (getelementptr ) [ 010000001]
specpipeline_ln320                                                       (specpipeline  ) [ 000000000]
xor_ln18                                                                 (xor           ) [ 000000000]
x_is_NaN                                                                 (and           ) [ 000000000]
or_ln407                                                                 (or            ) [ 000000000]
select_ln407                                                             (select        ) [ 000000000]
or_ln407_1                                                               (or            ) [ 000000000]
select_ln407_1                                                           (select        ) [ 000000000]
or_ln407_2                                                               (or            ) [ 000000000]
select_ln407_2                                                           (select        ) [ 000000000]
select_ln407_3                                                           (select        ) [ 000000000]
exp_Z1                                                                   (load          ) [ 000000000]
f_Z2                                                                     (load          ) [ 000000000]
zext_ln189                                                               (zext          ) [ 000000000]
zext_ln189_1                                                             (zext          ) [ 000000000]
add_ln189                                                                (add           ) [ 000000000]
exp_Z1P_m_1                                                              (partselect    ) [ 000000000]
exp_Z1_hi                                                                (partselect    ) [ 000000000]
add_ln645                                                                (add           ) [ 000000000]
zext_ln645                                                               (zext          ) [ 000000000]
zext_ln645_1                                                             (zext          ) [ 000000000]
mul_ln645                                                                (mul           ) [ 000000000]
shl_ln6                                                                  (bitconcatenate) [ 000000000]
zext_ln645_2                                                             (zext          ) [ 000000000]
trunc_ln645                                                              (trunc         ) [ 000000000]
trunc_ln645_1                                                            (bitconcatenate) [ 000000000]
zext_ln645_3                                                             (zext          ) [ 000000000]
add_ln645_1                                                              (add           ) [ 000000000]
add_ln645_2                                                              (add           ) [ 000000000]
tmp_7                                                                    (bitselect     ) [ 000000000]
r_exp_1                                                                  (add           ) [ 000000000]
r_exp_2                                                                  (select        ) [ 000000000]
tmp_8                                                                    (partselect    ) [ 000000000]
icmp_ln657                                                               (icmp          ) [ 000000000]
tmp_9                                                                    (bitselect     ) [ 000000000]
select_ln658                                                             (select        ) [ 000000000]
icmp_ln674                                                               (icmp          ) [ 000000000]
tmp                                                                      (partselect    ) [ 000000000]
tmp_4                                                                    (partselect    ) [ 000000000]
out_sig                                                                  (select        ) [ 000000000]
trunc_ln686                                                              (trunc         ) [ 000000000]
out_exp                                                                  (add           ) [ 000000000]
t                                                                        (bitconcatenate) [ 000000000]
bitcast_ln356                                                            (bitcast       ) [ 000000000]
or_ln407_3                                                               (or            ) [ 000000000]
select_ln407_4                                                           (select        ) [ 000000000]
and_ln657                                                                (and           ) [ 000000000]
select_ln657                                                             (select        ) [ 000000000]
xor_ln657                                                                (xor           ) [ 000000000]
and_ln674                                                                (and           ) [ 000000000]
and_ln674_1                                                              (and           ) [ 000000000]
select_ln674                                                             (select        ) [ 000000000]
ret_ln690                                                                (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i25.i14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i5.i25.i13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i5.i25.i14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i21.i22"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i41.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i5.i44"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i35.i14"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i47.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i44.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i57.i7.i50"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i38.i24"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i50.i6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i39.i24"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i52.i12"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i27.i17"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i25.i17"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i44.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="250" class="1004" name="base_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="56" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_addr/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="56" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="52" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="49" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="0" index="1" bw="49" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="44" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_2/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="27" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="9" slack="0"/>
<pin id="325" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_Z2/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="mul_ln73_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="0" index="1" bw="41" slack="0"/>
<pin id="350" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="mul_ln73_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="0" index="1" bw="44" slack="0"/>
<pin id="354" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_2/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="Elog2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="45" slack="0"/>
<pin id="358" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="Elog2/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mul_ln597_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="36" slack="0"/>
<pin id="363" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln597/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="mul_ln551_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="23" slack="0"/>
<pin id="367" dir="0" index="1" bw="23" slack="0"/>
<pin id="368" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln551/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="data_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="bs_exp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="0" index="3" bw="6" slack="0"/>
<pin id="378" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bs_exp/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="bs_sig_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bs_sig/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln346_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="b_exp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln369_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln369_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="23" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369_1/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="x_is_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="6" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="xor_ln370_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln370/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="x_is_p1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln18_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="0" index="2" bw="6" slack="0"/>
<pin id="445" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln508_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln508/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="index0_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="6" slack="0"/>
<pin id="457" dir="0" index="3" bw="6" slack="0"/>
<pin id="458" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="b_exp_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="0"/>
<pin id="466" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="b_exp_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="9" slack="0"/>
<pin id="472" dir="0" index="2" bw="9" slack="0"/>
<pin id="473" dir="1" index="3" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln531_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln531/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln407_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="xor_ln369_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln369/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln407_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_1/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln407_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln407_2/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="and_ln407_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="and_ln407_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln407_1/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="b_frac_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="25" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="23" slack="1"/>
<pin id="523" dir="0" index="3" bw="1" slack="0"/>
<pin id="524" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="b_frac_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="24" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="0" index="2" bw="23" slack="1"/>
<pin id="532" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="b_frac_1/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln514_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="24" slack="0"/>
<pin id="537" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln514/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="b_frac_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="24" slack="0"/>
<pin id="542" dir="0" index="2" bw="25" slack="0"/>
<pin id="543" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_frac_2/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln537_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln537/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="mul_ln537_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="25" slack="0"/>
<pin id="552" dir="0" index="1" bw="6" slack="0"/>
<pin id="553" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln537/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="z1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="39" slack="0"/>
<pin id="558" dir="0" index="1" bw="25" slack="0"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="z1/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="a_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="4" slack="0"/>
<pin id="566" dir="0" index="1" bw="25" slack="0"/>
<pin id="567" dir="0" index="2" bw="6" slack="0"/>
<pin id="568" dir="0" index="3" bw="6" slack="0"/>
<pin id="569" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln68_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="25" slack="0"/>
<pin id="576" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="25" slack="0"/>
<pin id="581" dir="0" index="2" bw="6" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln71_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="43" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="0" index="2" bw="25" slack="0"/>
<pin id="590" dir="0" index="3" bw="1" slack="0"/>
<pin id="591" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln71_cast/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_s_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="44" slack="0"/>
<pin id="598" dir="0" index="1" bw="5" slack="0"/>
<pin id="599" dir="0" index="2" bw="25" slack="0"/>
<pin id="600" dir="0" index="3" bw="1" slack="0"/>
<pin id="601" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln71_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="43" slack="0"/>
<pin id="608" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="eZ_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="44" slack="0"/>
<pin id="613" dir="0" index="2" bw="43" slack="0"/>
<pin id="614" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eZ/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="shl_ln73_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="43" slack="0"/>
<pin id="620" dir="0" index="1" bw="21" slack="0"/>
<pin id="621" dir="0" index="2" bw="1" slack="0"/>
<pin id="622" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_2/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln73_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="43" slack="0"/>
<pin id="628" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln73_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="44" slack="0"/>
<pin id="632" dir="0" index="1" bw="43" slack="0"/>
<pin id="633" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln73_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="zext_ln73_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="39" slack="0"/>
<pin id="642" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="mul_ln73_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="39" slack="0"/>
<pin id="646" dir="0" index="1" bw="4" slack="0"/>
<pin id="647" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln73_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="43" slack="0"/>
<pin id="652" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_3/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sub_ln73_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="44" slack="0"/>
<pin id="656" dir="0" index="1" bw="43" slack="0"/>
<pin id="657" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="z2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="41" slack="0"/>
<pin id="662" dir="0" index="1" bw="44" slack="0"/>
<pin id="663" dir="0" index="2" bw="3" slack="0"/>
<pin id="664" dir="0" index="3" bw="7" slack="0"/>
<pin id="665" dir="1" index="4" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z2/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln75_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="a_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="0" index="1" bw="44" slack="0"/>
<pin id="678" dir="0" index="2" bw="7" slack="0"/>
<pin id="679" dir="0" index="3" bw="7" slack="0"/>
<pin id="680" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_4/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_25_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="35" slack="0"/>
<pin id="687" dir="0" index="1" bw="44" slack="0"/>
<pin id="688" dir="0" index="2" bw="3" slack="0"/>
<pin id="689" dir="0" index="3" bw="7" slack="0"/>
<pin id="690" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln73_4_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="41" slack="1"/>
<pin id="697" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_4/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="logn_cast_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="52" slack="0"/>
<pin id="700" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="logn_cast/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="eZ_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="49" slack="0"/>
<pin id="704" dir="0" index="1" bw="5" slack="0"/>
<pin id="705" dir="0" index="2" bw="41" slack="0"/>
<pin id="706" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="shl_ln73_3_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="49" slack="0"/>
<pin id="712" dir="0" index="1" bw="35" slack="1"/>
<pin id="713" dir="0" index="2" bw="1" slack="0"/>
<pin id="714" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_3/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln73_5_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="49" slack="0"/>
<pin id="719" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_5/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln73_6_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="49" slack="0"/>
<pin id="723" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_6/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="add_ln73_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="49" slack="0"/>
<pin id="727" dir="0" index="1" bw="49" slack="0"/>
<pin id="728" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln73_7_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="6" slack="1"/>
<pin id="733" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_7/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln73_8_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="41" slack="1"/>
<pin id="737" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_8/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="shl_ln_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="48" slack="0"/>
<pin id="741" dir="0" index="1" bw="47" slack="0"/>
<pin id="742" dir="0" index="2" bw="1" slack="0"/>
<pin id="743" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln73_9_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="48" slack="0"/>
<pin id="749" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_9/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sub_ln73_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="50" slack="0"/>
<pin id="753" dir="0" index="1" bw="48" slack="0"/>
<pin id="754" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_1/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="z3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="44" slack="0"/>
<pin id="759" dir="0" index="1" bw="50" slack="0"/>
<pin id="760" dir="0" index="2" bw="4" slack="0"/>
<pin id="761" dir="0" index="3" bw="7" slack="0"/>
<pin id="762" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="z3/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln73_10_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="44" slack="0"/>
<pin id="769" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_10/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln75_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="1"/>
<pin id="774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="a_5_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="0"/>
<pin id="778" dir="0" index="1" bw="50" slack="0"/>
<pin id="779" dir="0" index="2" bw="7" slack="0"/>
<pin id="780" dir="0" index="3" bw="7" slack="0"/>
<pin id="781" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_5/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="zext_ln67_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="0"/>
<pin id="788" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_26_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="38" slack="0"/>
<pin id="793" dir="0" index="1" bw="50" slack="0"/>
<pin id="794" dir="0" index="2" bw="4" slack="0"/>
<pin id="795" dir="0" index="3" bw="7" slack="0"/>
<pin id="796" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln75_2_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="0"/>
<pin id="803" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_2/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln171_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="56" slack="1"/>
<pin id="808" dir="0" index="1" bw="52" slack="0"/>
<pin id="809" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sext_ln523_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="9" slack="3"/>
<pin id="813" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln523/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln163_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="49" slack="0"/>
<pin id="817" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="eZ_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="57" slack="0"/>
<pin id="821" dir="0" index="1" bw="7" slack="0"/>
<pin id="822" dir="0" index="2" bw="44" slack="1"/>
<pin id="823" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_2/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="shl_ln73_4_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="62" slack="0"/>
<pin id="828" dir="0" index="1" bw="38" slack="1"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_4/4 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln73_11_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="62" slack="0"/>
<pin id="835" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_11/4 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln73_12_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="57" slack="0"/>
<pin id="839" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_12/4 "/>
</bind>
</comp>

<comp id="841" class="1004" name="add_ln73_2_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="62" slack="0"/>
<pin id="843" dir="0" index="1" bw="57" slack="0"/>
<pin id="844" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_2/4 "/>
</bind>
</comp>

<comp id="847" class="1004" name="shl_ln73_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="56" slack="0"/>
<pin id="849" dir="0" index="1" bw="50" slack="1"/>
<pin id="850" dir="0" index="2" bw="1" slack="0"/>
<pin id="851" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_1/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln73_13_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="56" slack="0"/>
<pin id="856" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_13/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="sub_ln73_2_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="63" slack="0"/>
<pin id="860" dir="0" index="1" bw="56" slack="0"/>
<pin id="861" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_2/4 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln163_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="44" slack="0"/>
<pin id="866" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_1/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln171_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="49" slack="0"/>
<pin id="870" dir="0" index="1" bw="44" slack="0"/>
<pin id="871" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171_1/4 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln171_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="50" slack="0"/>
<pin id="876" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="log_sum_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="50" slack="0"/>
<pin id="880" dir="0" index="1" bw="56" slack="1"/>
<pin id="881" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_1/4 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_27_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="39" slack="0"/>
<pin id="885" dir="0" index="1" bw="63" slack="0"/>
<pin id="886" dir="0" index="2" bw="6" slack="0"/>
<pin id="887" dir="0" index="3" bw="7" slack="0"/>
<pin id="888" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/4 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_28_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="23" slack="0"/>
<pin id="895" dir="0" index="1" bw="63" slack="0"/>
<pin id="896" dir="0" index="2" bw="7" slack="0"/>
<pin id="897" dir="0" index="3" bw="7" slack="0"/>
<pin id="898" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln551_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="23" slack="0"/>
<pin id="905" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551/4 "/>
</bind>
</comp>

<comp id="909" class="1004" name="lshr_ln_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="45" slack="0"/>
<pin id="911" dir="0" index="1" bw="46" slack="0"/>
<pin id="912" dir="0" index="2" bw="1" slack="0"/>
<pin id="913" dir="0" index="3" bw="7" slack="0"/>
<pin id="914" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="shl_ln2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="63" slack="0"/>
<pin id="921" dir="0" index="1" bw="39" slack="0"/>
<pin id="922" dir="0" index="2" bw="1" slack="0"/>
<pin id="923" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="927" class="1004" name="zext_ln551_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="63" slack="0"/>
<pin id="929" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551_1/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln551_2_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="45" slack="0"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551_2/4 "/>
</bind>
</comp>

<comp id="935" class="1004" name="sub_ln551_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="63" slack="0"/>
<pin id="937" dir="0" index="1" bw="45" slack="0"/>
<pin id="938" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln551/4 "/>
</bind>
</comp>

<comp id="941" class="1004" name="trunc_ln551_1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="40" slack="0"/>
<pin id="943" dir="0" index="1" bw="64" slack="0"/>
<pin id="944" dir="0" index="2" bw="6" slack="0"/>
<pin id="945" dir="0" index="3" bw="7" slack="0"/>
<pin id="946" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln551_1/4 "/>
</bind>
</comp>

<comp id="951" class="1004" name="shl_ln3_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="64" slack="0"/>
<pin id="953" dir="0" index="1" bw="52" slack="0"/>
<pin id="954" dir="0" index="2" bw="1" slack="0"/>
<pin id="955" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/4 "/>
</bind>
</comp>

<comp id="959" class="1004" name="sext_ln554_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="40" slack="0"/>
<pin id="961" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln554/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="add_ln554_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="56" slack="0"/>
<pin id="965" dir="0" index="1" bw="40" slack="0"/>
<pin id="966" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln554/4 "/>
</bind>
</comp>

<comp id="969" class="1004" name="sext_ln554_1_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="56" slack="0"/>
<pin id="971" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln554_1/4 "/>
</bind>
</comp>

<comp id="973" class="1004" name="add_ln554_1_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="56" slack="0"/>
<pin id="975" dir="0" index="1" bw="64" slack="0"/>
<pin id="976" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln554_1/4 "/>
</bind>
</comp>

<comp id="979" class="1004" name="m_fix_hi_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="13" slack="0"/>
<pin id="981" dir="0" index="1" bw="64" slack="0"/>
<pin id="982" dir="0" index="2" bw="7" slack="0"/>
<pin id="983" dir="0" index="3" bw="7" slack="0"/>
<pin id="984" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi/4 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_5_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="64" slack="0"/>
<pin id="992" dir="0" index="2" bw="7" slack="0"/>
<pin id="993" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="997" class="1004" name="sext_ln592_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="13" slack="0"/>
<pin id="999" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln592/4 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="trunc_ln3_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="27" slack="0"/>
<pin id="1003" dir="0" index="1" bw="64" slack="0"/>
<pin id="1004" dir="0" index="2" bw="6" slack="0"/>
<pin id="1005" dir="0" index="3" bw="7" slack="0"/>
<pin id="1006" dir="1" index="4" bw="27" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/4 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="shl_ln5_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="2"/>
<pin id="1014" dir="0" index="2" bw="15" slack="0"/>
<pin id="1015" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/6 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln592_1_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="16" slack="0"/>
<pin id="1020" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln592_1/6 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="trunc_ln_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="10" slack="0"/>
<pin id="1024" dir="0" index="1" bw="25" slack="0"/>
<pin id="1025" dir="0" index="2" bw="5" slack="0"/>
<pin id="1026" dir="0" index="3" bw="6" slack="0"/>
<pin id="1027" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_6_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="25" slack="0"/>
<pin id="1034" dir="0" index="2" bw="6" slack="0"/>
<pin id="1035" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="trunc_ln592_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="25" slack="0"/>
<pin id="1040" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln592/7 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="icmp_ln592_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="15" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln592/7 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="add_ln592_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="10" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln592_1/7 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="select_ln592_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="10" slack="0"/>
<pin id="1056" dir="0" index="2" bw="10" slack="0"/>
<pin id="1057" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln592/7 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="r_exp_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="10" slack="0"/>
<pin id="1064" dir="0" index="2" bw="10" slack="0"/>
<pin id="1065" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp/7 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="sext_ln597_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="10" slack="0"/>
<pin id="1071" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln597/7 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="trunc_ln603_1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="27" slack="0"/>
<pin id="1076" dir="0" index="1" bw="36" slack="0"/>
<pin id="1077" dir="0" index="2" bw="5" slack="0"/>
<pin id="1078" dir="0" index="3" bw="7" slack="0"/>
<pin id="1079" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln603_1/7 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="m_diff_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="27" slack="3"/>
<pin id="1086" dir="0" index="1" bw="27" slack="0"/>
<pin id="1087" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m_diff/7 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="m_diff_hi_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="9" slack="0"/>
<pin id="1091" dir="0" index="1" bw="27" slack="0"/>
<pin id="1092" dir="0" index="2" bw="6" slack="0"/>
<pin id="1093" dir="0" index="3" bw="6" slack="0"/>
<pin id="1094" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi/7 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="m_diff_lo_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="27" slack="0"/>
<pin id="1101" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="m_diff_lo/7 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln640_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="9" slack="0"/>
<pin id="1105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln640/7 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="Z2_ind_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="5" slack="0"/>
<pin id="1110" dir="0" index="1" bw="27" slack="0"/>
<pin id="1111" dir="0" index="2" bw="5" slack="0"/>
<pin id="1112" dir="0" index="3" bw="6" slack="0"/>
<pin id="1113" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_ind/7 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="zext_ln188_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="5" slack="0"/>
<pin id="1120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/7 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="xor_ln18_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="7"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/8 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="x_is_NaN_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="7"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_NaN/8 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="or_ln407_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="7"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407/8 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="select_ln407_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="7"/>
<pin id="1140" dir="0" index="1" bw="32" slack="0"/>
<pin id="1141" dir="0" index="2" bw="32" slack="0"/>
<pin id="1142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407/8 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="or_ln407_1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="7"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_1/8 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="select_ln407_1_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="0" index="2" bw="32" slack="0"/>
<pin id="1154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_1/8 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="or_ln407_2_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="7"/>
<pin id="1160" dir="0" index="1" bw="1" slack="7"/>
<pin id="1161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_2/8 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="select_ln407_2_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="32" slack="0"/>
<pin id="1165" dir="0" index="2" bw="32" slack="0"/>
<pin id="1166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_2/8 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="select_ln407_3_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="32" slack="0"/>
<pin id="1173" dir="0" index="2" bw="32" slack="0"/>
<pin id="1174" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_3/8 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="zext_ln189_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="18" slack="1"/>
<pin id="1180" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/8 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="zext_ln189_1_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="0"/>
<pin id="1183" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_1/8 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="add_ln189_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="18" slack="0"/>
<pin id="1187" dir="0" index="1" bw="8" slack="0"/>
<pin id="1188" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/8 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="exp_Z1P_m_1_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="18" slack="0"/>
<pin id="1193" dir="0" index="1" bw="19" slack="0"/>
<pin id="1194" dir="0" index="2" bw="1" slack="0"/>
<pin id="1195" dir="0" index="3" bw="6" slack="0"/>
<pin id="1196" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1/8 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="exp_Z1_hi_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="18" slack="0"/>
<pin id="1203" dir="0" index="1" bw="27" slack="0"/>
<pin id="1204" dir="0" index="2" bw="5" slack="0"/>
<pin id="1205" dir="0" index="3" bw="6" slack="0"/>
<pin id="1206" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi/8 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="add_ln645_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="27" slack="0"/>
<pin id="1213" dir="0" index="1" bw="4" slack="0"/>
<pin id="1214" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln645/8 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="zext_ln645_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="18" slack="0"/>
<pin id="1219" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln645/8 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="zext_ln645_1_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="18" slack="0"/>
<pin id="1223" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln645_1/8 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="mul_ln645_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="18" slack="0"/>
<pin id="1227" dir="0" index="1" bw="18" slack="0"/>
<pin id="1228" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln645/8 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="shl_ln6_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="44" slack="0"/>
<pin id="1233" dir="0" index="1" bw="27" slack="0"/>
<pin id="1234" dir="0" index="2" bw="1" slack="0"/>
<pin id="1235" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/8 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="zext_ln645_2_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="36" slack="0"/>
<pin id="1241" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln645_2/8 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="trunc_ln645_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="27" slack="0"/>
<pin id="1245" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln645/8 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="trunc_ln645_1_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="42" slack="0"/>
<pin id="1249" dir="0" index="1" bw="25" slack="0"/>
<pin id="1250" dir="0" index="2" bw="1" slack="0"/>
<pin id="1251" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln645_1/8 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="zext_ln645_3_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="36" slack="0"/>
<pin id="1257" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln645_3/8 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="add_ln645_1_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="44" slack="0"/>
<pin id="1261" dir="0" index="1" bw="36" slack="0"/>
<pin id="1262" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln645_1/8 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="add_ln645_2_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="42" slack="0"/>
<pin id="1267" dir="0" index="1" bw="36" slack="0"/>
<pin id="1268" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln645_2/8 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="tmp_7_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="44" slack="0"/>
<pin id="1274" dir="0" index="2" bw="7" slack="0"/>
<pin id="1275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="r_exp_1_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="10" slack="1"/>
<pin id="1281" dir="0" index="1" bw="1" slack="0"/>
<pin id="1282" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_1/8 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="r_exp_2_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="10" slack="1"/>
<pin id="1287" dir="0" index="2" bw="10" slack="0"/>
<pin id="1288" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_2/8 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="tmp_8_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="3" slack="0"/>
<pin id="1293" dir="0" index="1" bw="10" slack="0"/>
<pin id="1294" dir="0" index="2" bw="4" slack="0"/>
<pin id="1295" dir="0" index="3" bw="5" slack="0"/>
<pin id="1296" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="icmp_ln657_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="3" slack="0"/>
<pin id="1303" dir="0" index="1" bw="1" slack="0"/>
<pin id="1304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln657/8 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="tmp_9_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="0"/>
<pin id="1309" dir="0" index="1" bw="64" slack="4"/>
<pin id="1310" dir="0" index="2" bw="7" slack="0"/>
<pin id="1311" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="select_ln658_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="0"/>
<pin id="1316" dir="0" index="1" bw="32" slack="0"/>
<pin id="1317" dir="0" index="2" bw="32" slack="0"/>
<pin id="1318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln658/8 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="icmp_ln674_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="10" slack="0"/>
<pin id="1324" dir="0" index="1" bw="8" slack="0"/>
<pin id="1325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674/8 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="tmp_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="23" slack="0"/>
<pin id="1330" dir="0" index="1" bw="44" slack="0"/>
<pin id="1331" dir="0" index="2" bw="6" slack="0"/>
<pin id="1332" dir="0" index="3" bw="7" slack="0"/>
<pin id="1333" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="tmp_4_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="23" slack="0"/>
<pin id="1340" dir="0" index="1" bw="42" slack="0"/>
<pin id="1341" dir="0" index="2" bw="6" slack="0"/>
<pin id="1342" dir="0" index="3" bw="7" slack="0"/>
<pin id="1343" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="out_sig_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="0"/>
<pin id="1350" dir="0" index="1" bw="23" slack="0"/>
<pin id="1351" dir="0" index="2" bw="23" slack="0"/>
<pin id="1352" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_sig/8 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="trunc_ln686_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="10" slack="0"/>
<pin id="1358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln686/8 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="out_exp_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="8" slack="0"/>
<pin id="1362" dir="0" index="1" bw="8" slack="0"/>
<pin id="1363" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp/8 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="t_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="0"/>
<pin id="1368" dir="0" index="1" bw="1" slack="0"/>
<pin id="1369" dir="0" index="2" bw="8" slack="0"/>
<pin id="1370" dir="0" index="3" bw="23" slack="0"/>
<pin id="1371" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/8 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="bitcast_ln356_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="32" slack="0"/>
<pin id="1378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln356/8 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="or_ln407_3_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="0"/>
<pin id="1382" dir="0" index="1" bw="1" slack="7"/>
<pin id="1383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln407_3/8 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="select_ln407_4_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="1" slack="0"/>
<pin id="1387" dir="0" index="1" bw="32" slack="0"/>
<pin id="1388" dir="0" index="2" bw="32" slack="0"/>
<pin id="1389" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln407_4/8 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="and_ln657_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="7"/>
<pin id="1395" dir="0" index="1" bw="1" slack="0"/>
<pin id="1396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln657/8 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="select_ln657_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="0"/>
<pin id="1400" dir="0" index="1" bw="32" slack="0"/>
<pin id="1401" dir="0" index="2" bw="32" slack="0"/>
<pin id="1402" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln657/8 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="xor_ln657_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="0"/>
<pin id="1408" dir="0" index="1" bw="1" slack="0"/>
<pin id="1409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln657/8 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="and_ln674_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="1" slack="0"/>
<pin id="1414" dir="0" index="1" bw="1" slack="0"/>
<pin id="1415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln674/8 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="and_ln674_1_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="0"/>
<pin id="1420" dir="0" index="1" bw="1" slack="7"/>
<pin id="1421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln674_1/8 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="select_ln674_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="0"/>
<pin id="1425" dir="0" index="1" bw="32" slack="0"/>
<pin id="1426" dir="0" index="2" bw="32" slack="0"/>
<pin id="1427" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674/8 "/>
</bind>
</comp>

<comp id="1431" class="1007" name="grp_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="13" slack="0"/>
<pin id="1433" dir="0" index="1" bw="12" slack="0"/>
<pin id="1434" dir="0" index="2" bw="16" slack="0"/>
<pin id="1435" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln592/4 add_ln592/6 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="icmp_ln369_1_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="7"/>
<pin id="1444" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln369_1 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="x_is_1_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="7"/>
<pin id="1449" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="x_is_1 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="x_is_p1_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="7"/>
<pin id="1455" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="x_is_p1 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="icmp_ln18_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="7"/>
<pin id="1461" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="tmp_2_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="1"/>
<pin id="1467" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="trunc_ln508_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="23" slack="1"/>
<pin id="1472" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln508 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="b_exp_2_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="9" slack="3"/>
<pin id="1478" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="6" slack="1"/>
<pin id="1483" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr "/>
</bind>
</comp>

<comp id="1486" class="1005" name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="6" slack="1"/>
<pin id="1488" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log0_lut_table_array_addr "/>
</bind>
</comp>

<comp id="1491" class="1005" name="icmp_ln407_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="1" slack="7"/>
<pin id="1493" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln407 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="and_ln407_1_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="7"/>
<pin id="1498" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="and_ln407_1 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="log_sum_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="56" slack="1"/>
<pin id="1504" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="log_sum "/>
</bind>
</comp>

<comp id="1507" class="1005" name="z2_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="41" slack="1"/>
<pin id="1509" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="z2 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="4" slack="1"/>
<pin id="1515" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr "/>
</bind>
</comp>

<comp id="1518" class="1005" name="a_4_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="6" slack="1"/>
<pin id="1520" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_4 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="tmp_25_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="35" slack="1"/>
<pin id="1526" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="zext_ln73_10_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="50" slack="1"/>
<pin id="1531" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln73_10 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="6" slack="1"/>
<pin id="1536" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr "/>
</bind>
</comp>

<comp id="1539" class="1005" name="tmp_26_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="38" slack="1"/>
<pin id="1541" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="mul_ln73_2_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="50" slack="1"/>
<pin id="1546" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln73_2 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="6" slack="1"/>
<pin id="1551" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr "/>
</bind>
</comp>

<comp id="1554" class="1005" name="add_ln171_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="56" slack="1"/>
<pin id="1556" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="add_ln171 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="add_ln554_1_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="64" slack="4"/>
<pin id="1561" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="add_ln554_1 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="tmp_5_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="1" slack="2"/>
<pin id="1566" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="sext_ln592_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="25" slack="1"/>
<pin id="1571" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln592 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="trunc_ln3_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="27" slack="3"/>
<pin id="1576" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="sext_ln592_1_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="25" slack="1"/>
<pin id="1581" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln592_1 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="r_exp_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="10" slack="1"/>
<pin id="1586" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_exp "/>
</bind>
</comp>

<comp id="1590" class="1005" name="m_diff_lo_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="18" slack="1"/>
<pin id="1592" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_lo "/>
</bind>
</comp>

<comp id="1595" class="1005" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="9" slack="1"/>
<pin id="1597" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr "/>
</bind>
</comp>

<comp id="1600" class="1005" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="5" slack="1"/>
<pin id="1602" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="254"><net_src comp="16" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="4" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="6" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="8" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="12" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="46" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="321" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="14" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="359"><net_src comp="112" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="176" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="250" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="18" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="20" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="22" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="386"><net_src comp="369" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="373" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="24" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="26" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="383" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="28" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="397" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="30" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="369" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="32" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="34" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="409" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="373" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="36" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="30" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="369" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="38" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="369" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="40" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="369" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="38" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="467"><net_src comp="387" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="44" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="441" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="391" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="453" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="487"><net_src comp="373" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="48" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="409" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="34" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="373" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="36" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="373" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="48" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="489" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="495" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="50" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="34" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="52" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="533"><net_src comp="54" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="34" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="519" pin="4"/><net_sink comp="539" pin=2"/></net>

<net id="549"><net_src comp="263" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="539" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="546" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="56" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="550" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="58" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="570"><net_src comp="60" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="550" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="62" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="64" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="577"><net_src comp="550" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="66" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="550" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="64" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="592"><net_src comp="68" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="70" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="550" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="72" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="602"><net_src comp="74" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="70" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="550" pin="2"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="58" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="586" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="578" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="596" pin="4"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="606" pin="1"/><net_sink comp="610" pin=2"/></net>

<net id="623"><net_src comp="76" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="574" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="78" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="618" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="610" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="564" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="556" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="636" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="630" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="666"><net_src comp="80" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="654" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="82" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="84" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="673"><net_src comp="564" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="681"><net_src comp="86" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="654" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="88" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="84" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="691"><net_src comp="90" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="654" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="82" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="92" pin="0"/><net_sink comp="685" pin=3"/></net>

<net id="701"><net_src comp="289" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="94" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="70" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="695" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="715"><net_src comp="96" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="58" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="720"><net_src comp="710" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="702" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="721" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="717" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="731" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="738"><net_src comp="735" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="744"><net_src comp="98" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="347" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="52" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="739" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="725" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="763"><net_src comp="100" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="102" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="104" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="770"><net_src comp="757" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="775"><net_src comp="772" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="782"><net_src comp="106" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="751" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="108" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="104" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="789"><net_src comp="776" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="797"><net_src comp="110" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="751" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="102" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="84" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="804"><net_src comp="776" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="810"><net_src comp="698" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="814"><net_src comp="811" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="818"><net_src comp="302" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="114" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="116" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="831"><net_src comp="118" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="120" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="836"><net_src comp="826" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="819" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="833" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="837" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="852"><net_src comp="122" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="124" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="857"><net_src comp="847" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="841" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="867"><net_src comp="315" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="815" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="864" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="868" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="882"><net_src comp="874" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="889"><net_src comp="126" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="858" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="891"><net_src comp="64" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="892"><net_src comp="128" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="899"><net_src comp="130" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="858" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="132" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="902"><net_src comp="128" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="906"><net_src comp="893" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="915"><net_src comp="134" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="365" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="136" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="918"><net_src comp="138" pin="0"/><net_sink comp="909" pin=3"/></net>

<net id="924"><net_src comp="140" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="883" pin="4"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="120" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="930"><net_src comp="919" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="909" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="927" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="931" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="947"><net_src comp="142" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="935" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="949"><net_src comp="64" pin="0"/><net_sink comp="941" pin=2"/></net>

<net id="950"><net_src comp="144" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="956"><net_src comp="146" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="355" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="148" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="962"><net_src comp="941" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="878" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="959" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="972"><net_src comp="963" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="977"><net_src comp="969" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="951" pin="3"/><net_sink comp="973" pin=1"/></net>

<net id="985"><net_src comp="150" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="973" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="987"><net_src comp="152" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="988"><net_src comp="144" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="994"><net_src comp="154" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="973" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="144" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1000"><net_src comp="979" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1007"><net_src comp="158" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="973" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1009"><net_src comp="160" pin="0"/><net_sink comp="1001" pin=2"/></net>

<net id="1010"><net_src comp="162" pin="0"/><net_sink comp="1001" pin=3"/></net>

<net id="1016"><net_src comp="164" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="166" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1021"><net_src comp="1011" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1028"><net_src comp="168" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="170" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1030"><net_src comp="64" pin="0"/><net_sink comp="1022" pin=3"/></net>

<net id="1036"><net_src comp="66" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="64" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1045"><net_src comp="1038" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="172" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1022" pin="4"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="174" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1058"><net_src comp="1041" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="1022" pin="4"/><net_sink comp="1053" pin=1"/></net>

<net id="1060"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=2"/></net>

<net id="1066"><net_src comp="1031" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="1053" pin="3"/><net_sink comp="1061" pin=1"/></net>

<net id="1068"><net_src comp="1022" pin="4"/><net_sink comp="1061" pin=2"/></net>

<net id="1072"><net_src comp="1061" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1080"><net_src comp="178" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1081"><net_src comp="360" pin="2"/><net_sink comp="1074" pin=1"/></net>

<net id="1082"><net_src comp="180" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1083"><net_src comp="182" pin="0"/><net_sink comp="1074" pin=3"/></net>

<net id="1088"><net_src comp="1074" pin="4"/><net_sink comp="1084" pin=1"/></net>

<net id="1095"><net_src comp="184" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="1084" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1097"><net_src comp="186" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1098"><net_src comp="188" pin="0"/><net_sink comp="1089" pin=3"/></net>

<net id="1102"><net_src comp="1084" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1106"><net_src comp="1089" pin="4"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1114"><net_src comp="190" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="1084" pin="2"/><net_sink comp="1108" pin=1"/></net>

<net id="1116"><net_src comp="192" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1117"><net_src comp="42" pin="0"/><net_sink comp="1108" pin=3"/></net>

<net id="1121"><net_src comp="1108" pin="4"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1127"><net_src comp="34" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1132"><net_src comp="1123" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1137"><net_src comp="1128" pin="2"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="202" pin="0"/><net_sink comp="1138" pin=1"/></net>

<net id="1144"><net_src comp="204" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1149"><net_src comp="1128" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="1133" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="1138" pin="3"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="202" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1167"><net_src comp="1145" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1168"><net_src comp="1150" pin="3"/><net_sink comp="1162" pin=1"/></net>

<net id="1169"><net_src comp="206" pin="0"/><net_sink comp="1162" pin=2"/></net>

<net id="1175"><net_src comp="1158" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="1162" pin="3"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="208" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1184"><net_src comp="341" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1189"><net_src comp="1178" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1181" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1197"><net_src comp="210" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1199"><net_src comp="136" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1200"><net_src comp="186" pin="0"/><net_sink comp="1191" pin=3"/></net>

<net id="1207"><net_src comp="212" pin="0"/><net_sink comp="1201" pin=0"/></net>

<net id="1208"><net_src comp="328" pin="3"/><net_sink comp="1201" pin=1"/></net>

<net id="1209"><net_src comp="180" pin="0"/><net_sink comp="1201" pin=2"/></net>

<net id="1210"><net_src comp="188" pin="0"/><net_sink comp="1201" pin=3"/></net>

<net id="1215"><net_src comp="328" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="214" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1220"><net_src comp="1201" pin="4"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="1191" pin="4"/><net_sink comp="1221" pin=0"/></net>

<net id="1229"><net_src comp="1217" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1230"><net_src comp="1221" pin="1"/><net_sink comp="1225" pin=1"/></net>

<net id="1236"><net_src comp="216" pin="0"/><net_sink comp="1231" pin=0"/></net>

<net id="1237"><net_src comp="1211" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1238"><net_src comp="218" pin="0"/><net_sink comp="1231" pin=2"/></net>

<net id="1242"><net_src comp="1225" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1246"><net_src comp="1211" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1252"><net_src comp="220" pin="0"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="1243" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="218" pin="0"/><net_sink comp="1247" pin=2"/></net>

<net id="1258"><net_src comp="1225" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1263"><net_src comp="1231" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="1239" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1269"><net_src comp="1247" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="1255" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="222" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="1259" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="84" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1283"><net_src comp="224" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1289"><net_src comp="1271" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1290"><net_src comp="1279" pin="2"/><net_sink comp="1284" pin=2"/></net>

<net id="1297"><net_src comp="226" pin="0"/><net_sink comp="1291" pin=0"/></net>

<net id="1298"><net_src comp="1284" pin="3"/><net_sink comp="1291" pin=1"/></net>

<net id="1299"><net_src comp="228" pin="0"/><net_sink comp="1291" pin=2"/></net>

<net id="1300"><net_src comp="180" pin="0"/><net_sink comp="1291" pin=3"/></net>

<net id="1305"><net_src comp="1291" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="230" pin="0"/><net_sink comp="1301" pin=1"/></net>

<net id="1312"><net_src comp="154" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1313"><net_src comp="144" pin="0"/><net_sink comp="1307" pin=2"/></net>

<net id="1319"><net_src comp="1307" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1320"><net_src comp="208" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1321"><net_src comp="206" pin="0"/><net_sink comp="1314" pin=2"/></net>

<net id="1326"><net_src comp="1284" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="232" pin="0"/><net_sink comp="1322" pin=1"/></net>

<net id="1334"><net_src comp="234" pin="0"/><net_sink comp="1328" pin=0"/></net>

<net id="1335"><net_src comp="1259" pin="2"/><net_sink comp="1328" pin=1"/></net>

<net id="1336"><net_src comp="236" pin="0"/><net_sink comp="1328" pin=2"/></net>

<net id="1337"><net_src comp="238" pin="0"/><net_sink comp="1328" pin=3"/></net>

<net id="1344"><net_src comp="240" pin="0"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="1265" pin="2"/><net_sink comp="1338" pin=1"/></net>

<net id="1346"><net_src comp="242" pin="0"/><net_sink comp="1338" pin=2"/></net>

<net id="1347"><net_src comp="244" pin="0"/><net_sink comp="1338" pin=3"/></net>

<net id="1353"><net_src comp="1271" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="1328" pin="4"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="1338" pin="4"/><net_sink comp="1348" pin=2"/></net>

<net id="1359"><net_src comp="1284" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1364"><net_src comp="1356" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="1365"><net_src comp="246" pin="0"/><net_sink comp="1360" pin=1"/></net>

<net id="1372"><net_src comp="248" pin="0"/><net_sink comp="1366" pin=0"/></net>

<net id="1373"><net_src comp="52" pin="0"/><net_sink comp="1366" pin=1"/></net>

<net id="1374"><net_src comp="1360" pin="2"/><net_sink comp="1366" pin=2"/></net>

<net id="1375"><net_src comp="1348" pin="3"/><net_sink comp="1366" pin=3"/></net>

<net id="1379"><net_src comp="1366" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1384"><net_src comp="1158" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1390"><net_src comp="1380" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1391"><net_src comp="1170" pin="3"/><net_sink comp="1385" pin=1"/></net>

<net id="1392"><net_src comp="1376" pin="1"/><net_sink comp="1385" pin=2"/></net>

<net id="1397"><net_src comp="1301" pin="2"/><net_sink comp="1393" pin=1"/></net>

<net id="1403"><net_src comp="1393" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1404"><net_src comp="1314" pin="3"/><net_sink comp="1398" pin=1"/></net>

<net id="1405"><net_src comp="1385" pin="3"/><net_sink comp="1398" pin=2"/></net>

<net id="1410"><net_src comp="1301" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="34" pin="0"/><net_sink comp="1406" pin=1"/></net>

<net id="1416"><net_src comp="1322" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="1406" pin="2"/><net_sink comp="1412" pin=1"/></net>

<net id="1422"><net_src comp="1412" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1428"><net_src comp="1418" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1429"><net_src comp="208" pin="0"/><net_sink comp="1423" pin=1"/></net>

<net id="1430"><net_src comp="1398" pin="3"/><net_sink comp="1423" pin=2"/></net>

<net id="1436"><net_src comp="997" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1437"><net_src comp="156" pin="0"/><net_sink comp="1431" pin=1"/></net>

<net id="1438"><net_src comp="1018" pin="1"/><net_sink comp="1431" pin=2"/></net>

<net id="1439"><net_src comp="1431" pin="3"/><net_sink comp="1022" pin=1"/></net>

<net id="1440"><net_src comp="1431" pin="3"/><net_sink comp="1031" pin=1"/></net>

<net id="1441"><net_src comp="1431" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1445"><net_src comp="403" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1450"><net_src comp="409" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1456"><net_src comp="429" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1462"><net_src comp="435" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1468"><net_src comp="441" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1473"><net_src comp="449" pin="1"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1479"><net_src comp="469" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1484"><net_src comp="256" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1489"><net_src comp="269" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1494"><net_src comp="483" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1499"><net_src comp="513" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="1418" pin=1"/></net>

<net id="1505"><net_src comp="276" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1510"><net_src comp="660" pin="4"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1512"><net_src comp="1507" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1516"><net_src comp="282" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1521"><net_src comp="675" pin="4"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1523"><net_src comp="1518" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1527"><net_src comp="685" pin="4"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1532"><net_src comp="767" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="1537"><net_src comp="295" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1542"><net_src comp="791" pin="4"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1547"><net_src comp="351" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1552"><net_src comp="308" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1557"><net_src comp="806" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1562"><net_src comp="973" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1567"><net_src comp="989" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1572"><net_src comp="997" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1577"><net_src comp="1001" pin="4"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1582"><net_src comp="1018" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1587"><net_src comp="1061" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1589"><net_src comp="1584" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1593"><net_src comp="1099" pin="1"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1598"><net_src comp="321" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1603"><net_src comp="334" pin="3"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="341" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow_generic<float> : base_r | {1 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log0_lut_table_array | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {2 3 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {3 4 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {3 4 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {7 8 }
	Port: pow_generic<float> : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {7 8 }
  - Chain level:
	State 1
		bs_exp : 1
		bs_sig : 1
		zext_ln346 : 2
		b_exp : 3
		icmp_ln369 : 4
		icmp_ln369_1 : 2
		x_is_1 : 5
		tmp_1 : 1
		xor_ln370 : 2
		x_is_p1 : 5
		icmp_ln18 : 2
		tmp_2 : 1
		trunc_ln508 : 1
		index0 : 1
		b_exp_1 : 3
		b_exp_2 : 4
		zext_ln531 : 2
		pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr : 3
		b_frac_tilde_inverse : 4
		pow_reduce_anonymous_namespace_log0_lut_table_array_addr : 3
		log_sum : 4
		icmp_ln407 : 2
		xor_ln369 : 5
		icmp_ln407_1 : 2
		icmp_ln407_2 : 2
		and_ln407 : 5
		and_ln407_1 : 5
	State 2
		zext_ln514 : 1
		b_frac_2 : 2
		zext_ln537 : 1
		mul_ln537 : 3
		z1 : 4
		a : 4
		trunc_ln68 : 4
		tmp_3 : 4
		zext_ln71_cast : 4
		tmp_s : 4
		zext_ln71 : 5
		eZ : 6
		shl_ln73_2 : 5
		zext_ln73 : 6
		add_ln73 : 7
		zext_ln73_1 : 5
		zext_ln73_2 : 5
		mul_ln73 : 6
		zext_ln73_3 : 7
		sub_ln73 : 8
		z2 : 9
		zext_ln75 : 5
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr : 6
		logn : 7
		a_4 : 9
		tmp_25 : 9
	State 3
		logn_cast : 1
		eZ_1 : 1
		zext_ln73_5 : 1
		zext_ln73_6 : 2
		add_ln73_1 : 3
		mul_ln73_1 : 1
		shl_ln : 2
		zext_ln73_9 : 3
		sub_ln73_1 : 4
		z3 : 5
		zext_ln73_10 : 6
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr : 1
		logn_1 : 2
		a_5 : 5
		zext_ln67 : 6
		tmp_26 : 5
		mul_ln73_2 : 7
		zext_ln75_2 : 6
		pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr : 7
		logn_2 : 8
		add_ln171 : 2
	State 4
		Elog2 : 1
		zext_ln163 : 1
		zext_ln73_11 : 1
		zext_ln73_12 : 1
		add_ln73_2 : 2
		zext_ln73_13 : 1
		sub_ln73_2 : 3
		zext_ln163_1 : 1
		add_ln171_1 : 2
		zext_ln171 : 3
		log_sum_1 : 4
		tmp_27 : 4
		tmp_28 : 4
		zext_ln551 : 5
		mul_ln551 : 6
		lshr_ln : 7
		shl_ln2 : 5
		zext_ln551_1 : 6
		zext_ln551_2 : 8
		sub_ln551 : 9
		trunc_ln551_1 : 10
		shl_ln3 : 2
		sext_ln554 : 11
		add_ln554 : 12
		sext_ln554_1 : 13
		add_ln554_1 : 14
		m_fix_hi : 15
		tmp_5 : 15
		sext_ln592 : 16
		mul_ln592 : 17
		trunc_ln3 : 15
	State 5
	State 6
		sext_ln592_1 : 1
		add_ln592 : 2
	State 7
		trunc_ln : 1
		tmp_6 : 1
		trunc_ln592 : 1
		icmp_ln592 : 2
		add_ln592_1 : 2
		select_ln592 : 3
		r_exp : 4
		sext_ln597 : 5
		mul_ln597 : 6
		trunc_ln603_1 : 7
		m_diff : 8
		m_diff_hi : 9
		m_diff_lo : 9
		zext_ln640 : 10
		pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr : 11
		exp_Z1 : 12
		Z2_ind : 9
		zext_ln188 : 10
		pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr : 11
		f_Z2 : 12
	State 8
		select_ln407_2 : 1
		select_ln407_3 : 2
		zext_ln189_1 : 1
		add_ln189 : 2
		exp_Z1P_m_1 : 3
		exp_Z1_hi : 1
		add_ln645 : 1
		zext_ln645 : 2
		zext_ln645_1 : 4
		mul_ln645 : 5
		shl_ln6 : 2
		zext_ln645_2 : 6
		trunc_ln645 : 2
		trunc_ln645_1 : 3
		zext_ln645_3 : 6
		add_ln645_1 : 7
		add_ln645_2 : 7
		tmp_7 : 8
		r_exp_2 : 9
		tmp_8 : 10
		icmp_ln657 : 11
		select_ln658 : 1
		icmp_ln674 : 10
		tmp : 8
		tmp_4 : 8
		out_sig : 9
		trunc_ln686 : 10
		out_exp : 11
		t : 12
		bitcast_ln356 : 13
		select_ln407_4 : 14
		and_ln657 : 12
		select_ln657 : 15
		xor_ln657 : 12
		and_ln674 : 12
		and_ln674_1 : 12
		select_ln674 : 16
		ret_ln690 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |      b_exp_fu_391      |    0    |    0    |    15   |
|          |     b_exp_1_fu_463     |    0    |    0    |    15   |
|          |     add_ln73_fu_630    |    0    |    0    |    44   |
|          |    add_ln73_1_fu_725   |    0    |    0    |    49   |
|          |    add_ln171_fu_806    |    0    |    0    |    63   |
|          |    add_ln73_2_fu_841   |    0    |    0    |    62   |
|          |   add_ln171_1_fu_868   |    0    |    0    |    56   |
|          |    log_sum_1_fu_878    |    0    |    0    |    56   |
|    add   |    add_ln554_fu_963    |    0    |    0    |    56   |
|          |   add_ln554_1_fu_973   |    0    |    0    |    71   |
|          |   add_ln592_1_fu_1047  |    0    |    0    |    17   |
|          |    add_ln189_fu_1185   |    0    |    0    |    25   |
|          |    add_ln645_fu_1211   |    0    |    0    |    34   |
|          |   add_ln645_1_fu_1259  |    0    |    0    |    51   |
|          |   add_ln645_2_fu_1265  |    0    |    0    |    49   |
|          |     r_exp_1_fu_1279    |    0    |    0    |    17   |
|          |     out_exp_fu_1360    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |     b_exp_2_fu_469     |    0    |    0    |    9    |
|          |     b_frac_2_fu_539    |    0    |    0    |    25   |
|          |        eZ_fu_610       |    0    |    0    |    40   |
|          |  select_ln592_fu_1053  |    0    |    0    |    10   |
|          |      r_exp_fu_1061     |    0    |    0    |    10   |
|          |  select_ln407_fu_1138  |    0    |    0    |    32   |
|          | select_ln407_1_fu_1150 |    0    |    0    |    32   |
|  select  | select_ln407_2_fu_1162 |    0    |    0    |    32   |
|          | select_ln407_3_fu_1170 |    0    |    0    |    32   |
|          |     r_exp_2_fu_1284    |    0    |    0    |    10   |
|          |  select_ln658_fu_1314  |    0    |    0    |    32   |
|          |     out_sig_fu_1348    |    0    |    0    |    22   |
|          | select_ln407_4_fu_1385 |    0    |    0    |    32   |
|          |  select_ln657_fu_1398  |    0    |    0    |    32   |
|          |  select_ln674_fu_1423  |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |     sub_ln73_fu_654    |    0    |    0    |    44   |
|          |    sub_ln73_1_fu_751   |    0    |    0    |    50   |
|    sub   |    sub_ln73_2_fu_858   |    0    |    0    |    63   |
|          |    sub_ln551_fu_935    |    0    |    0    |    70   |
|          |     m_diff_fu_1084     |    0    |    0    |    34   |
|----------|------------------------|---------|---------|---------|
|          |    mul_ln73_1_fu_347   |    2    |    0    |    25   |
|          |    mul_ln73_2_fu_351   |    2    |    0    |    16   |
|          |      Elog2_fu_355      |    3    |    0    |    16   |
|    mul   |    mul_ln597_fu_360    |    2    |    0    |    24   |
|          |    mul_ln551_fu_365    |    2    |    0    |    31   |
|          |    mul_ln537_fu_550    |    1    |    0    |    50   |
|          |     mul_ln73_fu_644    |    0    |    0    |    27   |
|          |    mul_ln645_fu_1225   |    1    |    0    |    5    |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln369_fu_397   |    0    |    0    |    16   |
|          |   icmp_ln369_1_fu_403  |    0    |    0    |    30   |
|          |    icmp_ln18_fu_435    |    0    |    0    |    15   |
|          |    icmp_ln407_fu_483   |    0    |    0    |    15   |
|   icmp   |   icmp_ln407_1_fu_495  |    0    |    0    |    15   |
|          |   icmp_ln407_2_fu_501  |    0    |    0    |    15   |
|          |   icmp_ln592_fu_1041   |    0    |    0    |    22   |
|          |   icmp_ln657_fu_1301   |    0    |    0    |    10   |
|          |   icmp_ln674_fu_1322   |    0    |    0    |    17   |
|----------|------------------------|---------|---------|---------|
|          |      x_is_1_fu_409     |    0    |    0    |    2    |
|          |     x_is_p1_fu_429     |    0    |    0    |    2    |
|          |    and_ln407_fu_507    |    0    |    0    |    2    |
|    and   |   and_ln407_1_fu_513   |    0    |    0    |    2    |
|          |    x_is_NaN_fu_1128    |    0    |    0    |    2    |
|          |    and_ln657_fu_1393   |    0    |    0    |    2    |
|          |    and_ln674_fu_1412   |    0    |    0    |    2    |
|          |   and_ln674_1_fu_1418  |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln370_fu_423    |    0    |    0    |    2    |
|    xor   |    xor_ln369_fu_489    |    0    |    0    |    2    |
|          |    xor_ln18_fu_1123    |    0    |    0    |    2    |
|          |    xor_ln657_fu_1406   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    or_ln407_fu_1133    |    0    |    0    |    2    |
|    or    |   or_ln407_1_fu_1145   |    0    |    0    |    2    |
|          |   or_ln407_2_fu_1158   |    0    |    0    |    2    |
|          |   or_ln407_3_fu_1380   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1431      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |  base_read_read_fu_250 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      bs_exp_fu_373     |    0    |    0    |    0    |
|          |      index0_fu_453     |    0    |    0    |    0    |
|          |        a_fu_564        |    0    |    0    |    0    |
|          |        z2_fu_660       |    0    |    0    |    0    |
|          |       a_4_fu_675       |    0    |    0    |    0    |
|          |      tmp_25_fu_685     |    0    |    0    |    0    |
|          |        z3_fu_757       |    0    |    0    |    0    |
|          |       a_5_fu_776       |    0    |    0    |    0    |
|          |      tmp_26_fu_791     |    0    |    0    |    0    |
|          |      tmp_27_fu_883     |    0    |    0    |    0    |
|          |      tmp_28_fu_893     |    0    |    0    |    0    |
|partselect|     lshr_ln_fu_909     |    0    |    0    |    0    |
|          |  trunc_ln551_1_fu_941  |    0    |    0    |    0    |
|          |     m_fix_hi_fu_979    |    0    |    0    |    0    |
|          |    trunc_ln3_fu_1001   |    0    |    0    |    0    |
|          |    trunc_ln_fu_1022    |    0    |    0    |    0    |
|          |  trunc_ln603_1_fu_1074 |    0    |    0    |    0    |
|          |    m_diff_hi_fu_1089   |    0    |    0    |    0    |
|          |     Z2_ind_fu_1108     |    0    |    0    |    0    |
|          |   exp_Z1P_m_1_fu_1191  |    0    |    0    |    0    |
|          |    exp_Z1_hi_fu_1201   |    0    |    0    |    0    |
|          |      tmp_8_fu_1291     |    0    |    0    |    0    |
|          |       tmp_fu_1328      |    0    |    0    |    0    |
|          |      tmp_4_fu_1338     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      bs_sig_fu_383     |    0    |    0    |    0    |
|          |   trunc_ln508_fu_449   |    0    |    0    |    0    |
|          |    trunc_ln68_fu_574   |    0    |    0    |    0    |
|   trunc  |   trunc_ln592_fu_1038  |    0    |    0    |    0    |
|          |    m_diff_lo_fu_1099   |    0    |    0    |    0    |
|          |   trunc_ln645_fu_1243  |    0    |    0    |    0    |
|          |   trunc_ln686_fu_1356  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln346_fu_387   |    0    |    0    |    0    |
|          |    zext_ln531_fu_477   |    0    |    0    |    0    |
|          |    zext_ln514_fu_535   |    0    |    0    |    0    |
|          |    zext_ln537_fu_546   |    0    |    0    |    0    |
|          |    zext_ln71_fu_606    |    0    |    0    |    0    |
|          |    zext_ln73_fu_626    |    0    |    0    |    0    |
|          |   zext_ln73_1_fu_636   |    0    |    0    |    0    |
|          |   zext_ln73_2_fu_640   |    0    |    0    |    0    |
|          |   zext_ln73_3_fu_650   |    0    |    0    |    0    |
|          |    zext_ln75_fu_670    |    0    |    0    |    0    |
|          |   zext_ln73_4_fu_695   |    0    |    0    |    0    |
|          |    logn_cast_fu_698    |    0    |    0    |    0    |
|          |   zext_ln73_5_fu_717   |    0    |    0    |    0    |
|          |   zext_ln73_6_fu_721   |    0    |    0    |    0    |
|          |   zext_ln73_7_fu_731   |    0    |    0    |    0    |
|          |   zext_ln73_8_fu_735   |    0    |    0    |    0    |
|          |   zext_ln73_9_fu_747   |    0    |    0    |    0    |
|          |   zext_ln73_10_fu_767  |    0    |    0    |    0    |
|   zext   |   zext_ln75_1_fu_772   |    0    |    0    |    0    |
|          |    zext_ln67_fu_786    |    0    |    0    |    0    |
|          |   zext_ln75_2_fu_801   |    0    |    0    |    0    |
|          |    zext_ln163_fu_815   |    0    |    0    |    0    |
|          |   zext_ln73_11_fu_833  |    0    |    0    |    0    |
|          |   zext_ln73_12_fu_837  |    0    |    0    |    0    |
|          |   zext_ln73_13_fu_854  |    0    |    0    |    0    |
|          |   zext_ln163_1_fu_864  |    0    |    0    |    0    |
|          |    zext_ln171_fu_874   |    0    |    0    |    0    |
|          |    zext_ln551_fu_903   |    0    |    0    |    0    |
|          |   zext_ln551_1_fu_927  |    0    |    0    |    0    |
|          |   zext_ln551_2_fu_931  |    0    |    0    |    0    |
|          |   zext_ln640_fu_1103   |    0    |    0    |    0    |
|          |   zext_ln188_fu_1118   |    0    |    0    |    0    |
|          |   zext_ln189_fu_1178   |    0    |    0    |    0    |
|          |  zext_ln189_1_fu_1181  |    0    |    0    |    0    |
|          |   zext_ln645_fu_1217   |    0    |    0    |    0    |
|          |  zext_ln645_1_fu_1221  |    0    |    0    |    0    |
|          |  zext_ln645_2_fu_1239  |    0    |    0    |    0    |
|          |  zext_ln645_3_fu_1255  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_1_fu_415      |    0    |    0    |    0    |
|          |      tmp_2_fu_441      |    0    |    0    |    0    |
|          |      tmp_3_fu_578      |    0    |    0    |    0    |
| bitselect|      tmp_5_fu_989      |    0    |    0    |    0    |
|          |      tmp_6_fu_1031     |    0    |    0    |    0    |
|          |      tmp_7_fu_1271     |    0    |    0    |    0    |
|          |      tmp_9_fu_1307     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      b_frac_fu_519     |    0    |    0    |    0    |
|          |     b_frac_1_fu_528    |    0    |    0    |    0    |
|          |        z1_fu_556       |    0    |    0    |    0    |
|          |  zext_ln71_cast_fu_586 |    0    |    0    |    0    |
|          |      tmp_s_fu_596      |    0    |    0    |    0    |
|          |    shl_ln73_2_fu_618   |    0    |    0    |    0    |
|          |       eZ_1_fu_702      |    0    |    0    |    0    |
|          |    shl_ln73_3_fu_710   |    0    |    0    |    0    |
|bitconcatenate|      shl_ln_fu_739     |    0    |    0    |    0    |
|          |       eZ_2_fu_819      |    0    |    0    |    0    |
|          |    shl_ln73_4_fu_826   |    0    |    0    |    0    |
|          |    shl_ln73_1_fu_847   |    0    |    0    |    0    |
|          |     shl_ln2_fu_919     |    0    |    0    |    0    |
|          |     shl_ln3_fu_951     |    0    |    0    |    0    |
|          |     shl_ln5_fu_1011    |    0    |    0    |    0    |
|          |     shl_ln6_fu_1231    |    0    |    0    |    0    |
|          |  trunc_ln645_1_fu_1247 |    0    |    0    |    0    |
|          |        t_fu_1366       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln523_fu_811   |    0    |    0    |    0    |
|          |    sext_ln554_fu_959   |    0    |    0    |    0    |
|   sext   |   sext_ln554_1_fu_969  |    0    |    0    |    0    |
|          |    sext_ln592_fu_997   |    0    |    0    |    0    |
|          |  sext_ln592_1_fu_1018  |    0    |    0    |    0    |
|          |   sext_ln597_fu_1069   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    14   |    0    |   1719  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------+--------+
|                                                                                 |   FF   |
+---------------------------------------------------------------------------------+--------+
|                                   a_4_reg_1518                                  |    6   |
|                                add_ln171_reg_1554                               |   56   |
|                               add_ln554_1_reg_1559                              |   64   |
|                               and_ln407_1_reg_1496                              |    1   |
|                                 b_exp_2_reg_1476                                |    9   |
|                                icmp_ln18_reg_1459                               |    1   |
|                              icmp_ln369_1_reg_1442                              |    1   |
|                               icmp_ln407_reg_1491                               |    1   |
|                                 log_sum_reg_1502                                |   56   |
|                                m_diff_lo_reg_1590                               |   18   |
|                               mul_ln73_2_reg_1544                               |   50   |
|        pow_reduce_anonymous_namespace_log0_lut_table_array_addr_reg_1486        |    6   |
|   pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr_reg_1481  |    6   |
|pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr_reg_1549|    6   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr_reg_1513|    4   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr_reg_1534|    6   |
|    pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr_reg_1595    |    9   |
|     pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr_reg_1600     |    5   |
|                                  r_exp_reg_1584                                 |   10   |
|                              sext_ln592_1_reg_1579                              |   25   |
|                               sext_ln592_reg_1569                               |   25   |
|                                 tmp_25_reg_1524                                 |   35   |
|                                 tmp_26_reg_1539                                 |   38   |
|                                  tmp_2_reg_1465                                 |    1   |
|                                  tmp_5_reg_1564                                 |    1   |
|                                trunc_ln3_reg_1574                               |   27   |
|                               trunc_ln508_reg_1470                              |   23   |
|                                 x_is_1_reg_1447                                 |    1   |
|                                 x_is_p1_reg_1453                                |    1   |
|                                   z2_reg_1507                                   |   41   |
|                              zext_ln73_10_reg_1529                              |   50   |
+---------------------------------------------------------------------------------+--------+
|                                      Total                                      |   583  |
+---------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_263 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_276 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_289 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_302 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_315 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_328 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_341 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_1431    |  p0  |   2  |  13  |   26   ||    9    |
|    grp_fu_1431    |  p1  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   134  ||  3.843  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |    0   |  1719  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   81   |
|  Register |    -   |    -   |   583  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    3   |   583  |  1800  |
+-----------+--------+--------+--------+--------+
