<profile>

<section name = "Vitis HLS Report for 'GenerateProof_Pipeline_INPUT_STREAM'" level="0">
<item name = "Date">Mon Nov 17 18:41:30 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 1.479 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">130, 130, 0.650 us, 0.650 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- INPUT_STREAM">128, 128, 2, 1, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 39, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 288, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 276, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="bitset_128ns_128ns_7ns_1ns_128_1_1_U1">bitset_128ns_128ns_7ns_1ns_128_1_1, 0, 0, 0, 144, 0</column>
<column name="bitset_128ns_128ns_7ns_1ns_128_1_1_U2">bitset_128ns_128ns_7ns_1ns_128_1_1, 0, 0, 0, 144, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_19_fu_96_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_01001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln33_fu_90_p2">icmp, 0, 0, 16, 8, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 8, 16</column>
<column name="i_04_fu_44">9, 2, 8, 16</column>
<column name="iv_strm_TDATA_blk_n">9, 2, 1, 2</column>
<column name="root_strm_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp2_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_1833_fu_52">128, 0, 128, 0</column>
<column name="empty_fu_48">128, 0, 128, 0</column>
<column name="i_04_fu_44">8, 0, 8, 0</column>
<column name="trunc_ln33_reg_185">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, GenerateProof_Pipeline_INPUT_STREAM, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, GenerateProof_Pipeline_INPUT_STREAM, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, GenerateProof_Pipeline_INPUT_STREAM, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, GenerateProof_Pipeline_INPUT_STREAM, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, GenerateProof_Pipeline_INPUT_STREAM, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, GenerateProof_Pipeline_INPUT_STREAM, return value</column>
<column name="root_strm_TVALID">in, 1, axis, root_strm, pointer</column>
<column name="root_strm_TDATA">in, 8, axis, root_strm, pointer</column>
<column name="root_strm_TREADY">out, 1, axis, root_strm, pointer</column>
<column name="iv_strm_TVALID">in, 1, axis, iv_strm, pointer</column>
<column name="iv_strm_TDATA">in, 8, axis, iv_strm, pointer</column>
<column name="iv_strm_TREADY">out, 1, axis, iv_strm, pointer</column>
<column name="p_out">out, 128, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
<column name="p_out1">out, 128, ap_vld, p_out1, pointer</column>
<column name="p_out1_ap_vld">out, 1, ap_vld, p_out1, pointer</column>
</table>
</item>
</section>
</profile>
