<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>vppGbl</title></head>
<body>
<h1><a name="vppGbl">"vppGbl"</a>
        </h1>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vppGbl.htm#VPLL_WRAP_VPLL_CTRL">vppGbl_VPLL1_WRAP_VPLL_CTRL</a></p>
</td>
<td><p>32'h00000000</p>
</td>
<td><p>All the registers for VPLL1 wrapper. 
Clock controls for VPLL CLK output</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#VPLL_WRAP_VPLL_CTRL_clkOSwitch">clkOSwitch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: use source clock 
1: use divided clock (decided by clkD3Switch and clkSel)</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#VPLL_WRAP_VPLL_CTRL_clkOD3Switch">clkOD3Switch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 : divide factor is decided by clkSwitch and clkSel 
1: use divide by 3 clock when clkSwitch = 1</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#VPLL_WRAP_VPLL_CTRL_clkOSel">clkOSel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Use the following divide factor if clkD3Switch="0.</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vppGbl.htm#VPLL_WRAP_VPLL_CTRL_clkOEn">clkOEn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock enable for VPLL CLK output. 
Not used. 
Clock controls for VPLL CLKO1</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vppGbl.htm#VPLL_WRAP_VPLL_CTRL_clkO1Switch">clkO1Switch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. 
0: use source clock 
1: use divided clock (decided by clkD3Switch and clkSel)</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vppGbl.htm#VPLL_WRAP_VPLL_CTRL_clkO1D3Switch">clkO1D3Switch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. 
0 : divide factor is decided by clkSwitch and clkSel 
1: use divide by 3 clock when clkSwitch = 1</p>
</td>
</tr>
<tr><td><p>[10:8]</p>
</td>
<td><p><a HREF="vppGbl.htm#VPLL_WRAP_VPLL_CTRL_clkO1Sel">clkO1Sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. 
Use the following divide factor if clkD3Switch="0.</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="vppGbl.htm#VPLL_WRAP_VPLL_CTRL_clkO1En">clkO1En</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. 
Clock enable for VPLL CLKO1.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl0">vppGbl_VPLL1_WRAP_VPLL_ctrl0</a></p>
</td>
<td><p>32'h00000004</p>
</td>
<td><p>All the registers for VPLL. 
PLL Control Register 0</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl0_PLLEN">PLLEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Enable: 
0 - > Entire PLL (except scan mode) is powered down (outputs 
(except SCANOUT) all held at 1'b0) 
1 - > Entire PLL is enabled (unless scan mode is turned on 
SCANMODE=1) 
Enabling scan mode (SCANMODE=1) has the same effect as setting 
PLLEN=0</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl0_BYPASS">BYPASS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 - > Post divided VCO is output on FOUTPOSTDIV 
1 - > FREF is bypassed to FOUTPOSTDIV and FOUTVCO 
When PLLEN="1"'b1 and bypass mode is active then PLL input pins 
must be programmed to correct value</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl0_FOUTVCOEN">FOUTVCOEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable of FOUTVCO clock signal 
0 - > FOUTVCO clock is powered down (outputs held at 1'b0) 
1 - > FOUTVCO clock is enabled</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl0_FOUTPOSTDIVEN">FOUTPOSTDIVEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Post divide power down 
0 - > FOUTPOSTDIV clock is powered down (outputs held at 1'b0) 
1 - > FOUTPOSTDIV clock is enabled</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl0_DACEN">DACEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable fractional noise canceling DAC in FRAC mode (this has 
no function in integer mode) 
0 - > Fractional noise canceling DAC is not active (test mode 
only) 
1 - > Fractional noise canceling DAC is active (default mode)</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl0_DESKEW">DESKEW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL deskew mode select 
1'b0 - > Internal (full-rate VCO) feedback mode to select output 
of VCO for feedback clock 
1'b1 - > External feedback mode to select CKFB for feedback clock</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl0_DSMEN">DSMEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable Delta-Sigma Modulator 
0 - > DSM is powered down (integer mode) 
1 - > DSM is active (fractional mode)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl1">vppGbl_VPLL1_WRAP_VPLL_ctrl1</a></p>
</td>
<td><p>32'h00000008</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl1_FBDIV">FBDIV</a></p>
</td>
<td><p>0x30</p>
</td>
<td><p>Feedback Divider 
PLL Feedback divider value (16-4096 in integer mode, 20 to 4095 
in fractional mode).</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl2">vppGbl_VPLL1_WRAP_VPLL_ctrl2</a></p>
</td>
<td><p>32'h0000000C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl2_POSTDIV">POSTDIV</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Post Divider value (1 to 32) 
Actual divide value is POSTDIV+1</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl3">vppGbl_VPLL1_WRAP_VPLL_ctrl3</a></p>
</td>
<td><p>32'h00000010</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl3_REFDIV">REFDIV</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Reference divide value (1 to 63), Divide value is REFDIV 
When programmed to REFDIV="6"'d0 it will divide by 1</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl4">vppGbl_VPLL1_WRAP_VPLL_ctrl4</a></p>
</td>
<td><p>32'h00000014</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl4_FRAC">FRAC</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Fractional portion of feedback divide value</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl5">vppGbl_VPLL1_WRAP_VPLL_ctrl5</a></p>
</td>
<td><p>32'h00000018</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_ctrl5_UTILITY">UTILITY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[1:0] -- > Programmable lock_int counter: 
if(UTILITY[1:0]==2'b00) lock_int_count="64;<p"></p>
if(UTILITY[1:0]==2'b01) lock_int_count="16;<p"></p>
if(UTILITY[1:0]==2'b10) lock_int_count="32;<p"></p>
if(UTILITY[1:0]==2'b11) lock_int_count="128;<p"></p>
[3:2] -- > Programmable LOCKF counter: 
if(UTILITY[3:2]==2'b00) LOCKF_count="lock_int_count+32;<p"></p>
if(UTILITY[3:2]==2'b01) LOCKF_count="lock_int_count+8;<p"></p>
if(UTILITY[3:2]==2'b10) LOCKF_count="lock_int_count+16;<p"></p>
if(UTILITY[3:2]==2'b11) LOCKF_count="lock_int_count+64;<p"></p>
[5:4] -- > Programmable LOCKP counter: 
if(UTILITY[5:4]==2'b00) LOCKP_count="LOCKF_count+512;<p"></p>
if(UTILITY[5:4]==2'b01) LOCKP_count="LOCKF_count+256;<p"></p>
if(UTILITY[5:4]==2'b10) LOCKP_count="LOCKF_count+1024;<p"></p>
if(UTILITY[5:4]==2'b11) LOCKP_count="LOCKF_count+2048;<p"></p>
[15:6] -- > Unassigned 
In FRAC mode lock_int_count is equal to programmed value + 128</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_status">vppGbl_VPLL1_WRAP_VPLL_status</a></p>
</td>
<td><p>32'h0000001C</p>
</td>
<td><p>PLL status register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_status_LOCKF">LOCKF</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Output. Frequency Lock signal 
Indicates frequency settling within threshold provided in 
specification</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#frac_pll_status_LOCKP">LOCKP</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Output. Phase Lock signal 
Indicates full phase settling within threshold provided in 
specification</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_AVPLLA_CLK_EN">vppGbl_AVPLLA_CLK_EN</a></p>
</td>
<td><p>32'h00000020</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_AVPLLA_CLK_EN_ctrl">ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Gates the output of VPLL1 after divider and before it is passed to any logic. 
0: Disable channel output 
1: Enable channel output 
SW should program this bit as 1 after programming the respective VPLL channel to make sure that clean clock is passed to the logic.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_AVPLLA_CLK_EN_dbg_mux_sel">reserved0</a></p>
</td>
<td><p> 
</p>
</td>
<td><p>Reserved. 
For write, do read and write back the same value. For read, ignore read values.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWPDWN_CTRL">vppGbl_SWPDWN_CTRL</a></p>
</td>
<td><p>32'h00000024</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWPDWN_CTRL_VPLL1_PD">VPLL1_PD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>1: VPLL1 power down 
0: Normal operation</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CTRL">vppGbl_CTRL</a></p>
</td>
<td><p>32'h00000028</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CTRL_G64BDHUB_dyCG_en">G64BDHUB_dyCG_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>If G64BDHUB_CG_en is 1, then this bit is invalid 
1: HW will gate the clock dynamically 
0: free running clock</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CTRL_G64BDHUB_CG_en">G64BDHUB_CG_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clock gating is based on G64BDHUB_dyCG_en 
1: static clock gating</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CTRL_BCM_FIFO_FLUSH">BCM_FIFO_FLUSH</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Flushes OCPF async FIFO between G64BDHUB and BCM.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CTRL_BCMQ_FIFO_FLUSH">BCMQ_FIFO_FLUSH</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Flushes OCPF async FIFO between G64BDHUB and BCMQ.</p>
</td>
</tr>
<tr><td><p>[7:4]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CTRL_DebugSel">DebugSel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: DSI HOST Debug Bus 
1-15: Reserved</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL">vppGbl_INTR_CTRL</a></p>
</td>
<td><p>32'h0000002C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_gpu_xaq2_int_en">gpu_xaq2_int_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_vdec_irq_out_int_en">vdec_irq_out_int_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_dsi_host1_out_int_en">dsi_host1_out_int_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_dsi_host2_out_int_en">dsi_host2_out_int_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_ispF_frame_end_YR">ispF_frame_end_YR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ISP-F YR Frame End</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_ispL_frame_end_YR">ispL_frame_end_YR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ISP-L YR Frame End</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_yuv420R_row_intr">yuv420R_row_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DSITX2 YUV420 Row Intr</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_yuv420L_row_intr">yuv420L_row_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DSITX1 YUV420 Row Intr</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_dsitewaitR_intr">dsitewaitR_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DSITX2 TE Wait</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_dsitewaitL_intr">dsitewaitL_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DSITX1 TE Wait</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_dsplyTg_vdeR_intr">dsplyTg_vdeR_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Display(SSF) TG Right VDE</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_dsplyTg_vdeL_intr">dsplyTg_vdeL_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Display(SSF) TG Left VDE</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_dsplyTg_SoF_intr">dsplyTg_SoF_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Display(SSF) TG SOF</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_dsplyTg_EoF_L_intr">dsplyTg_EoF_L_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Display(SSF) TG Left EOF</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_dsplyTg_EoF_R_intr">dsplyTg_EoF_R_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Display(SSF) TG Right EOF</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_FE_intr_ptrL_intr">FE_intr_ptrL_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>SSF TG Left Sync interrupt</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_FE_intr_ptrR_intr">FE_intr_ptrR_intr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>SSF TG Right Sync interrupt</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_INTR_CTRL_bcm_invalid_int_en">bcm_invalid_int_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>BCM invalid request Interrupt Event 
0: Disable the interrupt 
1: Enable the interrupt</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL">vppGbl_SWRST_CTRL</a></p>
</td>
<td><p>32'h00000030</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vDec_cfgRstn">vDec_cfgRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vDec_aRstn">vDec_aRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_gpuWrap_cfgRstn">gpuWrap_cfgRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_gpuWrap_axiRstn">gpuWrap_axiRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_gpuWrap_pinRstn">gpuWrap_pinRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_g64bDhub_Wrap_cfgRstn">g64bDhub_Wrap_cfgRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_g64bDhub_Wrap_axiRstn">g64bDhub_Wrap_axiRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_dsiHostWrap_cfgRstn">dsiHostWrap_cfgRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_dsiHostWrap_pixRstn">dsiHostWrap_pixRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_gfxss_ispFRstn">gfxss_ispFRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_gfxss_ispLRstn">gfxss_ispLRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vppTop_cfgRstn">vppTop_cfgRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_mp_scl_BiuRstn">mp_scl_BiuRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_gfx_vop_BiuRstn">gfx_vop_BiuRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_LRSepShift_BiuRstn">LRSepShift_BiuRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vpp_BiuRstn">vpp_BiuRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vppTop_vppRstn">vppTop_vppRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vppTop_MP_SCL_Rstn">vppTop_MP_SCL_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vppTop_VOP_GAMMA_Rstn">vppTop_VOP_GAMMA_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vppTop_VOP_DIHER_Rstn">vppTop_VOP_DIHER_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vppTop_VOP_CSC_Rstn">vppTop_VOP_CSC_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[21:21]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vppTop_VOP_CAPP_replicate_Rstn">vppTop_VOP_CAPP_replicate_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[22:22]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vppTop_VOP_DNS444_422_Rstn">vppTop_VOP_DNS444_422_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[23:23]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vppTop_VOP_DNS422_420_Rstn">vppTop_VOP_DNS422_420_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_vppTop_LRSHIFT_Rstn">vppTop_LRSHIFT_Rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_SWRST_CTRL_dpiSyncRstn">dpiSyncRstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Reset for DSI Host controller. 
1: de-assert reset 
0: Assert reset</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_PIXCLK_CTRL">vppGbl_PIXCLK_CTRL</a></p>
</td>
<td><p>32'h00000034</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_PIXCLK_CTRL_pix_ClkSel">pix_ClkSel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Use the following divide factor if clkD3Switch="0.<p"></p>
1: Div2 
2: Div4 
3: Div6 
4: Div8 
5: Div12</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_PIXCLK_CTRL_pix_ClkSwitch">pix_ClkSwitch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. 
0: use source clock 
1: use divided clock (decided by clkD3Switch and clkSel)</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_PIXCLK_CTRL_pix_ClkD3Switch">pix_ClkD3Switch</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Not used. 
0 : divide factor is decided by clkSwitch and clkSel 
1: use divide by 3 clock when clkSwitch = 1</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_PIXCLK_CTRL_pix_ClkEn">pix_ClkEn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock enable for pixClk.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CG_CTRL">vppGbl_CG_CTRL</a></p>
</td>
<td><p>32'h00000038</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CG_CTRL_Reserved_cg_en">Reserved_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock gating control for Reserved</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CG_CTRL_vDec_axi_cg_en">vDec_axi_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CG_CTRL_vDec_ahb_cg_en">vDec_ahb_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CG_CTRL_gpuWrap_cfg_cg_en">gpuWrap_cfg_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CG_CTRL_gpuWrap_clk1x_cg_en">gpuWrap_clk1x_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CG_CTRL_gpuWrap_ACLK_cg_en">gpuWrap_ACLK_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CG_CTRL_gfxss_ispF_cg_en">gfxss_ispF_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_CG_CTRL_gfxss_ispL_cg_en">gfxss_ispL_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_FLUSH_CTRL">vppGbl_FLUSH_CTRL</a></p>
</td>
<td><p>32'h0000003C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_FLUSH_CTRL_flush_TGEoF_en">flush_TGEoF_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable flush based on TG end of frame.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_BLANK_CG_CTRL">vppGbl_BLANK_CG_CTRL</a></p>
</td>
<td><p>32'h00000040</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_BLANK_CG_CTRL_cnt_th">cnt_th</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Threshold count</p>
</td>
</tr>
<tr><td><p>[10:8]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_BLANK_CG_CTRL_ch_en">ch_en</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p>Channel Enable for VPP Blank dynamic clock control</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_BLANK_CG_CTRL_vpp_cg_en">vpp_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable VPP Blank dynamic clock control for vppSysClk</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_BLANK_CG_CTRL_vpp_biu_cg_en">vpp_biu_cg_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable VPP Blank dynamic clock control for VPP BIU sysClk</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="vppGbl.htm#vppGbl_BLANK_CG_CTRL_vpp_vbi_prog_window">vpp_vbi_prog_window</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Used to turn ON vppSysClk during VBI programming 
1: Turns ON vppSysClk during VBI Programming (window begin) 
0: Turns OFF vppSysClk during VBI Programming (window end)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_VDEC_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000044</p>
</td>
<td><p>Power down control registers for Video Decoder SRAM. 
Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_GDHUB_BANK0_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000048</p>
</td>
<td><p>Power down control registers for GDHUB SRAM BANK0. 
Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_GDHUB_BANK1_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h0000004C</p>
</td>
<td><p>Power down control registers for GDHUB SRAM BANK1. 
Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_GPU_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000050</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_DSITX1_DPI_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000054</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_DSITX1_GEN_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000058</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_DSITX1_PLD_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h0000005C</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_DSITX2_DPI_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000060</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_DSITX2_GEN_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000064</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_DSITX2_PLD_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000068</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_CMU4K_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h0000006C</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_DNS422_420_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000070</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_GAMMA1DLUT_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000074</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SCL1D_Y_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000078</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SCL1D_UV_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h0000007C</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SCL1D_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000080</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_L1_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000084</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_L2_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000088</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_L3_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h0000008C</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_L4_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000090</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_L5_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000094</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_L6_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h00000098</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_R1_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h0000009C</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_R2_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000A0</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_R3_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000A4</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_R4_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000A8</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_R5_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000AC</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_SSF_R6_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000B0</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl">vppGbl_T2L_SRAMPWR_ctrl</a></p>
</td>
<td><p>32'h000000B4</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without 
data retention</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_DSLP">DSLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Deep sleep mode powers down the most of peripheral circuit for 
leakage reduction and retains memory 
array content with lower voltage</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="vppGbl.htm#SRAMPWR_ctrl_SLP">SLP</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sleep mode powers down most peripheral circuit for leakage 
reduction with data retention</p>
</td>
</tr>
</table><p> 
</p>
</body></html>