OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 3258 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 257
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical       397100         74088          81.34%
metal3     Horizontal     541500        146853          72.88%
metal4     Vertical       252700        177940          29.58%
metal5     Horizontal     252700        180495          28.57%
metal6     Vertical       252700        180495          28.57%
metal7     Horizontal      72200         33050          54.22%
metal8     Vertical        72200         36099          50.00%
metal9     Horizontal      36100             0          100.00%
metal10    Vertical        36100             0          100.00%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 139002
[INFO GRT-0198] Via related Steiner nodes: 6871
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 164848
[INFO GRT-0112] Final usage 3D: 707621

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2           74088         37937           51.21%             0 /  0 /  0
metal3          146853         70820           48.23%             0 /  0 /  0
metal4          177940         60929           34.24%             0 /  0 /  0
metal5          180495         36634           20.30%             0 /  0 /  0
metal6          180495          5832            3.23%             0 /  0 /  0
metal7           33050           925            2.80%             0 /  0 /  0
metal8           36099             0            0.00%             0 /  0 /  0
metal9               0             0            0.00%             0 /  0 /  0
metal10              0             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           829020        213077           25.70%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 603930 um
[INFO GRT-0014] Routed nets: 30250

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_46372_/CK ^
   0.22
_46372_/CK ^
   0.18      0.00       0.04


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46360_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.36                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.54                           net10 (net)
                  0.03    0.00  100.04 ^ _46360_/RN (DFFR_X2)
                                100.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   20.19                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.54                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   38.32                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38222_/ZN (NAND2_X1)
     1    4.42                           _18466_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.52                           clknet_0__18466_ (net)
                  0.01    0.00    0.14 v clkbuf_1_1__f__18466_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_1__f__18466_/Z (BUF_X4)
     8   16.11                           clknet_1_1__leaf__18466_ (net)
                  0.01    0.00    0.17 v _38223__463/A (INV_X1)
                  0.01    0.01    0.18 ^ _38223__463/ZN (INV_X1)
     1    1.49                           net957 (net)
                  0.01    0.00    0.18 ^ _46360_/CK (DFFR_X2)
                          0.00    0.18   clock reconvergence pessimism
                          0.20    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                 99.66   slack (MET)


Startpoint: _45838_ (negative level-sensitive latch clocked by clk)
Endpoint: _38215_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.79                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.03 v clkbuf_0_clk_i/Z (BUF_X4)
     4   41.95                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.01    0.04  500.07 v clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   34.14                           clknet_2_2__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38185_/A1 (NAND2_X1)
                  0.02    0.03  500.11 ^ _38185_/ZN (NAND2_X1)
     1    9.19                           _18462_ (net)
                  0.02    0.00  500.11 ^ clkbuf_0__18462_/A (BUF_X4)
                  0.02    0.04  500.15 ^ clkbuf_0__18462_/Z (BUF_X4)
     8   37.16                           clknet_0__18462_ (net)
                  0.02    0.00  500.15 ^ clkbuf_3_4__f__18462_/A (BUF_X4)
                  0.01    0.03  500.19 ^ clkbuf_3_4__f__18462_/Z (BUF_X4)
     8   18.48                           clknet_3_4__leaf__18462_ (net)
                  0.01    0.00  500.19 ^ net672_183/A (INV_X1)
                  0.00    0.01  500.19 v net672_183/ZN (INV_X1)
     1    1.20                           net677 (net)
                  0.00    0.00  500.19 v _45838_/GN (DLL_X1)
                  0.01    0.05  500.24 ^ _45838_/Q (DLL_X1)
     1    1.04                           gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[6].cg_i.en_latch (net)
                  0.01    0.00  500.24 ^ _38215_/A2 (AND2_X1)
                                500.24   data arrival time

                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.79                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.03 v clkbuf_0_clk_i/Z (BUF_X4)
     4   41.95                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.01    0.04  500.07 v clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   34.14                           clknet_2_2__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38185_/A1 (NAND2_X1)
                  0.03    0.03  500.11 ^ _38185_/ZN (NAND2_X1)
     1    9.19                           _18462_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__18462_/A (BUF_X4)
                  0.02    0.04  500.15 ^ clkbuf_0__18462_/Z (BUF_X4)
     8   37.16                           clknet_0__18462_ (net)
                  0.02    0.00  500.15 ^ clkbuf_3_5__f__18462_/A (BUF_X4)
                  0.02    0.04  500.19 ^ clkbuf_3_5__f__18462_/Z (BUF_X4)
    12   26.39                           clknet_3_5__leaf__18462_ (net)
                  0.02    0.00  500.19 ^ _38186__135/A (INV_X1)
                  0.01    0.01  500.20 v _38186__135/ZN (INV_X1)
     1    1.14                           net629 (net)
                  0.01    0.00  500.20 v _38215_/A1 (AND2_X1)
                          0.00  500.20   clock reconvergence pessimism
                          0.00  500.20   clock gating hold time
                                500.20   data required time
-----------------------------------------------------------------------------
                                500.20   data required time
                               -500.24   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _46372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   20.19                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.54                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   38.32                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38222_/ZN (NAND2_X1)
     1    4.42                           _18466_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.52                           clknet_0__18466_ (net)
                  0.01    0.00    0.14 v clkbuf_1_1__f__18466_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_1__f__18466_/Z (BUF_X4)
     8   16.11                           clknet_1_1__leaf__18466_ (net)
                  0.01    0.00    0.17 v _38223__451/A (INV_X1)
                  0.01    0.01    0.18 ^ _38223__451/ZN (INV_X1)
     1    1.32                           net945 (net)
                  0.01    0.00    0.18 ^ _46372_/CK (DFFR_X2)
                  0.02    0.11    0.29 v _46372_/Q (DFFR_X2)
     3   25.94                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                  0.02    0.00    0.29 v _38312_/A (MUX2_X1)
                  0.01    0.06    0.35 v _38312_/Z (MUX2_X1)
     1    1.46                           _00013_ (net)
                  0.01    0.00    0.35 v _46372_/D (DFFR_X2)
                                  0.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   20.19                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.54                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   38.32                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38222_/ZN (NAND2_X1)
     1    4.42                           _18466_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.52                           clknet_0__18466_ (net)
                  0.01    0.00    0.14 v clkbuf_1_1__f__18466_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_1__f__18466_/Z (BUF_X4)
     8   16.11                           clknet_1_1__leaf__18466_ (net)
                  0.01    0.00    0.17 v _38223__451/A (INV_X1)
                  0.01    0.01    0.18 ^ _38223__451/ZN (INV_X1)
     1    1.32                           net945 (net)
                  0.01    0.00    0.18 ^ _46372_/CK (DFFR_X2)
                          0.00    0.18   clock reconvergence pessimism
                          0.00    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46364_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.36                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.54                           net10 (net)
                  0.03    0.00  100.04 ^ _46364_/RN (DFFR_X2)
                                100.04   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   20.19                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.54                           clknet_0_clk_i (net)
                  0.03    0.00 1000.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   38.32                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02 1000.11 v _38222_/ZN (NAND2_X1)
     1    4.42                           _18466_ (net)
                  0.01    0.00 1000.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03 1000.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.52                           clknet_0__18466_ (net)
                  0.01    0.00 1000.14 v clkbuf_1_0__f__18466_/A (BUF_X4)
                  0.01    0.03 1000.17 v clkbuf_1_0__f__18466_/Z (BUF_X4)
     8   15.59                           clknet_1_0__leaf__18466_ (net)
                  0.01    0.00 1000.17 v _38223__459/A (INV_X1)
                  0.01    0.01 1000.18 ^ _38223__459/ZN (INV_X1)
     1    1.01                           net953 (net)
                  0.01    0.00 1000.18 ^ _46364_/CK (DFFR_X2)
                          0.00 1000.18   clock reconvergence pessimism
                          0.06 1000.24   library recovery time
                               1000.24   data required time
-----------------------------------------------------------------------------
                               1000.24   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.19   slack (MET)


Startpoint: _42023_ (negative level-sensitive latch clocked by clk)
Endpoint: _37956_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.79                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.03 v clkbuf_0_clk_i/Z (BUF_X4)
     4   41.95                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_1__f_clk_i/Z (BUF_X4)
     9   25.30                           clknet_2_1__leaf_clk_i (net)
                  0.01    0.00  500.07 v _37926_/A1 (NAND2_X1)
                  0.02    0.03  500.10 ^ _37926_/ZN (NAND2_X1)
     1    7.69                           _18434_ (net)
                  0.02    0.00  500.10 ^ clkbuf_0__18434_/A (BUF_X4)
                  0.02    0.04  500.14 ^ clkbuf_0__18434_/Z (BUF_X4)
     8   35.86                           clknet_0__18434_ (net)
                  0.02    0.00  500.14 ^ clkbuf_3_2__f__18434_/A (BUF_X4)
                  0.02    0.04  500.18 ^ clkbuf_3_2__f__18434_/Z (BUF_X4)
    12   27.02                           clknet_3_2__leaf__18434_ (net)
                  0.02    0.00  500.18 ^ net1136_647/A (INV_X1)
                  0.01    0.01  500.19 v net1136_647/ZN (INV_X1)
     1    1.45                           net1141 (net)
                  0.01    0.00  500.19 v _42023_/GN (DLL_X1)
                  0.01    0.07  500.26 v _42023_/Q (DLL_X1)
     1    1.18                           gen_sub_units_scm[2].sub_unit_i.gen_cg_word_iter[6].cg_i.en_latch (net)
                  0.01    0.00  500.26 v _37956_/A2 (AND2_X1)
                                500.26   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   20.19                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.54                           clknet_0_clk_i (net)
                  0.03    0.00 1000.04 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.08 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     9   26.05                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00 1000.08 ^ _37926_/A1 (NAND2_X1)
                  0.02    0.03 1000.11 v _37926_/ZN (NAND2_X1)
     1    7.29                           _18434_ (net)
                  0.02    0.00 1000.11 v clkbuf_0__18434_/A (BUF_X4)
                  0.01    0.04 1000.14 v clkbuf_0__18434_/Z (BUF_X4)
     8   32.68                           clknet_0__18434_ (net)
                  0.01    0.00 1000.15 v clkbuf_3_2__f__18434_/A (BUF_X4)
                  0.01    0.03 1000.18 v clkbuf_3_2__f__18434_/Z (BUF_X4)
    12   25.21                           clknet_3_2__leaf__18434_ (net)
                  0.01    0.00 1000.18 v _37927__599/A (INV_X1)
                  0.01    0.01 1000.19 ^ _37927__599/ZN (INV_X1)
     1    1.08                           net1093 (net)
                  0.01    0.00 1000.19 ^ _37956_/A1 (AND2_X1)
                          0.00 1000.19   clock reconvergence pessimism
                          0.00 1000.19   clock gating setup time
                               1000.19   data required time
-----------------------------------------------------------------------------
                               1000.19   data required time
                               -500.26   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _46367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38544_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   20.19                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.54                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   38.32                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38222_/ZN (NAND2_X1)
     1    4.42                           _18466_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.52                           clknet_0__18466_ (net)
                  0.01    0.00    0.14 v clkbuf_1_0__f__18466_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_0__f__18466_/Z (BUF_X4)
     8   15.59                           clknet_1_0__leaf__18466_ (net)
                  0.01    0.00    0.17 v _38223__456/A (INV_X1)
                  0.01    0.01    0.18 ^ _38223__456/ZN (INV_X1)
     1    1.11                           net950 (net)
                  0.01    0.00    0.18 ^ _46367_/CK (DFFR_X2)
                  0.12    0.24    0.42 ^ _46367_/Q (DFFR_X2)
    38  109.08                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[8] (net)
                  0.12    0.00    0.42 ^ max_cap119/A (BUF_X16)
                  0.01    0.04    0.46 ^ max_cap119/Z (BUF_X16)
    25   73.29                           net119 (net)
                  0.02    0.00    0.46 ^ max_length118/A (BUF_X16)
                  0.01    0.03    0.49 ^ max_length118/Z (BUF_X16)
    63  125.29                           net118 (net)
                  0.04    0.03    0.52 ^ max_cap117/A (BUF_X16)
                  0.01    0.03    0.55 ^ max_cap117/Z (BUF_X16)
    58  132.17                           net117 (net)
                  0.03    0.02    0.57 ^ max_cap116/A (BUF_X16)
                  0.01    0.03    0.60 ^ max_cap116/Z (BUF_X16)
    71  125.50                           net116 (net)
                  0.07    0.05    0.65 ^ _38544_/D (DLH_X1)
                                  0.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   20.19                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.54                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.08 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   34.80                           clknet_2_2__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38261_/A1 (NAND2_X1)
                  0.02    0.03    0.12 v _38261_/ZN (NAND2_X1)
     1    8.69                           _18471_ (net)
                  0.02    0.00    0.12 v clkbuf_0__18471_/A (BUF_X4)
                  0.01    0.04    0.16 v clkbuf_0__18471_/Z (BUF_X4)
     8   33.12                           clknet_0__18471_ (net)
                  0.01    0.00    0.16 v clkbuf_3_6__f__18471_/A (BUF_X4)
                  0.01    0.03    0.19 v clkbuf_3_6__f__18471_/Z (BUF_X4)
     8   19.00                           clknet_3_6__leaf__18471_ (net)
                  0.01    0.00    0.19 v net497_28/A (INV_X1)
                  0.01    0.01    0.20 ^ net497_28/ZN (INV_X1)
     1    1.14                           net522 (net)
                  0.01    0.00    0.20 ^ _38271_/A1 (AND2_X1)
                  0.01    0.04    0.24 ^ _38271_/ZN (AND2_X1)
     1    4.93                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o (net)
                  0.01    0.00    0.24 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.26 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o/Z (BUF_X4)
     2    8.99                           clknet_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o (net)
                  0.01    0.00    0.26 ^ clkbuf_1_1__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.29 ^ clkbuf_1_1__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o/Z (BUF_X4)
     9   11.97                           clknet_1_1__leaf_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o (net)
                  0.01    0.00    0.29 ^ _38544_/G (DLH_X1)
                          0.00    0.29   clock reconvergence pessimism
                          0.37    0.65   time borrowed from endpoint
                                  0.65   data required time
-----------------------------------------------------------------------------
                                  0.65   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.01
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.96
actual time borrow                      0.37
--------------------------------------------



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46364_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.36                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.54                           net10 (net)
                  0.03    0.00  100.04 ^ _46364_/RN (DFFR_X2)
                                100.04   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   20.19                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.54                           clknet_0_clk_i (net)
                  0.03    0.00 1000.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   38.32                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02 1000.11 v _38222_/ZN (NAND2_X1)
     1    4.42                           _18466_ (net)
                  0.01    0.00 1000.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03 1000.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.52                           clknet_0__18466_ (net)
                  0.01    0.00 1000.14 v clkbuf_1_0__f__18466_/A (BUF_X4)
                  0.01    0.03 1000.17 v clkbuf_1_0__f__18466_/Z (BUF_X4)
     8   15.59                           clknet_1_0__leaf__18466_ (net)
                  0.01    0.00 1000.17 v _38223__459/A (INV_X1)
                  0.01    0.01 1000.18 ^ _38223__459/ZN (INV_X1)
     1    1.01                           net953 (net)
                  0.01    0.00 1000.18 ^ _46364_/CK (DFFR_X2)
                          0.00 1000.18   clock reconvergence pessimism
                          0.06 1000.24   library recovery time
                               1000.24   data required time
-----------------------------------------------------------------------------
                               1000.24   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.19   slack (MET)


Startpoint: _42023_ (negative level-sensitive latch clocked by clk)
Endpoint: _37956_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.79                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.03 v clkbuf_0_clk_i/Z (BUF_X4)
     4   41.95                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.07 v clkbuf_2_1__f_clk_i/Z (BUF_X4)
     9   25.30                           clknet_2_1__leaf_clk_i (net)
                  0.01    0.00  500.07 v _37926_/A1 (NAND2_X1)
                  0.02    0.03  500.10 ^ _37926_/ZN (NAND2_X1)
     1    7.69                           _18434_ (net)
                  0.02    0.00  500.10 ^ clkbuf_0__18434_/A (BUF_X4)
                  0.02    0.04  500.14 ^ clkbuf_0__18434_/Z (BUF_X4)
     8   35.86                           clknet_0__18434_ (net)
                  0.02    0.00  500.14 ^ clkbuf_3_2__f__18434_/A (BUF_X4)
                  0.02    0.04  500.18 ^ clkbuf_3_2__f__18434_/Z (BUF_X4)
    12   27.02                           clknet_3_2__leaf__18434_ (net)
                  0.02    0.00  500.18 ^ net1136_647/A (INV_X1)
                  0.01    0.01  500.19 v net1136_647/ZN (INV_X1)
     1    1.45                           net1141 (net)
                  0.01    0.00  500.19 v _42023_/GN (DLL_X1)
                  0.01    0.07  500.26 v _42023_/Q (DLL_X1)
     1    1.18                           gen_sub_units_scm[2].sub_unit_i.gen_cg_word_iter[6].cg_i.en_latch (net)
                  0.01    0.00  500.26 v _37956_/A2 (AND2_X1)
                                500.26   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   20.19                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.54                           clknet_0_clk_i (net)
                  0.03    0.00 1000.04 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.08 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     9   26.05                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00 1000.08 ^ _37926_/A1 (NAND2_X1)
                  0.02    0.03 1000.11 v _37926_/ZN (NAND2_X1)
     1    7.29                           _18434_ (net)
                  0.02    0.00 1000.11 v clkbuf_0__18434_/A (BUF_X4)
                  0.01    0.04 1000.14 v clkbuf_0__18434_/Z (BUF_X4)
     8   32.68                           clknet_0__18434_ (net)
                  0.01    0.00 1000.15 v clkbuf_3_2__f__18434_/A (BUF_X4)
                  0.01    0.03 1000.18 v clkbuf_3_2__f__18434_/Z (BUF_X4)
    12   25.21                           clknet_3_2__leaf__18434_ (net)
                  0.01    0.00 1000.18 v _37927__599/A (INV_X1)
                  0.01    0.01 1000.19 ^ _37927__599/ZN (INV_X1)
     1    1.08                           net1093 (net)
                  0.01    0.00 1000.19 ^ _37956_/A1 (AND2_X1)
                          0.00 1000.19   clock reconvergence pessimism
                          0.00 1000.19   clock gating setup time
                               1000.19   data required time
-----------------------------------------------------------------------------
                               1000.19   data required time
                               -500.26   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _46367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38544_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   20.19                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.54                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   38.32                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38222_/ZN (NAND2_X1)
     1    4.42                           _18466_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.52                           clknet_0__18466_ (net)
                  0.01    0.00    0.14 v clkbuf_1_0__f__18466_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_0__f__18466_/Z (BUF_X4)
     8   15.59                           clknet_1_0__leaf__18466_ (net)
                  0.01    0.00    0.17 v _38223__456/A (INV_X1)
                  0.01    0.01    0.18 ^ _38223__456/ZN (INV_X1)
     1    1.11                           net950 (net)
                  0.01    0.00    0.18 ^ _46367_/CK (DFFR_X2)
                  0.12    0.24    0.42 ^ _46367_/Q (DFFR_X2)
    38  109.08                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[8] (net)
                  0.12    0.00    0.42 ^ max_cap119/A (BUF_X16)
                  0.01    0.04    0.46 ^ max_cap119/Z (BUF_X16)
    25   73.29                           net119 (net)
                  0.02    0.00    0.46 ^ max_length118/A (BUF_X16)
                  0.01    0.03    0.49 ^ max_length118/Z (BUF_X16)
    63  125.29                           net118 (net)
                  0.04    0.03    0.52 ^ max_cap117/A (BUF_X16)
                  0.01    0.03    0.55 ^ max_cap117/Z (BUF_X16)
    58  132.17                           net117 (net)
                  0.03    0.02    0.57 ^ max_cap116/A (BUF_X16)
                  0.01    0.03    0.60 ^ max_cap116/Z (BUF_X16)
    71  125.50                           net116 (net)
                  0.07    0.05    0.65 ^ _38544_/D (DLH_X1)
                                  0.65   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   20.19                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.54                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.08 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   34.80                           clknet_2_2__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38261_/A1 (NAND2_X1)
                  0.02    0.03    0.12 v _38261_/ZN (NAND2_X1)
     1    8.69                           _18471_ (net)
                  0.02    0.00    0.12 v clkbuf_0__18471_/A (BUF_X4)
                  0.01    0.04    0.16 v clkbuf_0__18471_/Z (BUF_X4)
     8   33.12                           clknet_0__18471_ (net)
                  0.01    0.00    0.16 v clkbuf_3_6__f__18471_/A (BUF_X4)
                  0.01    0.03    0.19 v clkbuf_3_6__f__18471_/Z (BUF_X4)
     8   19.00                           clknet_3_6__leaf__18471_ (net)
                  0.01    0.00    0.19 v net497_28/A (INV_X1)
                  0.01    0.01    0.20 ^ net497_28/ZN (INV_X1)
     1    1.14                           net522 (net)
                  0.01    0.00    0.20 ^ _38271_/A1 (AND2_X1)
                  0.01    0.04    0.24 ^ _38271_/ZN (AND2_X1)
     1    4.93                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o (net)
                  0.01    0.00    0.24 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.26 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o/Z (BUF_X4)
     2    8.99                           clknet_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o (net)
                  0.01    0.00    0.26 ^ clkbuf_1_1__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.29 ^ clkbuf_1_1__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o/Z (BUF_X4)
     9   11.97                           clknet_1_1__leaf_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[24].cg_i.clk_o (net)
                  0.01    0.00    0.29 ^ _38544_/G (DLH_X1)
                          0.00    0.29   clock reconvergence pessimism
                          0.37    0.65   time borrowed from endpoint
                                  0.65   data required time
-----------------------------------------------------------------------------
                                  0.65   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.01
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.96
actual time borrow                      0.37
--------------------------------------------



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_18998_/ZN                            106.81  132.33  -25.52 (VIOLATED)
_18667_/ZN                             63.32   68.64   -5.32 (VIOLATED)
_18875_/ZN                            106.81  111.07   -4.26 (VIOLATED)
_18661_/ZN                            106.81  110.77   -3.96 (VIOLATED)
_46371_/Q                             120.85  124.44   -3.59 (VIOLATED)
_18782_/ZN                             63.32   66.47   -3.15 (VIOLATED)
_18761_/ZN                             63.32   65.81   -2.48 (VIOLATED)
_18791_/ZN                             63.32   65.53   -2.21 (VIOLATED)
_18739_/ZN                             63.32   64.43   -1.10 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.0485045351088047

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2443

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-25.523277282714844

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2390

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 9

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.6545

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-05   1.60e-06   2.69e-04   3.01e-04  29.0%
Combinational          3.68e-05   3.46e-05   6.64e-04   7.36e-04  71.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.71e-05   3.62e-05   9.34e-04   1.04e-03 100.0%
                           6.5%       3.5%      90.0%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 46058 u^2 31% utilization.


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock clk period 1000.000000
[INFO FLW-0008] Clock clk period 950.000
[INFO FLW-0009] Clock clk slack 0.000
[INFO FLW-0011] Path endpoint count 9314
Elapsed time: 0:22.50[h:]min:sec. CPU time: user 22.25 sys 0.23 (99%). Peak memory: 488532KB.
