# Decoder
Simple decoder circuit build with just logic ports. Written in VHDL.<br />
![alt text](https://github.com/AlexandreLujan/Decoder/blob/main/Decoder1.png?raw=true)

## Built With
-Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition<br />
(Copyright (C) 2020 Intel Corporation. All rights reserved).

## Schematic
![alt text](https://github.com/AlexandreLujan/Decoder/blob/main/Decoder.png?raw=true)

## Simulation
-Simulation result using ModelSim-Altera contained in Quartus.<br />
-Note: This project uses a testbench to simulate the circuit. The testbench was implemented at the top of the circuit hierarchy.<br />
![alt text](https://github.com/AlexandreLujan/Decoder/blob/main/Simulation.png?raw=true)
