<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>phaser: CPU.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">phaser
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">CPU.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros used internally by <a class="el" href="I2C_8c.html">I2C.c</a>.  
<a href="#details">More...</a></p>

<p><a href="CPU_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a>&#160;&#160;&#160;0x68000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a8cb3f81785ad6bd225f4c4edee909821">A_REQINFOPERM0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x05048)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ac3c943fe4ac15481878361f670cf33f7">A_READPERM0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x05050)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aeb0afc23eba16678de312ff04c47a479">A_WRITEPERM0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x05058)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>&#160;&#160;&#160;(0x6E000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aaba19466e1d9c942fe640b0c1f4833e8">OMAP34XX_SMS_BASE</a>&#160;&#160;&#160;0x6C000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>&#160;&#160;&#160;0x6D000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a87e647e01a8054be932d3b6ffe4ae2c7">OMAP34XX_CORE_L4_IO_BASE</a>&#160;&#160;&#160;0x48000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aa25214996ecf2090246a2c492e724679">OMAP34XX_WAKEUP_L4_IO_BASE</a>&#160;&#160;&#160;0x48300000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#adb9bb6f51b12ba24ec413a52ea6508d0">OMAP34XX_L4_PER</a>&#160;&#160;&#160;0x49000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a101ac6b541935994322e7008b018f6a4">OMAP34XX_L4_IO_BASE</a>&#160;&#160;&#160;<a class="el" href="CPU_8h.html#a87e647e01a8054be932d3b6ffe4ae2c7">OMAP34XX_CORE_L4_IO_BASE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a67c44184619215440876d99fbf5a8d79">OMAP34XX_CTRL_BASE</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a101ac6b541935994322e7008b018f6a4">OMAP34XX_L4_IO_BASE</a>+0x2000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#add612ca89056ab1f8b344d6eeefbfddb">OMAP34XX_TAP_BASE</a>&#160;&#160;&#160;(0x49000000)	/*giving some junk for virtio */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a2b3d1bcfcaa2222224eaffd2f6728e0e">OMAP34XX_UART1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a101ac6b541935994322e7008b018f6a4">OMAP34XX_L4_IO_BASE</a>+0x6a000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ae45c73c12549dd4c1cedb49f4bdd2c01">OMAP34XX_UART2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a101ac6b541935994322e7008b018f6a4">OMAP34XX_L4_IO_BASE</a>+0x6c000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ad41a0bb7c6d70d4951091507f8cc0997">OMAP34XX_UART3</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#adb9bb6f51b12ba24ec413a52ea6508d0">OMAP34XX_L4_PER</a>+0x20000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a93c022d0fc5aaf7235447b323fa3bb75">OMAP34XX_GPT1</a>&#160;&#160;&#160;0x48318000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#af145b9d2439f2606a7b4255388d56513">OMAP34XX_GPT2</a>&#160;&#160;&#160;0x49032000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a7ae125d41075f3ecbe18dd32abfd2d98">OMAP34XX_GPT3</a>&#160;&#160;&#160;0x49034000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#add3247949be6382a79bcfebc91addf7d">OMAP34XX_GPT4</a>&#160;&#160;&#160;0x49036000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#acf95acb0480ff20e689f6901be2813e3">OMAP34XX_GPT5</a>&#160;&#160;&#160;0x49038000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a9ebe401717e6366b39cfd6a3fd047448">OMAP34XX_GPT6</a>&#160;&#160;&#160;0x4903A000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a612f5a61e4a3667da8ce100c3e8875dd">OMAP34XX_GPT7</a>&#160;&#160;&#160;0x4903C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ad9078158c67fa1ade49e172353a79759">OMAP34XX_GPT8</a>&#160;&#160;&#160;0x4903E000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a7734ce210d84c8a2fe1ba2cc5146805a">OMAP34XX_GPT9</a>&#160;&#160;&#160;0x49040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a4223595f1ff0e6ba1a8d631fc754620a">OMAP34XX_GPT10</a>&#160;&#160;&#160;0x48086000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ab5edc485c62a0e9de7a373c2d4a56202">OMAP34XX_GPT11</a>&#160;&#160;&#160;0x48088000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#abc5708eb8f1e22d8089f367c89948832">OMAP34XX_GPT12</a>&#160;&#160;&#160;0x48304000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#acf67bbbb3de7392d8dacd51f87e51bd6">WD1_BASE</a>&#160;&#160;&#160;(0x4830C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#acb85fbd029c5c15a525716eaff403ddc">WD2_BASE</a>&#160;&#160;&#160;(0x48314000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a53a6f79dbaa241570830c9a8cf4e1a13">WD3_BASE</a>&#160;&#160;&#160;(0x49030000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aaa09f8c06a7d4614243db848f48352fb">SYNC_32KTIMER_BASE</a>&#160;&#160;&#160;(0x48320000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a1784f3055132dbec6a455231a3bae377">S32K_CR</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aaa09f8c06a7d4614243db848f48352fb">SYNC_32KTIMER_BASE</a>+0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a4669fc21fe7188a2ae935a86d63fe6fe">OMAP34XX_GPIO1_BASE</a>&#160;&#160;&#160;0x48310000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a46cd3a972d3d68b22dad4b77a775726e">OMAP34XX_GPIO2_BASE</a>&#160;&#160;&#160;0x49050000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ac2ab6aedd99aca9415517bf53c53d756">OMAP34XX_GPIO3_BASE</a>&#160;&#160;&#160;0x49052000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aa348b51ffedfa340852b8ec7b18ef9ef">OMAP34XX_GPIO4_BASE</a>&#160;&#160;&#160;0x49054000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ae8fff0254d2e82d237e63ce1f57a1b51">OMAP34XX_GPIO5_BASE</a>&#160;&#160;&#160;0x49056000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a2d7184d6d05fb1aae90cd4305554b600">OMAP34XX_GPIO6_BASE</a>&#160;&#160;&#160;0x49058000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ac3590352737c5c4dcb18d9c3ece7cced">CONTROL_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a67c44184619215440876d99fbf5a8d79">OMAP34XX_CTRL_BASE</a> + 0x2F0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ac6747dc48a610a7a39dfdf6e6bd595f6">OMAP34XX_MCR</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a67c44184619215440876d99fbf5a8d79">OMAP34XX_CTRL_BASE</a> + 0x8C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a90d63af9f856c9ea1291cd563175b6bd">CONTROL_SCALABLE_OMAP_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a67c44184619215440876d99fbf5a8d79">OMAP34XX_CTRL_BASE</a> + 0x44C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a8ba96078fbf5144da199e6f521b93607">CONTROL_SCALABLE_OMAP_OCP</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a67c44184619215440876d99fbf5a8d79">OMAP34XX_CTRL_BASE</a> + 0x534)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a61f2e99e9753e2ac4199e0a162396349">TAP_IDCODE_REG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#add612ca89056ab1f8b344d6eeefbfddb">OMAP34XX_TAP_BASE</a>+0x204)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#affb0817785a80b982855c886f3789783">PRODUCTION_ID</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#add612ca89056ab1f8b344d6eeefbfddb">OMAP34XX_TAP_BASE</a>+0x208)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ac7904d38933e51d3004decc1101d2d6c">DEVICE_MASK</a>&#160;&#160;&#160;(BIT8|BIT9|BIT10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#afd2ca0824edbdab1df5190b09534e509">TST_DEVICE</a>&#160;&#160;&#160;0x0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a1845a1d8bb1cc26a8c31aae0f643163c">EMU_DEVICE</a>&#160;&#160;&#160;0x1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a4d24abcdb5b811625349cf6ac0b71d53">HS_DEVICE</a>&#160;&#160;&#160;0x2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aed17d463013a375f610ccc5ea7abd7b9">GP_DEVICE</a>&#160;&#160;&#160;0x3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#afa6613ad2f655d2b6f637d4a33d883c4">GPMC_BASE</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a22eddee78f82d12ac286f85ff6935692">GPMC_SYSCONFIG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ad9a19c8339123c030213472eda0b1294">GPMC_IRQSTATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x18)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aefe9b8ca895fa8b52d521dcd90396b92">GPMC_IRQENABLE</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x1C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ad50d35c1cbc87c25967c7212cabe9729">GPMC_TIMEOUT_CONTROL</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a6ca8ba966609d1fb3ecdc39747b4578c">GPMC_CONFIG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x50)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a5a6486225351b878000168c12dd2dda6">GPMC_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x54)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a3e5d68e9fa7b88079fd7a4dd87098661">GPMC_CONFIG_CS0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x60)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ac35659647e35489b3d692cbd216d2616">GPMC_CONFIG_WIDTH</a>&#160;&#160;&#160;(0x30)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a661b3f046ed863d15887b44bab49139b">GPMC_CONFIG1</a>&#160;&#160;&#160;(0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#acf3b60cf4d0419eb0b9beae422cd65c2">GPMC_CONFIG2</a>&#160;&#160;&#160;(0x04)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a56afe954b1533d44e46f3b8f0fa41e17">GPMC_CONFIG3</a>&#160;&#160;&#160;(0x08)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#abfb0a09bcbddb9753cb6b013b46341d3">GPMC_CONFIG4</a>&#160;&#160;&#160;(0x0C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a278285f12f64bf781941d8b322d4e1d1">GPMC_CONFIG5</a>&#160;&#160;&#160;(0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a5feaa72c8a9e848b801dd3631fdf71f6">GPMC_CONFIG6</a>&#160;&#160;&#160;(0x14)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#af0481fc975b5940caf31b23cc5cb6f0c">GPMC_CONFIG7</a>&#160;&#160;&#160;(0x18)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a422782fd51744a909ec6a49275149748">GPMC_NAND_CMD</a>&#160;&#160;&#160;(0x1C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a2be91342be7897662110d665595955c2">GPMC_NAND_ADR</a>&#160;&#160;&#160;(0x20)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a2749f3e3aa014b0b2e21079f0c13feda">GPMC_NAND_DAT</a>&#160;&#160;&#160;(0x24)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a9704bf9f802f27f4039dba0a57a761aa">GPMC_ECC_CONFIG</a>&#160;&#160;&#160;(0x1F4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a25bf4b1e36d83b08dc150446be4abdd3">GPMC_ECC_CONTROL</a>&#160;&#160;&#160;(0x1F8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a5dfa27d34dae71c1f259b4caf1c8b995">GPMC_ECC_SIZE_CONFIG</a>&#160;&#160;&#160;(0x1FC)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a694aedc91d6488c9399f8b1dac64aca2">GPMC_ECC1_RESULT</a>&#160;&#160;&#160;(0x200)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aabab1a7e7a127baaf5f842b34eb34bf1">GPMC_ECC2_RESULT</a>&#160;&#160;&#160;(0x204)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a6c105e15a23d96c4ef369eac8f2ee2b5">GPMC_ECC3_RESULT</a>&#160;&#160;&#160;(0x208)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a83952109fe819854726e22f67d6c26c0">GPMC_ECC4_RESULT</a>&#160;&#160;&#160;(0x20C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#accada9f334f8e2d104580ab3c84ecd6a">GPMC_ECC5_RESULT</a>&#160;&#160;&#160;(0x210)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ac30ac595206c6aaee1b4823ef7480c36">GPMC_ECC6_RESULT</a>&#160;&#160;&#160;(0x214)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a9d0a896a3b357d9972366dd7cfbf8211">GPMC_ECC7_RESULT</a>&#160;&#160;&#160;(0x218)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#afcbd5b1cbf7f2f34b6b9c9d72d5c0aac">GPMC_ECC8_RESULT</a>&#160;&#160;&#160;(0x21C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a74983ffba26d6cc31c60d566d1ceb101">GPMC_ECC9_RESULT</a>&#160;&#160;&#160;(0x220)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x10000000	/* NOR flash (aligned to 256 Meg) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ae4d486141d36e1a27cb48cbe36df77dc">FLASH_BASE_SDPV1</a>&#160;&#160;&#160;0x04000000	/* NOR flash (aligned to 64 Meg) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ae75b6c84c77a406a3a09b0875c879de6">FLASH_BASE_SDPV2</a>&#160;&#160;&#160;0x10000000	/* NOR flash (aligned to 256 Meg) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a1efa03dd742f6ad088e9a81903259a9f">DEBUG_BASE</a>&#160;&#160;&#160;0x08000000	/* debug board */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a5842bc5538bc3ce1788992d52265f9dc">NAND_BASE</a>&#160;&#160;&#160;0x30000000	/* NAND addr (actual size small port) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ab31b4e533cc592d89115a36f510f0605">PISMO2_BASE</a>&#160;&#160;&#160;0x18000000	/* PISMO2 CS1/2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a12a395587c6d102f2c9b1c0cdabea4bd">ONENAND_MAP</a>&#160;&#160;&#160;0x20000000	/* OneNand addr (actual size small port */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a6353566f97358453afaa484820f07d5d">SMS_SYSCONFIG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aaba19466e1d9c942fe640b0c1f4833e8">OMAP34XX_SMS_BASE</a>+0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a5ff3f8a6c01e0f34721bbeca42a19f15">SMS_RG_ATT0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aaba19466e1d9c942fe640b0c1f4833e8">OMAP34XX_SMS_BASE</a>+0x48)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a4dde2c8d38f81767a9d801f9d9a00940">SMS_CLASS_ARB0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aaba19466e1d9c942fe640b0c1f4833e8">OMAP34XX_SMS_BASE</a>+0xD0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a228b117f96f967b90afff7380a4676f6">BURSTCOMPLETE_GROUP7</a>&#160;&#160;&#160;BIT31</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a9a077177878b858e41e32e773562e20b">SDRC_SYSCONFIG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ac5b7403262bcb25f0ab5e0fbf7fd2db4">SDRC_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x14)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a28dc5f238f2b564a481ac8383f968193">SDRC_CS_CFG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x40)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a20469e7e1ae651628dbcdda16901ed30">SDRC_SHARING</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x44)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a02ffec8618934295a288388ef542b79d">SDRC_DLLA_CTRL</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x60)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a74c20b1a57b6cd8f3f24537d924e2f60">SDRC_DLLA_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x64)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a13205f55ff29ab376ee9d18bd2c771e4">SDRC_DLLB_CTRL</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x68)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aafa96b22af6519baa5afe5acf33b2bb9">SDRC_DLLB_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x6C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a68adba2850f7dab991940008940ba086">DLLPHASE</a>&#160;&#160;&#160;BIT1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a757e22bdd3a89ad8a8422ce520fe7be3">LOADDLL</a>&#160;&#160;&#160;BIT2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a037ebc589e393d0ad5501d95e6125c5b">DLL_DELAY_MASK</a>&#160;&#160;&#160;0xFF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a162c90fad553ef3373c2483b7f58c1be">DLL_NO_FILTER_MASK</a>&#160;&#160;&#160;(BIT8|BIT9)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#af1f69f0b4b9614a23617e9a014ff0673">SDRC_POWER</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x70)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a3371196c16ca908db6f3d9d47ceb5150">WAKEUPPROC</a>&#160;&#160;&#160;BIT26</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a2cc314b421cd60264a59337e0d219833">SDRC_MCFG_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#af41e06f520eedbf083945876f2276e9a">SDRC_MR_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x84)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a3927c463a2f19ff54b1b3f9554187a96">SDRC_ACTIM_CTRLA_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x9C)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a414e6c0e4bca96f501a22d7f7e049710">SDRC_ACTIM_CTRLB_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xA0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#af718a5a771d95054896cbeb5727d206a">SDRC_ACTIM_CTRLA_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xC4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a94e9dc3a1ba7c9cf50ef96556f88ab80">SDRC_ACTIM_CTRLB_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xC8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a951d12b3f603d74e85fbd17dce21a217">SDRC_RFR_CTRL</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xA4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a951d12b3f603d74e85fbd17dce21a217">SDRC_RFR_CTRL</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xA4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a80ec5bb0e29e450053708db5d4ad5dcf">SDRC_MANUAL_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xA8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a6f9c89f028afc0ad9070473faac29c2b">OMAP34XX_SDRC_CS0</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a6dcb842ce9d3785582459b61f6ddc3b6">OMAP34XX_SDRC_CS1</a>&#160;&#160;&#160;0xA0000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a6d864e31a00add16032f27b5e593b4bb">CMD_NOP</a>&#160;&#160;&#160;0x0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a88d4649ee9633aad517ef11864f858df">CMD_PRECHARGE</a>&#160;&#160;&#160;0x1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a1c974d3f3c7e38a4c23c3dff5ad2ca95">CMD_AUTOREFRESH</a>&#160;&#160;&#160;0x2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a46f6ff40df53eae85a502e7c4849c124">CMD_ENTR_PWRDOWN</a>&#160;&#160;&#160;0x3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aa6af5f5e0cff71ec3c9e8f091ff33828">CMD_EXIT_PWRDOWN</a>&#160;&#160;&#160;0x4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ac938e21ed5709e9d573286d5527b4f48">CMD_ENTR_SRFRSH</a>&#160;&#160;&#160;0x5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a484eb5508098508b706b56ff31187dc0">CMD_CKE_HIGH</a>&#160;&#160;&#160;0x6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aa22bac801e9177dacc9a2d891866fea4">CMD_CKE_LOW</a>&#160;&#160;&#160;0x7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a6f1e19a96edc95c89342b63605aaaf30">SOFTRESET</a>&#160;&#160;&#160;BIT1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a13641089657d5ed3820bf8046122f987">SMART_IDLE</a>&#160;&#160;&#160;(0x2 &lt;&lt; 3)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a5520974d5c0f90975640a757482ea41d">REF_ON_IDLE</a>&#160;&#160;&#160;(0x1 &lt;&lt; 6)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a365332296daa72d49ad7e842abcc3445">TIDR</a>&#160;&#160;&#160;0x0	/* r */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a874c39b40f93a42580bb5ccdbba00b34">TIOCP_CFG</a>&#160;&#160;&#160;0x10	/* rw */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a35ef64e79ed660d1dbd5199c4f998414">TISTAT</a>&#160;&#160;&#160;0x14	/* r */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a5666ee6e97697b806ba7aefd34ffbe14">TISR</a>&#160;&#160;&#160;0x18	/* rw */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a3e6632079b50a4532430b77cb7a80e4c">TIER</a>&#160;&#160;&#160;0x1C	/* rw */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a307a91ea1852537cecd447d39f938a2e">TWER</a>&#160;&#160;&#160;0x20	/* rw */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a1633e3c4b1008028bafbaf9ead543605">TCLR</a>&#160;&#160;&#160;0x24	/* rw */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a05361e9978e1ae3b719b8073f21d6cbb">TCRR</a>&#160;&#160;&#160;0x28	/* rw */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aa8a55421cff8277e11021a6e7c786dac">TLDR</a>&#160;&#160;&#160;0x2C	/* rw */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ace40d7e9b8caad71aee7b7c246444b83">TTGR</a>&#160;&#160;&#160;0x30	/* rw */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a9544feecddc82a94309cc89774f1bdb5">TWPS</a>&#160;&#160;&#160;0x34	/* r */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a12bd54a0194001ff98a00234da7e3e22">TMAR</a>&#160;&#160;&#160;0x38	/* rw */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ab18f005fb83be382ca8ec03e43fa9e4e">TCAR1</a>&#160;&#160;&#160;0x3c	/* r */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a87ddae1eb720b85686548a7e85a81678">TSICR</a>&#160;&#160;&#160;0x40	/* rw */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a47554807f4e78aa2c54c635180b1b552">TCAR2</a>&#160;&#160;&#160;0x44	/* r */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a4c3d3cc3a259f253545a7ddf808f9552">GPT_EN</a>&#160;&#160;&#160;((0&lt;&lt;2)|BIT1|BIT0)	/* enable sys_clk NO-prescale /1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a34dc3668e93ce627e42b669958fc869f">WWPS</a>&#160;&#160;&#160;0x34	/* r */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ad42f5ad2dce3dc8350fb07d7d275dfeb">WSPR</a>&#160;&#160;&#160;0x48	/* rw */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a77f538d10b4b158b5e9911bf3cc2cb41">WD_UNLOCK1</a>&#160;&#160;&#160;0xAAAA</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a4e871efbbc63c4b6be5985841fc8a9e9">WD_UNLOCK2</a>&#160;&#160;&#160;0x5555</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a1ab7a4eab4ccd8f09fe5ff8abc0379ae">CM_FCLKEN_IVA2</a>&#160;&#160;&#160;0x48004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a14db03b41bf154154c3ddc40f8fa23c4">CM_CLKEN_PLL_IVA2</a>&#160;&#160;&#160;0x48004004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ade9e32f22e8a5f5605318a29d2a80b7d">CM_IDLEST_PLL_IVA2</a>&#160;&#160;&#160;0x48004024</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a1c9db53206265b8390073b699351bc7f">CM_CLKSEL1_PLL_IVA2</a>&#160;&#160;&#160;0x48004040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ab6419f8fc9f86eae652de351308d468d">CM_CLKSEL2_PLL_IVA2</a>&#160;&#160;&#160;0x48004044</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a2e1ba2df3b9e7cc6a9bcadf2f4f00d51">CM_CLKEN_PLL_MPU</a>&#160;&#160;&#160;0x48004904</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a19282d93edf32ab8704995dce6d4f374">CM_IDLEST_PLL_MPU</a>&#160;&#160;&#160;0x48004924</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a9a544977327a5b65f89c0a840ccf7e9e">CM_CLKSEL1_PLL_MPU</a>&#160;&#160;&#160;0x48004940</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ae544a215568ec48e3531c83b4065dfe7">CM_CLKSEL2_PLL_MPU</a>&#160;&#160;&#160;0x48004944</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aaa766768da52d28c79749ff8ee0ca8be">CM_FCLKEN1_CORE</a>&#160;&#160;&#160;0x48004a00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a51274646f628a9e45b0eac07b880e714">CM_ICLKEN1_CORE</a>&#160;&#160;&#160;0x48004a10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a93dd042b1c85bc6b0acafc8034aef3a4">CM_ICLKEN2_CORE</a>&#160;&#160;&#160;0x48004a14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a9371968c0efaaeb012330c2f8a07ad7e">CM_CLKSEL_CORE</a>&#160;&#160;&#160;0x48004a40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ae3a19aacfef1660b9bcea5909d7ade26">CM_FCLKEN_GFX</a>&#160;&#160;&#160;0x48004b00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a878ff1b573842868eb452881ee568ad1">CM_ICLKEN_GFX</a>&#160;&#160;&#160;0x48004b10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ad769d896fb7a8844f4d0a7934c3a049f">CM_CLKSEL_GFX</a>&#160;&#160;&#160;0x48004b40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a935fae147e0004939a9a8c550568b5a3">CM_FCLKEN_WKUP</a>&#160;&#160;&#160;0x48004c00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ad0c173cfc41614f88b2992ae19908f1e">CM_ICLKEN_WKUP</a>&#160;&#160;&#160;0x48004c10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ae57da57cffb42d25d69579c6dda7f353">CM_CLKSEL_WKUP</a>&#160;&#160;&#160;0x48004c40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aa243c2e35568b8bf58e2fbbc39e46130">CM_IDLEST_WKUP</a>&#160;&#160;&#160;0x48004c20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#af9df90881eafcec95c703db7dff4d050">CM_CLKEN_PLL</a>&#160;&#160;&#160;0x48004d00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a433d9fe3cf8709b350caa1e9fede3c99">CM_IDLEST_CKGEN</a>&#160;&#160;&#160;0x48004d20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a9f7ce89b86e796b7d976e1752a23d6fb">CM_CLKSEL1_PLL</a>&#160;&#160;&#160;0x48004d40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#abe1e0363c6ae4464bface886607007aa">CM_CLKSEL2_PLL</a>&#160;&#160;&#160;0x48004d44</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aa2e9992177e4477d1ca7800aaf916d60">CM_CLKSEL3_PLL</a>&#160;&#160;&#160;0x48004d48</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a0af5e669ce80b930ae87ccf7f712105b">CM_FCLKEN_DSS</a>&#160;&#160;&#160;0x48004e00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a70e2704ac9d14b8789f4724035edd60d">CM_ICLKEN_DSS</a>&#160;&#160;&#160;0x48004e10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a268317cc93902c4e105716d066b7d483">CM_CLKSEL_DSS</a>&#160;&#160;&#160;0x48004e40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a6365571e4a1e98953b1c3972785b00cc">CM_FCLKEN_CAM</a>&#160;&#160;&#160;0x48004f00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a7156c9b599052bb51e6030e0895e88b3">CM_ICLKEN_CAM</a>&#160;&#160;&#160;0x48004f10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ae500b639c29881561b2b580f568e1441">CM_CLKSEL_CAM</a>&#160;&#160;&#160;0x48004F40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a272fc07858c4ab8bfe81459071f5d53c">CM_FCLKEN_PER</a>&#160;&#160;&#160;0x48005000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a8303dd46f5ec087cfbcb0af21f07e327">CM_ICLKEN_PER</a>&#160;&#160;&#160;0x48005010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a7037d7d81f8dd5a0379d780170a3fedf">CM_CLKSEL_PER</a>&#160;&#160;&#160;0x48005040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a8f9be4dc1d0487a97d7e2cdfef57e4bd">CM_CLKSEL1_EMU</a>&#160;&#160;&#160;0x48005140</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ad1cabae3a0b7f5f3505512ec5a005ddd">PRM_CLKSEL</a>&#160;&#160;&#160;0x48306d40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a20c3da178a13f0fd70e4586dc481d147">PRM_RSTCTRL</a>&#160;&#160;&#160;0x48307250</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#adc80e3000d8ed668b616edbe291d6eba">PRM_CLKSRC_CTRL</a>&#160;&#160;&#160;0x48307270</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a0783ae7569fb93ec2cd1222a28087281">PM_RT_APE_BASE_ADDR_ARM</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x10000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aca86d4bf6e91b35cee9389c18facec16">PM_GPMC_BASE_ADDR_ARM</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x12400)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a6942215887007fe18f5fd00e3c72ab15">PM_OCM_RAM_BASE_ADDR_ARM</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x12800)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ab6ba3c8bfa435c2138135764e31c4dbe">PM_OCM_ROM_BASE_ADDR_ARM</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x12C00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x14000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a22cfe2253683e0efbecbadf75faa580b">RT_REQ_INFO_PERMISSION_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a0783ae7569fb93ec2cd1222a28087281">PM_RT_APE_BASE_ADDR_ARM</a> + 0x68)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a20c5a011d9fa0118786050673b072bfd">RT_READ_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a0783ae7569fb93ec2cd1222a28087281">PM_RT_APE_BASE_ADDR_ARM</a> + 0x50)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a21b02833119f2bf19eb4cd58cbc44c4c">RT_WRITE_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a0783ae7569fb93ec2cd1222a28087281">PM_RT_APE_BASE_ADDR_ARM</a> + 0x58)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ae971c7538766845d9003b4678b78aba8">RT_ADDR_MATCH_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a0783ae7569fb93ec2cd1222a28087281">PM_RT_APE_BASE_ADDR_ARM</a> + 0x60)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#afdf5fa0354a0a0d1e9c2fb546e0c0ea7">GPMC_REQ_INFO_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aca86d4bf6e91b35cee9389c18facec16">PM_GPMC_BASE_ADDR_ARM</a> + 0x48)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ac782b8db916e417f2783f222c057e438">GPMC_READ_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aca86d4bf6e91b35cee9389c18facec16">PM_GPMC_BASE_ADDR_ARM</a> + 0x50)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#aeee2658b58c74f66f74db77f104e39f6">GPMC_WRITE_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aca86d4bf6e91b35cee9389c18facec16">PM_GPMC_BASE_ADDR_ARM</a> + 0x58)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ac0414959536e21d529235c03b3b37022">OCM_REQ_INFO_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6942215887007fe18f5fd00e3c72ab15">PM_OCM_RAM_BASE_ADDR_ARM</a> + 0x48)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#af689296ed9856272a72065ee9dff079d">OCM_READ_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6942215887007fe18f5fd00e3c72ab15">PM_OCM_RAM_BASE_ADDR_ARM</a> + 0x50)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a351c81b2bd722a36fe20502e97bc93e7">OCM_WRITE_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6942215887007fe18f5fd00e3c72ab15">PM_OCM_RAM_BASE_ADDR_ARM</a> + 0x58)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a4d6b065a1a26150a42e4cd2f331c1c54">OCM_ADDR_MATCH_2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6942215887007fe18f5fd00e3c72ab15">PM_OCM_RAM_BASE_ADDR_ARM</a> + 0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a5287adc6fee1cbd3def2c02c26b857e5">IVA2_REQ_INFO_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x48)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#af216b90099bb363c4eaa842e5fc0e8fe">IVA2_READ_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x50)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a5d1ba3caac764498b772d1a4601b67f3">IVA2_WRITE_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x58)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a4f235b878952d883215890820137841a">IVA2_REQ_INFO_PERMISSION_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x68)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a1e36b879467ffb8997fd66c5a875ebad">IVA2_READ_PERMISSION_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x70)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a95cf636ce46d0f5465f189c04b1898dd">IVA2_WRITE_PERMISSION_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x78)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#adb966709d6ec9d27c53e96ffd861ee0e">IVA2_REQ_INFO_PERMISSION_2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x88)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#af4152498e4774a023bfdf78536dfb437">IVA2_READ_PERMISSION_2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x90)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#ad44bae201fa8a4c1686b21ae7450da59">IVA2_WRITE_PERMISSION_2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x98)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a321c225cb143b3ec99ae7caacfd4e2a3">IVA2_REQ_INFO_PERMISSION_3</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0xA8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a4f429ea20f2efd4e4bf8a93e03c1964d">IVA2_READ_PERMISSION_3</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0xB0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a5f6420eaf4349606de8957c1cbc5ecae">IVA2_WRITE_PERMISSION_3</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0xB8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a66296f9d58f8b45d17e1fe6025721a5f">I2C_BASE1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a87e647e01a8054be932d3b6ffe4ae2c7">OMAP34XX_CORE_L4_IO_BASE</a> + 0x70000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a55b451ca913cc4f4db655353389dcbdd">I2C_BASE2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a87e647e01a8054be932d3b6ffe4ae2c7">OMAP34XX_CORE_L4_IO_BASE</a> + 0x72000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="CPU_8h.html#a9c3760b0713f16bea6ed1e274c6023c7">I2C_BASE3</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a87e647e01a8054be932d3b6ffe4ae2c7">OMAP34XX_CORE_L4_IO_BASE</a> + 0x60000)</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Macros used internally by <a class="el" href="I2C_8c.html">I2C.c</a>. </p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="ac3c943fe4ac15481878361f670cf33f7"></a><!-- doxytag: member="CPU.h::A_READPERM0" ref="ac3c943fe4ac15481878361f670cf33f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ac3c943fe4ac15481878361f670cf33f7">A_READPERM0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x05050)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8cb3f81785ad6bd225f4c4edee909821"></a><!-- doxytag: member="CPU.h::A_REQINFOPERM0" ref="a8cb3f81785ad6bd225f4c4edee909821" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a8cb3f81785ad6bd225f4c4edee909821">A_REQINFOPERM0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x05048)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb0afc23eba16678de312ff04c47a479"></a><!-- doxytag: member="CPU.h::A_WRITEPERM0" ref="aeb0afc23eba16678de312ff04c47a479" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aeb0afc23eba16678de312ff04c47a479">A_WRITEPERM0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x05058)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a228b117f96f967b90afff7380a4676f6"></a><!-- doxytag: member="CPU.h::BURSTCOMPLETE_GROUP7" ref="a228b117f96f967b90afff7380a4676f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a228b117f96f967b90afff7380a4676f6">BURSTCOMPLETE_GROUP7</a>&#160;&#160;&#160;BIT31</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af9df90881eafcec95c703db7dff4d050"></a><!-- doxytag: member="CPU.h::CM_CLKEN_PLL" ref="af9df90881eafcec95c703db7dff4d050" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#af9df90881eafcec95c703db7dff4d050">CM_CLKEN_PLL</a>&#160;&#160;&#160;0x48004d00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a14db03b41bf154154c3ddc40f8fa23c4"></a><!-- doxytag: member="CPU.h::CM_CLKEN_PLL_IVA2" ref="a14db03b41bf154154c3ddc40f8fa23c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a14db03b41bf154154c3ddc40f8fa23c4">CM_CLKEN_PLL_IVA2</a>&#160;&#160;&#160;0x48004004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e1ba2df3b9e7cc6a9bcadf2f4f00d51"></a><!-- doxytag: member="CPU.h::CM_CLKEN_PLL_MPU" ref="a2e1ba2df3b9e7cc6a9bcadf2f4f00d51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a2e1ba2df3b9e7cc6a9bcadf2f4f00d51">CM_CLKEN_PLL_MPU</a>&#160;&#160;&#160;0x48004904</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f9be4dc1d0487a97d7e2cdfef57e4bd"></a><!-- doxytag: member="CPU.h::CM_CLKSEL1_EMU" ref="a8f9be4dc1d0487a97d7e2cdfef57e4bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a8f9be4dc1d0487a97d7e2cdfef57e4bd">CM_CLKSEL1_EMU</a>&#160;&#160;&#160;0x48005140</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f7ce89b86e796b7d976e1752a23d6fb"></a><!-- doxytag: member="CPU.h::CM_CLKSEL1_PLL" ref="a9f7ce89b86e796b7d976e1752a23d6fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a9f7ce89b86e796b7d976e1752a23d6fb">CM_CLKSEL1_PLL</a>&#160;&#160;&#160;0x48004d40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c9db53206265b8390073b699351bc7f"></a><!-- doxytag: member="CPU.h::CM_CLKSEL1_PLL_IVA2" ref="a1c9db53206265b8390073b699351bc7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a1c9db53206265b8390073b699351bc7f">CM_CLKSEL1_PLL_IVA2</a>&#160;&#160;&#160;0x48004040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a544977327a5b65f89c0a840ccf7e9e"></a><!-- doxytag: member="CPU.h::CM_CLKSEL1_PLL_MPU" ref="a9a544977327a5b65f89c0a840ccf7e9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a9a544977327a5b65f89c0a840ccf7e9e">CM_CLKSEL1_PLL_MPU</a>&#160;&#160;&#160;0x48004940</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abe1e0363c6ae4464bface886607007aa"></a><!-- doxytag: member="CPU.h::CM_CLKSEL2_PLL" ref="abe1e0363c6ae4464bface886607007aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#abe1e0363c6ae4464bface886607007aa">CM_CLKSEL2_PLL</a>&#160;&#160;&#160;0x48004d44</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6419f8fc9f86eae652de351308d468d"></a><!-- doxytag: member="CPU.h::CM_CLKSEL2_PLL_IVA2" ref="ab6419f8fc9f86eae652de351308d468d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ab6419f8fc9f86eae652de351308d468d">CM_CLKSEL2_PLL_IVA2</a>&#160;&#160;&#160;0x48004044</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae544a215568ec48e3531c83b4065dfe7"></a><!-- doxytag: member="CPU.h::CM_CLKSEL2_PLL_MPU" ref="ae544a215568ec48e3531c83b4065dfe7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ae544a215568ec48e3531c83b4065dfe7">CM_CLKSEL2_PLL_MPU</a>&#160;&#160;&#160;0x48004944</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2e9992177e4477d1ca7800aaf916d60"></a><!-- doxytag: member="CPU.h::CM_CLKSEL3_PLL" ref="aa2e9992177e4477d1ca7800aaf916d60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aa2e9992177e4477d1ca7800aaf916d60">CM_CLKSEL3_PLL</a>&#160;&#160;&#160;0x48004d48</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae500b639c29881561b2b580f568e1441"></a><!-- doxytag: member="CPU.h::CM_CLKSEL_CAM" ref="ae500b639c29881561b2b580f568e1441" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ae500b639c29881561b2b580f568e1441">CM_CLKSEL_CAM</a>&#160;&#160;&#160;0x48004F40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9371968c0efaaeb012330c2f8a07ad7e"></a><!-- doxytag: member="CPU.h::CM_CLKSEL_CORE" ref="a9371968c0efaaeb012330c2f8a07ad7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a9371968c0efaaeb012330c2f8a07ad7e">CM_CLKSEL_CORE</a>&#160;&#160;&#160;0x48004a40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a268317cc93902c4e105716d066b7d483"></a><!-- doxytag: member="CPU.h::CM_CLKSEL_DSS" ref="a268317cc93902c4e105716d066b7d483" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a268317cc93902c4e105716d066b7d483">CM_CLKSEL_DSS</a>&#160;&#160;&#160;0x48004e40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad769d896fb7a8844f4d0a7934c3a049f"></a><!-- doxytag: member="CPU.h::CM_CLKSEL_GFX" ref="ad769d896fb7a8844f4d0a7934c3a049f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ad769d896fb7a8844f4d0a7934c3a049f">CM_CLKSEL_GFX</a>&#160;&#160;&#160;0x48004b40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7037d7d81f8dd5a0379d780170a3fedf"></a><!-- doxytag: member="CPU.h::CM_CLKSEL_PER" ref="a7037d7d81f8dd5a0379d780170a3fedf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a7037d7d81f8dd5a0379d780170a3fedf">CM_CLKSEL_PER</a>&#160;&#160;&#160;0x48005040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae57da57cffb42d25d69579c6dda7f353"></a><!-- doxytag: member="CPU.h::CM_CLKSEL_WKUP" ref="ae57da57cffb42d25d69579c6dda7f353" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ae57da57cffb42d25d69579c6dda7f353">CM_CLKSEL_WKUP</a>&#160;&#160;&#160;0x48004c40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa766768da52d28c79749ff8ee0ca8be"></a><!-- doxytag: member="CPU.h::CM_FCLKEN1_CORE" ref="aaa766768da52d28c79749ff8ee0ca8be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="DisplayDOGM128_8c.html#aaa766768da52d28c79749ff8ee0ca8be">CM_FCLKEN1_CORE</a>&#160;&#160;&#160;0x48004a00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6365571e4a1e98953b1c3972785b00cc"></a><!-- doxytag: member="CPU.h::CM_FCLKEN_CAM" ref="a6365571e4a1e98953b1c3972785b00cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a6365571e4a1e98953b1c3972785b00cc">CM_FCLKEN_CAM</a>&#160;&#160;&#160;0x48004f00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0af5e669ce80b930ae87ccf7f712105b"></a><!-- doxytag: member="CPU.h::CM_FCLKEN_DSS" ref="a0af5e669ce80b930ae87ccf7f712105b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a0af5e669ce80b930ae87ccf7f712105b">CM_FCLKEN_DSS</a>&#160;&#160;&#160;0x48004e00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae3a19aacfef1660b9bcea5909d7ade26"></a><!-- doxytag: member="CPU.h::CM_FCLKEN_GFX" ref="ae3a19aacfef1660b9bcea5909d7ade26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ae3a19aacfef1660b9bcea5909d7ade26">CM_FCLKEN_GFX</a>&#160;&#160;&#160;0x48004b00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ab7a4eab4ccd8f09fe5ff8abc0379ae"></a><!-- doxytag: member="CPU.h::CM_FCLKEN_IVA2" ref="a1ab7a4eab4ccd8f09fe5ff8abc0379ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a1ab7a4eab4ccd8f09fe5ff8abc0379ae">CM_FCLKEN_IVA2</a>&#160;&#160;&#160;0x48004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a272fc07858c4ab8bfe81459071f5d53c"></a><!-- doxytag: member="CPU.h::CM_FCLKEN_PER" ref="a272fc07858c4ab8bfe81459071f5d53c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="Leds_8c.html#a272fc07858c4ab8bfe81459071f5d53c">CM_FCLKEN_PER</a>&#160;&#160;&#160;0x48005000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a935fae147e0004939a9a8c550568b5a3"></a><!-- doxytag: member="CPU.h::CM_FCLKEN_WKUP" ref="a935fae147e0004939a9a8c550568b5a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a935fae147e0004939a9a8c550568b5a3">CM_FCLKEN_WKUP</a>&#160;&#160;&#160;0x48004c00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a51274646f628a9e45b0eac07b880e714"></a><!-- doxytag: member="CPU.h::CM_ICLKEN1_CORE" ref="a51274646f628a9e45b0eac07b880e714" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="DisplayDOGM128_8c.html#a51274646f628a9e45b0eac07b880e714">CM_ICLKEN1_CORE</a>&#160;&#160;&#160;0x48004a10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a93dd042b1c85bc6b0acafc8034aef3a4"></a><!-- doxytag: member="CPU.h::CM_ICLKEN2_CORE" ref="a93dd042b1c85bc6b0acafc8034aef3a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a93dd042b1c85bc6b0acafc8034aef3a4">CM_ICLKEN2_CORE</a>&#160;&#160;&#160;0x48004a14</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7156c9b599052bb51e6030e0895e88b3"></a><!-- doxytag: member="CPU.h::CM_ICLKEN_CAM" ref="a7156c9b599052bb51e6030e0895e88b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a7156c9b599052bb51e6030e0895e88b3">CM_ICLKEN_CAM</a>&#160;&#160;&#160;0x48004f10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a70e2704ac9d14b8789f4724035edd60d"></a><!-- doxytag: member="CPU.h::CM_ICLKEN_DSS" ref="a70e2704ac9d14b8789f4724035edd60d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a70e2704ac9d14b8789f4724035edd60d">CM_ICLKEN_DSS</a>&#160;&#160;&#160;0x48004e10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a878ff1b573842868eb452881ee568ad1"></a><!-- doxytag: member="CPU.h::CM_ICLKEN_GFX" ref="a878ff1b573842868eb452881ee568ad1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a878ff1b573842868eb452881ee568ad1">CM_ICLKEN_GFX</a>&#160;&#160;&#160;0x48004b10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8303dd46f5ec087cfbcb0af21f07e327"></a><!-- doxytag: member="CPU.h::CM_ICLKEN_PER" ref="a8303dd46f5ec087cfbcb0af21f07e327" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="Leds_8c.html#a8303dd46f5ec087cfbcb0af21f07e327">CM_ICLKEN_PER</a>&#160;&#160;&#160;0x48005010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0c173cfc41614f88b2992ae19908f1e"></a><!-- doxytag: member="CPU.h::CM_ICLKEN_WKUP" ref="ad0c173cfc41614f88b2992ae19908f1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="Leds_8c.html#ad0c173cfc41614f88b2992ae19908f1e">CM_ICLKEN_WKUP</a>&#160;&#160;&#160;0x48004c10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a433d9fe3cf8709b350caa1e9fede3c99"></a><!-- doxytag: member="CPU.h::CM_IDLEST_CKGEN" ref="a433d9fe3cf8709b350caa1e9fede3c99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a433d9fe3cf8709b350caa1e9fede3c99">CM_IDLEST_CKGEN</a>&#160;&#160;&#160;0x48004d20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ade9e32f22e8a5f5605318a29d2a80b7d"></a><!-- doxytag: member="CPU.h::CM_IDLEST_PLL_IVA2" ref="ade9e32f22e8a5f5605318a29d2a80b7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ade9e32f22e8a5f5605318a29d2a80b7d">CM_IDLEST_PLL_IVA2</a>&#160;&#160;&#160;0x48004024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a19282d93edf32ab8704995dce6d4f374"></a><!-- doxytag: member="CPU.h::CM_IDLEST_PLL_MPU" ref="a19282d93edf32ab8704995dce6d4f374" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a19282d93edf32ab8704995dce6d4f374">CM_IDLEST_PLL_MPU</a>&#160;&#160;&#160;0x48004924</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa243c2e35568b8bf58e2fbbc39e46130"></a><!-- doxytag: member="CPU.h::CM_IDLEST_WKUP" ref="aa243c2e35568b8bf58e2fbbc39e46130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aa243c2e35568b8bf58e2fbbc39e46130">CM_IDLEST_WKUP</a>&#160;&#160;&#160;0x48004c20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c974d3f3c7e38a4c23c3dff5ad2ca95"></a><!-- doxytag: member="CPU.h::CMD_AUTOREFRESH" ref="a1c974d3f3c7e38a4c23c3dff5ad2ca95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a1c974d3f3c7e38a4c23c3dff5ad2ca95">CMD_AUTOREFRESH</a>&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a484eb5508098508b706b56ff31187dc0"></a><!-- doxytag: member="CPU.h::CMD_CKE_HIGH" ref="a484eb5508098508b706b56ff31187dc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a484eb5508098508b706b56ff31187dc0">CMD_CKE_HIGH</a>&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa22bac801e9177dacc9a2d891866fea4"></a><!-- doxytag: member="CPU.h::CMD_CKE_LOW" ref="aa22bac801e9177dacc9a2d891866fea4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aa22bac801e9177dacc9a2d891866fea4">CMD_CKE_LOW</a>&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a46f6ff40df53eae85a502e7c4849c124"></a><!-- doxytag: member="CPU.h::CMD_ENTR_PWRDOWN" ref="a46f6ff40df53eae85a502e7c4849c124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a46f6ff40df53eae85a502e7c4849c124">CMD_ENTR_PWRDOWN</a>&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac938e21ed5709e9d573286d5527b4f48"></a><!-- doxytag: member="CPU.h::CMD_ENTR_SRFRSH" ref="ac938e21ed5709e9d573286d5527b4f48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ac938e21ed5709e9d573286d5527b4f48">CMD_ENTR_SRFRSH</a>&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6af5f5e0cff71ec3c9e8f091ff33828"></a><!-- doxytag: member="CPU.h::CMD_EXIT_PWRDOWN" ref="aa6af5f5e0cff71ec3c9e8f091ff33828" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aa6af5f5e0cff71ec3c9e8f091ff33828">CMD_EXIT_PWRDOWN</a>&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d864e31a00add16032f27b5e593b4bb"></a><!-- doxytag: member="CPU.h::CMD_NOP" ref="a6d864e31a00add16032f27b5e593b4bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a6d864e31a00add16032f27b5e593b4bb">CMD_NOP</a>&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a88d4649ee9633aad517ef11864f858df"></a><!-- doxytag: member="CPU.h::CMD_PRECHARGE" ref="a88d4649ee9633aad517ef11864f858df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a88d4649ee9633aad517ef11864f858df">CMD_PRECHARGE</a>&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ba96078fbf5144da199e6f521b93607"></a><!-- doxytag: member="CPU.h::CONTROL_SCALABLE_OMAP_OCP" ref="a8ba96078fbf5144da199e6f521b93607" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a8ba96078fbf5144da199e6f521b93607">CONTROL_SCALABLE_OMAP_OCP</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a67c44184619215440876d99fbf5a8d79">OMAP34XX_CTRL_BASE</a> + 0x534)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a90d63af9f856c9ea1291cd563175b6bd"></a><!-- doxytag: member="CPU.h::CONTROL_SCALABLE_OMAP_STATUS" ref="a90d63af9f856c9ea1291cd563175b6bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a90d63af9f856c9ea1291cd563175b6bd">CONTROL_SCALABLE_OMAP_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a67c44184619215440876d99fbf5a8d79">OMAP34XX_CTRL_BASE</a> + 0x44C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3590352737c5c4dcb18d9c3ece7cced"></a><!-- doxytag: member="CPU.h::CONTROL_STATUS" ref="ac3590352737c5c4dcb18d9c3ece7cced" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ac3590352737c5c4dcb18d9c3ece7cced">CONTROL_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a67c44184619215440876d99fbf5a8d79">OMAP34XX_CTRL_BASE</a> + 0x2F0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1efa03dd742f6ad088e9a81903259a9f"></a><!-- doxytag: member="CPU.h::DEBUG_BASE" ref="a1efa03dd742f6ad088e9a81903259a9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a1efa03dd742f6ad088e9a81903259a9f">DEBUG_BASE</a>&#160;&#160;&#160;0x08000000	/* debug board */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7904d38933e51d3004decc1101d2d6c"></a><!-- doxytag: member="CPU.h::DEVICE_MASK" ref="ac7904d38933e51d3004decc1101d2d6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ac7904d38933e51d3004decc1101d2d6c">DEVICE_MASK</a>&#160;&#160;&#160;(BIT8|BIT9|BIT10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a037ebc589e393d0ad5501d95e6125c5b"></a><!-- doxytag: member="CPU.h::DLL_DELAY_MASK" ref="a037ebc589e393d0ad5501d95e6125c5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a037ebc589e393d0ad5501d95e6125c5b">DLL_DELAY_MASK</a>&#160;&#160;&#160;0xFF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a162c90fad553ef3373c2483b7f58c1be"></a><!-- doxytag: member="CPU.h::DLL_NO_FILTER_MASK" ref="a162c90fad553ef3373c2483b7f58c1be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a162c90fad553ef3373c2483b7f58c1be">DLL_NO_FILTER_MASK</a>&#160;&#160;&#160;(BIT8|BIT9)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a68adba2850f7dab991940008940ba086"></a><!-- doxytag: member="CPU.h::DLLPHASE" ref="a68adba2850f7dab991940008940ba086" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a68adba2850f7dab991940008940ba086">DLLPHASE</a>&#160;&#160;&#160;BIT1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1845a1d8bb1cc26a8c31aae0f643163c"></a><!-- doxytag: member="CPU.h::EMU_DEVICE" ref="a1845a1d8bb1cc26a8c31aae0f643163c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a1845a1d8bb1cc26a8c31aae0f643163c">EMU_DEVICE</a>&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a23a9099a5f8fc9c6e253c0eecb2be8db"></a><!-- doxytag: member="CPU.h::FLASH_BASE" ref="a23a9099a5f8fc9c6e253c0eecb2be8db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x10000000	/* NOR flash (aligned to 256 Meg) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4d486141d36e1a27cb48cbe36df77dc"></a><!-- doxytag: member="CPU.h::FLASH_BASE_SDPV1" ref="ae4d486141d36e1a27cb48cbe36df77dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ae4d486141d36e1a27cb48cbe36df77dc">FLASH_BASE_SDPV1</a>&#160;&#160;&#160;0x04000000	/* NOR flash (aligned to 64 Meg) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae75b6c84c77a406a3a09b0875c879de6"></a><!-- doxytag: member="CPU.h::FLASH_BASE_SDPV2" ref="ae75b6c84c77a406a3a09b0875c879de6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ae75b6c84c77a406a3a09b0875c879de6">FLASH_BASE_SDPV2</a>&#160;&#160;&#160;0x10000000	/* NOR flash (aligned to 256 Meg) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aed17d463013a375f610ccc5ea7abd7b9"></a><!-- doxytag: member="CPU.h::GP_DEVICE" ref="aed17d463013a375f610ccc5ea7abd7b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aed17d463013a375f610ccc5ea7abd7b9">GP_DEVICE</a>&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afa6613ad2f655d2b6f637d4a33d883c4"></a><!-- doxytag: member="CPU.h::GPMC_BASE" ref="afa6613ad2f655d2b6f637d4a33d883c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#afa6613ad2f655d2b6f637d4a33d883c4">GPMC_BASE</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ca8ba966609d1fb3ecdc39747b4578c"></a><!-- doxytag: member="CPU.h::GPMC_CONFIG" ref="a6ca8ba966609d1fb3ecdc39747b4578c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a6ca8ba966609d1fb3ecdc39747b4578c">GPMC_CONFIG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x50)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a661b3f046ed863d15887b44bab49139b"></a><!-- doxytag: member="CPU.h::GPMC_CONFIG1" ref="a661b3f046ed863d15887b44bab49139b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a661b3f046ed863d15887b44bab49139b">GPMC_CONFIG1</a>&#160;&#160;&#160;(0x00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acf3b60cf4d0419eb0b9beae422cd65c2"></a><!-- doxytag: member="CPU.h::GPMC_CONFIG2" ref="acf3b60cf4d0419eb0b9beae422cd65c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#acf3b60cf4d0419eb0b9beae422cd65c2">GPMC_CONFIG2</a>&#160;&#160;&#160;(0x04)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a56afe954b1533d44e46f3b8f0fa41e17"></a><!-- doxytag: member="CPU.h::GPMC_CONFIG3" ref="a56afe954b1533d44e46f3b8f0fa41e17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a56afe954b1533d44e46f3b8f0fa41e17">GPMC_CONFIG3</a>&#160;&#160;&#160;(0x08)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abfb0a09bcbddb9753cb6b013b46341d3"></a><!-- doxytag: member="CPU.h::GPMC_CONFIG4" ref="abfb0a09bcbddb9753cb6b013b46341d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#abfb0a09bcbddb9753cb6b013b46341d3">GPMC_CONFIG4</a>&#160;&#160;&#160;(0x0C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a278285f12f64bf781941d8b322d4e1d1"></a><!-- doxytag: member="CPU.h::GPMC_CONFIG5" ref="a278285f12f64bf781941d8b322d4e1d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a278285f12f64bf781941d8b322d4e1d1">GPMC_CONFIG5</a>&#160;&#160;&#160;(0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5feaa72c8a9e848b801dd3631fdf71f6"></a><!-- doxytag: member="CPU.h::GPMC_CONFIG6" ref="a5feaa72c8a9e848b801dd3631fdf71f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a5feaa72c8a9e848b801dd3631fdf71f6">GPMC_CONFIG6</a>&#160;&#160;&#160;(0x14)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af0481fc975b5940caf31b23cc5cb6f0c"></a><!-- doxytag: member="CPU.h::GPMC_CONFIG7" ref="af0481fc975b5940caf31b23cc5cb6f0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#af0481fc975b5940caf31b23cc5cb6f0c">GPMC_CONFIG7</a>&#160;&#160;&#160;(0x18)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e5d68e9fa7b88079fd7a4dd87098661"></a><!-- doxytag: member="CPU.h::GPMC_CONFIG_CS0" ref="a3e5d68e9fa7b88079fd7a4dd87098661" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a3e5d68e9fa7b88079fd7a4dd87098661">GPMC_CONFIG_CS0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x60)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac35659647e35489b3d692cbd216d2616"></a><!-- doxytag: member="CPU.h::GPMC_CONFIG_WIDTH" ref="ac35659647e35489b3d692cbd216d2616" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ac35659647e35489b3d692cbd216d2616">GPMC_CONFIG_WIDTH</a>&#160;&#160;&#160;(0x30)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a694aedc91d6488c9399f8b1dac64aca2"></a><!-- doxytag: member="CPU.h::GPMC_ECC1_RESULT" ref="a694aedc91d6488c9399f8b1dac64aca2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a694aedc91d6488c9399f8b1dac64aca2">GPMC_ECC1_RESULT</a>&#160;&#160;&#160;(0x200)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aabab1a7e7a127baaf5f842b34eb34bf1"></a><!-- doxytag: member="CPU.h::GPMC_ECC2_RESULT" ref="aabab1a7e7a127baaf5f842b34eb34bf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aabab1a7e7a127baaf5f842b34eb34bf1">GPMC_ECC2_RESULT</a>&#160;&#160;&#160;(0x204)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c105e15a23d96c4ef369eac8f2ee2b5"></a><!-- doxytag: member="CPU.h::GPMC_ECC3_RESULT" ref="a6c105e15a23d96c4ef369eac8f2ee2b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a6c105e15a23d96c4ef369eac8f2ee2b5">GPMC_ECC3_RESULT</a>&#160;&#160;&#160;(0x208)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a83952109fe819854726e22f67d6c26c0"></a><!-- doxytag: member="CPU.h::GPMC_ECC4_RESULT" ref="a83952109fe819854726e22f67d6c26c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a83952109fe819854726e22f67d6c26c0">GPMC_ECC4_RESULT</a>&#160;&#160;&#160;(0x20C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="accada9f334f8e2d104580ab3c84ecd6a"></a><!-- doxytag: member="CPU.h::GPMC_ECC5_RESULT" ref="accada9f334f8e2d104580ab3c84ecd6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#accada9f334f8e2d104580ab3c84ecd6a">GPMC_ECC5_RESULT</a>&#160;&#160;&#160;(0x210)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac30ac595206c6aaee1b4823ef7480c36"></a><!-- doxytag: member="CPU.h::GPMC_ECC6_RESULT" ref="ac30ac595206c6aaee1b4823ef7480c36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ac30ac595206c6aaee1b4823ef7480c36">GPMC_ECC6_RESULT</a>&#160;&#160;&#160;(0x214)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d0a896a3b357d9972366dd7cfbf8211"></a><!-- doxytag: member="CPU.h::GPMC_ECC7_RESULT" ref="a9d0a896a3b357d9972366dd7cfbf8211" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a9d0a896a3b357d9972366dd7cfbf8211">GPMC_ECC7_RESULT</a>&#160;&#160;&#160;(0x218)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afcbd5b1cbf7f2f34b6b9c9d72d5c0aac"></a><!-- doxytag: member="CPU.h::GPMC_ECC8_RESULT" ref="afcbd5b1cbf7f2f34b6b9c9d72d5c0aac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#afcbd5b1cbf7f2f34b6b9c9d72d5c0aac">GPMC_ECC8_RESULT</a>&#160;&#160;&#160;(0x21C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a74983ffba26d6cc31c60d566d1ceb101"></a><!-- doxytag: member="CPU.h::GPMC_ECC9_RESULT" ref="a74983ffba26d6cc31c60d566d1ceb101" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a74983ffba26d6cc31c60d566d1ceb101">GPMC_ECC9_RESULT</a>&#160;&#160;&#160;(0x220)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9704bf9f802f27f4039dba0a57a761aa"></a><!-- doxytag: member="CPU.h::GPMC_ECC_CONFIG" ref="a9704bf9f802f27f4039dba0a57a761aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a9704bf9f802f27f4039dba0a57a761aa">GPMC_ECC_CONFIG</a>&#160;&#160;&#160;(0x1F4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a25bf4b1e36d83b08dc150446be4abdd3"></a><!-- doxytag: member="CPU.h::GPMC_ECC_CONTROL" ref="a25bf4b1e36d83b08dc150446be4abdd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a25bf4b1e36d83b08dc150446be4abdd3">GPMC_ECC_CONTROL</a>&#160;&#160;&#160;(0x1F8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5dfa27d34dae71c1f259b4caf1c8b995"></a><!-- doxytag: member="CPU.h::GPMC_ECC_SIZE_CONFIG" ref="a5dfa27d34dae71c1f259b4caf1c8b995" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a5dfa27d34dae71c1f259b4caf1c8b995">GPMC_ECC_SIZE_CONFIG</a>&#160;&#160;&#160;(0x1FC)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aefe9b8ca895fa8b52d521dcd90396b92"></a><!-- doxytag: member="CPU.h::GPMC_IRQENABLE" ref="aefe9b8ca895fa8b52d521dcd90396b92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aefe9b8ca895fa8b52d521dcd90396b92">GPMC_IRQENABLE</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x1C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9a19c8339123c030213472eda0b1294"></a><!-- doxytag: member="CPU.h::GPMC_IRQSTATUS" ref="ad9a19c8339123c030213472eda0b1294" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ad9a19c8339123c030213472eda0b1294">GPMC_IRQSTATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x18)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2be91342be7897662110d665595955c2"></a><!-- doxytag: member="CPU.h::GPMC_NAND_ADR" ref="a2be91342be7897662110d665595955c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a2be91342be7897662110d665595955c2">GPMC_NAND_ADR</a>&#160;&#160;&#160;(0x20)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a422782fd51744a909ec6a49275149748"></a><!-- doxytag: member="CPU.h::GPMC_NAND_CMD" ref="a422782fd51744a909ec6a49275149748" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a422782fd51744a909ec6a49275149748">GPMC_NAND_CMD</a>&#160;&#160;&#160;(0x1C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2749f3e3aa014b0b2e21079f0c13feda"></a><!-- doxytag: member="CPU.h::GPMC_NAND_DAT" ref="a2749f3e3aa014b0b2e21079f0c13feda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a2749f3e3aa014b0b2e21079f0c13feda">GPMC_NAND_DAT</a>&#160;&#160;&#160;(0x24)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac782b8db916e417f2783f222c057e438"></a><!-- doxytag: member="CPU.h::GPMC_READ_PERMISSION_0" ref="ac782b8db916e417f2783f222c057e438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ac782b8db916e417f2783f222c057e438">GPMC_READ_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aca86d4bf6e91b35cee9389c18facec16">PM_GPMC_BASE_ADDR_ARM</a> + 0x50)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afdf5fa0354a0a0d1e9c2fb546e0c0ea7"></a><!-- doxytag: member="CPU.h::GPMC_REQ_INFO_PERMISSION_0" ref="afdf5fa0354a0a0d1e9c2fb546e0c0ea7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#afdf5fa0354a0a0d1e9c2fb546e0c0ea7">GPMC_REQ_INFO_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aca86d4bf6e91b35cee9389c18facec16">PM_GPMC_BASE_ADDR_ARM</a> + 0x48)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a6486225351b878000168c12dd2dda6"></a><!-- doxytag: member="CPU.h::GPMC_STATUS" ref="a5a6486225351b878000168c12dd2dda6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a5a6486225351b878000168c12dd2dda6">GPMC_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x54)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a22eddee78f82d12ac286f85ff6935692"></a><!-- doxytag: member="CPU.h::GPMC_SYSCONFIG" ref="a22eddee78f82d12ac286f85ff6935692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a22eddee78f82d12ac286f85ff6935692">GPMC_SYSCONFIG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad50d35c1cbc87c25967c7212cabe9729"></a><!-- doxytag: member="CPU.h::GPMC_TIMEOUT_CONTROL" ref="ad50d35c1cbc87c25967c7212cabe9729" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ad50d35c1cbc87c25967c7212cabe9729">GPMC_TIMEOUT_CONTROL</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>+0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeee2658b58c74f66f74db77f104e39f6"></a><!-- doxytag: member="CPU.h::GPMC_WRITE_PERMISSION_0" ref="aeee2658b58c74f66f74db77f104e39f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aeee2658b58c74f66f74db77f104e39f6">GPMC_WRITE_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aca86d4bf6e91b35cee9389c18facec16">PM_GPMC_BASE_ADDR_ARM</a> + 0x58)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c3d3cc3a259f253545a7ddf808f9552"></a><!-- doxytag: member="CPU.h::GPT_EN" ref="a4c3d3cc3a259f253545a7ddf808f9552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a4c3d3cc3a259f253545a7ddf808f9552">GPT_EN</a>&#160;&#160;&#160;((0&lt;&lt;2)|BIT1|BIT0)	/* enable sys_clk NO-prescale /1 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d24abcdb5b811625349cf6ac0b71d53"></a><!-- doxytag: member="CPU.h::HS_DEVICE" ref="a4d24abcdb5b811625349cf6ac0b71d53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a4d24abcdb5b811625349cf6ac0b71d53">HS_DEVICE</a>&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a66296f9d58f8b45d17e1fe6025721a5f"></a><!-- doxytag: member="CPU.h::I2C_BASE1" ref="a66296f9d58f8b45d17e1fe6025721a5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a66296f9d58f8b45d17e1fe6025721a5f">I2C_BASE1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a87e647e01a8054be932d3b6ffe4ae2c7">OMAP34XX_CORE_L4_IO_BASE</a> + 0x70000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a55b451ca913cc4f4db655353389dcbdd"></a><!-- doxytag: member="CPU.h::I2C_BASE2" ref="a55b451ca913cc4f4db655353389dcbdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a55b451ca913cc4f4db655353389dcbdd">I2C_BASE2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a87e647e01a8054be932d3b6ffe4ae2c7">OMAP34XX_CORE_L4_IO_BASE</a> + 0x72000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c3760b0713f16bea6ed1e274c6023c7"></a><!-- doxytag: member="CPU.h::I2C_BASE3" ref="a9c3760b0713f16bea6ed1e274c6023c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a9c3760b0713f16bea6ed1e274c6023c7">I2C_BASE3</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a87e647e01a8054be932d3b6ffe4ae2c7">OMAP34XX_CORE_L4_IO_BASE</a> + 0x60000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af216b90099bb363c4eaa842e5fc0e8fe"></a><!-- doxytag: member="CPU.h::IVA2_READ_PERMISSION_0" ref="af216b90099bb363c4eaa842e5fc0e8fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#af216b90099bb363c4eaa842e5fc0e8fe">IVA2_READ_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x50)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e36b879467ffb8997fd66c5a875ebad"></a><!-- doxytag: member="CPU.h::IVA2_READ_PERMISSION_1" ref="a1e36b879467ffb8997fd66c5a875ebad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a1e36b879467ffb8997fd66c5a875ebad">IVA2_READ_PERMISSION_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x70)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af4152498e4774a023bfdf78536dfb437"></a><!-- doxytag: member="CPU.h::IVA2_READ_PERMISSION_2" ref="af4152498e4774a023bfdf78536dfb437" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#af4152498e4774a023bfdf78536dfb437">IVA2_READ_PERMISSION_2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x90)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f429ea20f2efd4e4bf8a93e03c1964d"></a><!-- doxytag: member="CPU.h::IVA2_READ_PERMISSION_3" ref="a4f429ea20f2efd4e4bf8a93e03c1964d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a4f429ea20f2efd4e4bf8a93e03c1964d">IVA2_READ_PERMISSION_3</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0xB0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5287adc6fee1cbd3def2c02c26b857e5"></a><!-- doxytag: member="CPU.h::IVA2_REQ_INFO_PERMISSION_0" ref="a5287adc6fee1cbd3def2c02c26b857e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a5287adc6fee1cbd3def2c02c26b857e5">IVA2_REQ_INFO_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x48)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f235b878952d883215890820137841a"></a><!-- doxytag: member="CPU.h::IVA2_REQ_INFO_PERMISSION_1" ref="a4f235b878952d883215890820137841a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a4f235b878952d883215890820137841a">IVA2_REQ_INFO_PERMISSION_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x68)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adb966709d6ec9d27c53e96ffd861ee0e"></a><!-- doxytag: member="CPU.h::IVA2_REQ_INFO_PERMISSION_2" ref="adb966709d6ec9d27c53e96ffd861ee0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#adb966709d6ec9d27c53e96ffd861ee0e">IVA2_REQ_INFO_PERMISSION_2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x88)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a321c225cb143b3ec99ae7caacfd4e2a3"></a><!-- doxytag: member="CPU.h::IVA2_REQ_INFO_PERMISSION_3" ref="a321c225cb143b3ec99ae7caacfd4e2a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a321c225cb143b3ec99ae7caacfd4e2a3">IVA2_REQ_INFO_PERMISSION_3</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0xA8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d1ba3caac764498b772d1a4601b67f3"></a><!-- doxytag: member="CPU.h::IVA2_WRITE_PERMISSION_0" ref="a5d1ba3caac764498b772d1a4601b67f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a5d1ba3caac764498b772d1a4601b67f3">IVA2_WRITE_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x58)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a95cf636ce46d0f5465f189c04b1898dd"></a><!-- doxytag: member="CPU.h::IVA2_WRITE_PERMISSION_1" ref="a95cf636ce46d0f5465f189c04b1898dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a95cf636ce46d0f5465f189c04b1898dd">IVA2_WRITE_PERMISSION_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x78)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad44bae201fa8a4c1686b21ae7450da59"></a><!-- doxytag: member="CPU.h::IVA2_WRITE_PERMISSION_2" ref="ad44bae201fa8a4c1686b21ae7450da59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ad44bae201fa8a4c1686b21ae7450da59">IVA2_WRITE_PERMISSION_2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0x98)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f6420eaf4349606de8957c1cbc5ecae"></a><!-- doxytag: member="CPU.h::IVA2_WRITE_PERMISSION_3" ref="a5f6420eaf4349606de8957c1cbc5ecae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a5f6420eaf4349606de8957c1cbc5ecae">IVA2_WRITE_PERMISSION_3</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a> + 0xB8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a757e22bdd3a89ad8a8422ce520fe7be3"></a><!-- doxytag: member="CPU.h::LOADDLL" ref="a757e22bdd3a89ad8a8422ce520fe7be3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a757e22bdd3a89ad8a8422ce520fe7be3">LOADDLL</a>&#160;&#160;&#160;BIT2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5842bc5538bc3ce1788992d52265f9dc"></a><!-- doxytag: member="CPU.h::NAND_BASE" ref="a5842bc5538bc3ce1788992d52265f9dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a5842bc5538bc3ce1788992d52265f9dc">NAND_BASE</a>&#160;&#160;&#160;0x30000000	/* NAND addr (actual size small port) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d6b065a1a26150a42e4cd2f331c1c54"></a><!-- doxytag: member="CPU.h::OCM_ADDR_MATCH_2" ref="a4d6b065a1a26150a42e4cd2f331c1c54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a4d6b065a1a26150a42e4cd2f331c1c54">OCM_ADDR_MATCH_2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6942215887007fe18f5fd00e3c72ab15">PM_OCM_RAM_BASE_ADDR_ARM</a> + 0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af689296ed9856272a72065ee9dff079d"></a><!-- doxytag: member="CPU.h::OCM_READ_PERMISSION_0" ref="af689296ed9856272a72065ee9dff079d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#af689296ed9856272a72065ee9dff079d">OCM_READ_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6942215887007fe18f5fd00e3c72ab15">PM_OCM_RAM_BASE_ADDR_ARM</a> + 0x50)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0414959536e21d529235c03b3b37022"></a><!-- doxytag: member="CPU.h::OCM_REQ_INFO_PERMISSION_0" ref="ac0414959536e21d529235c03b3b37022" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ac0414959536e21d529235c03b3b37022">OCM_REQ_INFO_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6942215887007fe18f5fd00e3c72ab15">PM_OCM_RAM_BASE_ADDR_ARM</a> + 0x48)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a351c81b2bd722a36fe20502e97bc93e7"></a><!-- doxytag: member="CPU.h::OCM_WRITE_PERMISSION_0" ref="a351c81b2bd722a36fe20502e97bc93e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a351c81b2bd722a36fe20502e97bc93e7">OCM_WRITE_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a6942215887007fe18f5fd00e3c72ab15">PM_OCM_RAM_BASE_ADDR_ARM</a> + 0x58)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a87e647e01a8054be932d3b6ffe4ae2c7"></a><!-- doxytag: member="CPU.h::OMAP34XX_CORE_L4_IO_BASE" ref="a87e647e01a8054be932d3b6ffe4ae2c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a87e647e01a8054be932d3b6ffe4ae2c7">OMAP34XX_CORE_L4_IO_BASE</a>&#160;&#160;&#160;0x48000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a67c44184619215440876d99fbf5a8d79"></a><!-- doxytag: member="CPU.h::OMAP34XX_CTRL_BASE" ref="a67c44184619215440876d99fbf5a8d79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a67c44184619215440876d99fbf5a8d79">OMAP34XX_CTRL_BASE</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a101ac6b541935994322e7008b018f6a4">OMAP34XX_L4_IO_BASE</a>+0x2000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4669fc21fe7188a2ae935a86d63fe6fe"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPIO1_BASE" ref="a4669fc21fe7188a2ae935a86d63fe6fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a4669fc21fe7188a2ae935a86d63fe6fe">OMAP34XX_GPIO1_BASE</a>&#160;&#160;&#160;0x48310000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a46cd3a972d3d68b22dad4b77a775726e"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPIO2_BASE" ref="a46cd3a972d3d68b22dad4b77a775726e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a46cd3a972d3d68b22dad4b77a775726e">OMAP34XX_GPIO2_BASE</a>&#160;&#160;&#160;0x49050000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2ab6aedd99aca9415517bf53c53d756"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPIO3_BASE" ref="ac2ab6aedd99aca9415517bf53c53d756" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ac2ab6aedd99aca9415517bf53c53d756">OMAP34XX_GPIO3_BASE</a>&#160;&#160;&#160;0x49052000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa348b51ffedfa340852b8ec7b18ef9ef"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPIO4_BASE" ref="aa348b51ffedfa340852b8ec7b18ef9ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aa348b51ffedfa340852b8ec7b18ef9ef">OMAP34XX_GPIO4_BASE</a>&#160;&#160;&#160;0x49054000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8fff0254d2e82d237e63ce1f57a1b51"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPIO5_BASE" ref="ae8fff0254d2e82d237e63ce1f57a1b51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="Leds_8c.html#ae8fff0254d2e82d237e63ce1f57a1b51">OMAP34XX_GPIO5_BASE</a>&#160;&#160;&#160;0x49056000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d7184d6d05fb1aae90cd4305554b600"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPIO6_BASE" ref="a2d7184d6d05fb1aae90cd4305554b600" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a2d7184d6d05fb1aae90cd4305554b600">OMAP34XX_GPIO6_BASE</a>&#160;&#160;&#160;0x49058000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afac7f77c5c9eb651a77fc83b2dcfc650"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPMC_BASE" ref="afac7f77c5c9eb651a77fc83b2dcfc650" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">OMAP34XX_GPMC_BASE</a>&#160;&#160;&#160;(0x6E000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a93c022d0fc5aaf7235447b323fa3bb75"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT1" ref="a93c022d0fc5aaf7235447b323fa3bb75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a93c022d0fc5aaf7235447b323fa3bb75">OMAP34XX_GPT1</a>&#160;&#160;&#160;0x48318000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4223595f1ff0e6ba1a8d631fc754620a"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT10" ref="a4223595f1ff0e6ba1a8d631fc754620a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a4223595f1ff0e6ba1a8d631fc754620a">OMAP34XX_GPT10</a>&#160;&#160;&#160;0x48086000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab5edc485c62a0e9de7a373c2d4a56202"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT11" ref="ab5edc485c62a0e9de7a373c2d4a56202" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ab5edc485c62a0e9de7a373c2d4a56202">OMAP34XX_GPT11</a>&#160;&#160;&#160;0x48088000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abc5708eb8f1e22d8089f367c89948832"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT12" ref="abc5708eb8f1e22d8089f367c89948832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#abc5708eb8f1e22d8089f367c89948832">OMAP34XX_GPT12</a>&#160;&#160;&#160;0x48304000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af145b9d2439f2606a7b4255388d56513"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT2" ref="af145b9d2439f2606a7b4255388d56513" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#af145b9d2439f2606a7b4255388d56513">OMAP34XX_GPT2</a>&#160;&#160;&#160;0x49032000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ae125d41075f3ecbe18dd32abfd2d98"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT3" ref="a7ae125d41075f3ecbe18dd32abfd2d98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a7ae125d41075f3ecbe18dd32abfd2d98">OMAP34XX_GPT3</a>&#160;&#160;&#160;0x49034000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="add3247949be6382a79bcfebc91addf7d"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT4" ref="add3247949be6382a79bcfebc91addf7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#add3247949be6382a79bcfebc91addf7d">OMAP34XX_GPT4</a>&#160;&#160;&#160;0x49036000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acf95acb0480ff20e689f6901be2813e3"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT5" ref="acf95acb0480ff20e689f6901be2813e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#acf95acb0480ff20e689f6901be2813e3">OMAP34XX_GPT5</a>&#160;&#160;&#160;0x49038000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ebe401717e6366b39cfd6a3fd047448"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT6" ref="a9ebe401717e6366b39cfd6a3fd047448" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a9ebe401717e6366b39cfd6a3fd047448">OMAP34XX_GPT6</a>&#160;&#160;&#160;0x4903A000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a612f5a61e4a3667da8ce100c3e8875dd"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT7" ref="a612f5a61e4a3667da8ce100c3e8875dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a612f5a61e4a3667da8ce100c3e8875dd">OMAP34XX_GPT7</a>&#160;&#160;&#160;0x4903C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9078158c67fa1ade49e172353a79759"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT8" ref="ad9078158c67fa1ade49e172353a79759" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ad9078158c67fa1ade49e172353a79759">OMAP34XX_GPT8</a>&#160;&#160;&#160;0x4903E000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7734ce210d84c8a2fe1ba2cc5146805a"></a><!-- doxytag: member="CPU.h::OMAP34XX_GPT9" ref="a7734ce210d84c8a2fe1ba2cc5146805a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a7734ce210d84c8a2fe1ba2cc5146805a">OMAP34XX_GPT9</a>&#160;&#160;&#160;0x49040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a101ac6b541935994322e7008b018f6a4"></a><!-- doxytag: member="CPU.h::OMAP34XX_L4_IO_BASE" ref="a101ac6b541935994322e7008b018f6a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a101ac6b541935994322e7008b018f6a4">OMAP34XX_L4_IO_BASE</a>&#160;&#160;&#160;<a class="el" href="CPU_8h.html#a87e647e01a8054be932d3b6ffe4ae2c7">OMAP34XX_CORE_L4_IO_BASE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adb9bb6f51b12ba24ec413a52ea6508d0"></a><!-- doxytag: member="CPU.h::OMAP34XX_L4_PER" ref="adb9bb6f51b12ba24ec413a52ea6508d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#adb9bb6f51b12ba24ec413a52ea6508d0">OMAP34XX_L4_PER</a>&#160;&#160;&#160;0x49000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6747dc48a610a7a39dfdf6e6bd595f6"></a><!-- doxytag: member="CPU.h::OMAP34XX_MCR" ref="ac6747dc48a610a7a39dfdf6e6bd595f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ac6747dc48a610a7a39dfdf6e6bd595f6">OMAP34XX_MCR</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a67c44184619215440876d99fbf5a8d79">OMAP34XX_CTRL_BASE</a> + 0x8C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9eb216e413ecef53a152fdab8fedb724"></a><!-- doxytag: member="CPU.h::OMAP34XX_SDRC_BASE" ref="a9eb216e413ecef53a152fdab8fedb724" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>&#160;&#160;&#160;0x6D000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f9c89f028afc0ad9070473faac29c2b"></a><!-- doxytag: member="CPU.h::OMAP34XX_SDRC_CS0" ref="a6f9c89f028afc0ad9070473faac29c2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a6f9c89f028afc0ad9070473faac29c2b">OMAP34XX_SDRC_CS0</a>&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6dcb842ce9d3785582459b61f6ddc3b6"></a><!-- doxytag: member="CPU.h::OMAP34XX_SDRC_CS1" ref="a6dcb842ce9d3785582459b61f6ddc3b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a6dcb842ce9d3785582459b61f6ddc3b6">OMAP34XX_SDRC_CS1</a>&#160;&#160;&#160;0xA0000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaba19466e1d9c942fe640b0c1f4833e8"></a><!-- doxytag: member="CPU.h::OMAP34XX_SMS_BASE" ref="aaba19466e1d9c942fe640b0c1f4833e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aaba19466e1d9c942fe640b0c1f4833e8">OMAP34XX_SMS_BASE</a>&#160;&#160;&#160;0x6C000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="add612ca89056ab1f8b344d6eeefbfddb"></a><!-- doxytag: member="CPU.h::OMAP34XX_TAP_BASE" ref="add612ca89056ab1f8b344d6eeefbfddb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#add612ca89056ab1f8b344d6eeefbfddb">OMAP34XX_TAP_BASE</a>&#160;&#160;&#160;(0x49000000)	/*giving some junk for virtio */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b3d1bcfcaa2222224eaffd2f6728e0e"></a><!-- doxytag: member="CPU.h::OMAP34XX_UART1" ref="a2b3d1bcfcaa2222224eaffd2f6728e0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a2b3d1bcfcaa2222224eaffd2f6728e0e">OMAP34XX_UART1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a101ac6b541935994322e7008b018f6a4">OMAP34XX_L4_IO_BASE</a>+0x6a000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae45c73c12549dd4c1cedb49f4bdd2c01"></a><!-- doxytag: member="CPU.h::OMAP34XX_UART2" ref="ae45c73c12549dd4c1cedb49f4bdd2c01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ae45c73c12549dd4c1cedb49f4bdd2c01">OMAP34XX_UART2</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a101ac6b541935994322e7008b018f6a4">OMAP34XX_L4_IO_BASE</a>+0x6c000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad41a0bb7c6d70d4951091507f8cc0997"></a><!-- doxytag: member="CPU.h::OMAP34XX_UART3" ref="ad41a0bb7c6d70d4951091507f8cc0997" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ad41a0bb7c6d70d4951091507f8cc0997">OMAP34XX_UART3</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#adb9bb6f51b12ba24ec413a52ea6508d0">OMAP34XX_L4_PER</a>+0x20000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa25214996ecf2090246a2c492e724679"></a><!-- doxytag: member="CPU.h::OMAP34XX_WAKEUP_L4_IO_BASE" ref="aa25214996ecf2090246a2c492e724679" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aa25214996ecf2090246a2c492e724679">OMAP34XX_WAKEUP_L4_IO_BASE</a>&#160;&#160;&#160;0x48300000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a12a395587c6d102f2c9b1c0cdabea4bd"></a><!-- doxytag: member="CPU.h::ONENAND_MAP" ref="a12a395587c6d102f2c9b1c0cdabea4bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a12a395587c6d102f2c9b1c0cdabea4bd">ONENAND_MAP</a>&#160;&#160;&#160;0x20000000	/* OneNand addr (actual size small port */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab31b4e533cc592d89115a36f510f0605"></a><!-- doxytag: member="CPU.h::PISMO2_BASE" ref="ab31b4e533cc592d89115a36f510f0605" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ab31b4e533cc592d89115a36f510f0605">PISMO2_BASE</a>&#160;&#160;&#160;0x18000000	/* PISMO2 CS1/2 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aca86d4bf6e91b35cee9389c18facec16"></a><!-- doxytag: member="CPU.h::PM_GPMC_BASE_ADDR_ARM" ref="aca86d4bf6e91b35cee9389c18facec16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aca86d4bf6e91b35cee9389c18facec16">PM_GPMC_BASE_ADDR_ARM</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x12400)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ad21f29bcb3f278cfe2643c33053e04"></a><!-- doxytag: member="CPU.h::PM_IVA2_BASE_ADDR_ARM" ref="a6ad21f29bcb3f278cfe2643c33053e04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">PM_IVA2_BASE_ADDR_ARM</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x14000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6942215887007fe18f5fd00e3c72ab15"></a><!-- doxytag: member="CPU.h::PM_OCM_RAM_BASE_ADDR_ARM" ref="a6942215887007fe18f5fd00e3c72ab15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a6942215887007fe18f5fd00e3c72ab15">PM_OCM_RAM_BASE_ADDR_ARM</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x12800)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6ba3c8bfa435c2138135764e31c4dbe"></a><!-- doxytag: member="CPU.h::PM_OCM_ROM_BASE_ADDR_ARM" ref="ab6ba3c8bfa435c2138135764e31c4dbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ab6ba3c8bfa435c2138135764e31c4dbe">PM_OCM_ROM_BASE_ADDR_ARM</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x12C00)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0783ae7569fb93ec2cd1222a28087281"></a><!-- doxytag: member="CPU.h::PM_RT_APE_BASE_ADDR_ARM" ref="a0783ae7569fb93ec2cd1222a28087281" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a0783ae7569fb93ec2cd1222a28087281">PM_RT_APE_BASE_ADDR_ARM</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a> + 0x10000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad1cabae3a0b7f5f3505512ec5a005ddd"></a><!-- doxytag: member="CPU.h::PRM_CLKSEL" ref="ad1cabae3a0b7f5f3505512ec5a005ddd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ad1cabae3a0b7f5f3505512ec5a005ddd">PRM_CLKSEL</a>&#160;&#160;&#160;0x48306d40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adc80e3000d8ed668b616edbe291d6eba"></a><!-- doxytag: member="CPU.h::PRM_CLKSRC_CTRL" ref="adc80e3000d8ed668b616edbe291d6eba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#adc80e3000d8ed668b616edbe291d6eba">PRM_CLKSRC_CTRL</a>&#160;&#160;&#160;0x48307270</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a20c3da178a13f0fd70e4586dc481d147"></a><!-- doxytag: member="CPU.h::PRM_RSTCTRL" ref="a20c3da178a13f0fd70e4586dc481d147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a20c3da178a13f0fd70e4586dc481d147">PRM_RSTCTRL</a>&#160;&#160;&#160;0x48307250</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="affb0817785a80b982855c886f3789783"></a><!-- doxytag: member="CPU.h::PRODUCTION_ID" ref="affb0817785a80b982855c886f3789783" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#affb0817785a80b982855c886f3789783">PRODUCTION_ID</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#add612ca89056ab1f8b344d6eeefbfddb">OMAP34XX_TAP_BASE</a>+0x208)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5520974d5c0f90975640a757482ea41d"></a><!-- doxytag: member="CPU.h::REF_ON_IDLE" ref="a5520974d5c0f90975640a757482ea41d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a5520974d5c0f90975640a757482ea41d">REF_ON_IDLE</a>&#160;&#160;&#160;(0x1 &lt;&lt; 6)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae971c7538766845d9003b4678b78aba8"></a><!-- doxytag: member="CPU.h::RT_ADDR_MATCH_1" ref="ae971c7538766845d9003b4678b78aba8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ae971c7538766845d9003b4678b78aba8">RT_ADDR_MATCH_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a0783ae7569fb93ec2cd1222a28087281">PM_RT_APE_BASE_ADDR_ARM</a> + 0x60)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a20c5a011d9fa0118786050673b072bfd"></a><!-- doxytag: member="CPU.h::RT_READ_PERMISSION_0" ref="a20c5a011d9fa0118786050673b072bfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a20c5a011d9fa0118786050673b072bfd">RT_READ_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a0783ae7569fb93ec2cd1222a28087281">PM_RT_APE_BASE_ADDR_ARM</a> + 0x50)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a22cfe2253683e0efbecbadf75faa580b"></a><!-- doxytag: member="CPU.h::RT_REQ_INFO_PERMISSION_1" ref="a22cfe2253683e0efbecbadf75faa580b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a22cfe2253683e0efbecbadf75faa580b">RT_REQ_INFO_PERMISSION_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a0783ae7569fb93ec2cd1222a28087281">PM_RT_APE_BASE_ADDR_ARM</a> + 0x68)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a21b02833119f2bf19eb4cd58cbc44c4c"></a><!-- doxytag: member="CPU.h::RT_WRITE_PERMISSION_0" ref="a21b02833119f2bf19eb4cd58cbc44c4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a21b02833119f2bf19eb4cd58cbc44c4c">RT_WRITE_PERMISSION_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a0783ae7569fb93ec2cd1222a28087281">PM_RT_APE_BASE_ADDR_ARM</a> + 0x58)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1784f3055132dbec6a455231a3bae377"></a><!-- doxytag: member="CPU.h::S32K_CR" ref="a1784f3055132dbec6a455231a3bae377" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a1784f3055132dbec6a455231a3bae377">S32K_CR</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aaa09f8c06a7d4614243db848f48352fb">SYNC_32KTIMER_BASE</a>+0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3927c463a2f19ff54b1b3f9554187a96"></a><!-- doxytag: member="CPU.h::SDRC_ACTIM_CTRLA_0" ref="a3927c463a2f19ff54b1b3f9554187a96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a3927c463a2f19ff54b1b3f9554187a96">SDRC_ACTIM_CTRLA_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x9C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af718a5a771d95054896cbeb5727d206a"></a><!-- doxytag: member="CPU.h::SDRC_ACTIM_CTRLA_1" ref="af718a5a771d95054896cbeb5727d206a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#af718a5a771d95054896cbeb5727d206a">SDRC_ACTIM_CTRLA_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xC4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a414e6c0e4bca96f501a22d7f7e049710"></a><!-- doxytag: member="CPU.h::SDRC_ACTIM_CTRLB_0" ref="a414e6c0e4bca96f501a22d7f7e049710" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a414e6c0e4bca96f501a22d7f7e049710">SDRC_ACTIM_CTRLB_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xA0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a94e9dc3a1ba7c9cf50ef96556f88ab80"></a><!-- doxytag: member="CPU.h::SDRC_ACTIM_CTRLB_1" ref="a94e9dc3a1ba7c9cf50ef96556f88ab80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a94e9dc3a1ba7c9cf50ef96556f88ab80">SDRC_ACTIM_CTRLB_1</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xC8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a28dc5f238f2b564a481ac8383f968193"></a><!-- doxytag: member="CPU.h::SDRC_CS_CFG" ref="a28dc5f238f2b564a481ac8383f968193" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a28dc5f238f2b564a481ac8383f968193">SDRC_CS_CFG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x40)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a02ffec8618934295a288388ef542b79d"></a><!-- doxytag: member="CPU.h::SDRC_DLLA_CTRL" ref="a02ffec8618934295a288388ef542b79d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a02ffec8618934295a288388ef542b79d">SDRC_DLLA_CTRL</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x60)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a74c20b1a57b6cd8f3f24537d924e2f60"></a><!-- doxytag: member="CPU.h::SDRC_DLLA_STATUS" ref="a74c20b1a57b6cd8f3f24537d924e2f60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a74c20b1a57b6cd8f3f24537d924e2f60">SDRC_DLLA_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x64)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a13205f55ff29ab376ee9d18bd2c771e4"></a><!-- doxytag: member="CPU.h::SDRC_DLLB_CTRL" ref="a13205f55ff29ab376ee9d18bd2c771e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a13205f55ff29ab376ee9d18bd2c771e4">SDRC_DLLB_CTRL</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x68)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aafa96b22af6519baa5afe5acf33b2bb9"></a><!-- doxytag: member="CPU.h::SDRC_DLLB_STATUS" ref="aafa96b22af6519baa5afe5acf33b2bb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aafa96b22af6519baa5afe5acf33b2bb9">SDRC_DLLB_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x6C)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a80ec5bb0e29e450053708db5d4ad5dcf"></a><!-- doxytag: member="CPU.h::SDRC_MANUAL_0" ref="a80ec5bb0e29e450053708db5d4ad5dcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a80ec5bb0e29e450053708db5d4ad5dcf">SDRC_MANUAL_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xA8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2cc314b421cd60264a59337e0d219833"></a><!-- doxytag: member="CPU.h::SDRC_MCFG_0" ref="a2cc314b421cd60264a59337e0d219833" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a2cc314b421cd60264a59337e0d219833">SDRC_MCFG_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x80)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af41e06f520eedbf083945876f2276e9a"></a><!-- doxytag: member="CPU.h::SDRC_MR_0" ref="af41e06f520eedbf083945876f2276e9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#af41e06f520eedbf083945876f2276e9a">SDRC_MR_0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x84)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af1f69f0b4b9614a23617e9a014ff0673"></a><!-- doxytag: member="CPU.h::SDRC_POWER" ref="af1f69f0b4b9614a23617e9a014ff0673" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#af1f69f0b4b9614a23617e9a014ff0673">SDRC_POWER</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x70)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a951d12b3f603d74e85fbd17dce21a217"></a><!-- doxytag: member="CPU.h::SDRC_RFR_CTRL" ref="a951d12b3f603d74e85fbd17dce21a217" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a951d12b3f603d74e85fbd17dce21a217">SDRC_RFR_CTRL</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xA4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a951d12b3f603d74e85fbd17dce21a217"></a><!-- doxytag: member="CPU.h::SDRC_RFR_CTRL" ref="a951d12b3f603d74e85fbd17dce21a217" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a951d12b3f603d74e85fbd17dce21a217">SDRC_RFR_CTRL</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0xA4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a20469e7e1ae651628dbcdda16901ed30"></a><!-- doxytag: member="CPU.h::SDRC_SHARING" ref="a20469e7e1ae651628dbcdda16901ed30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a20469e7e1ae651628dbcdda16901ed30">SDRC_SHARING</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x44)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5b7403262bcb25f0ab5e0fbf7fd2db4"></a><!-- doxytag: member="CPU.h::SDRC_STATUS" ref="ac5b7403262bcb25f0ab5e0fbf7fd2db4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ac5b7403262bcb25f0ab5e0fbf7fd2db4">SDRC_STATUS</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x14)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a077177878b858e41e32e773562e20b"></a><!-- doxytag: member="CPU.h::SDRC_SYSCONFIG" ref="a9a077177878b858e41e32e773562e20b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a9a077177878b858e41e32e773562e20b">SDRC_SYSCONFIG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">OMAP34XX_SDRC_BASE</a>+0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a13641089657d5ed3820bf8046122f987"></a><!-- doxytag: member="CPU.h::SMART_IDLE" ref="a13641089657d5ed3820bf8046122f987" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a13641089657d5ed3820bf8046122f987">SMART_IDLE</a>&#160;&#160;&#160;(0x2 &lt;&lt; 3)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4dde2c8d38f81767a9d801f9d9a00940"></a><!-- doxytag: member="CPU.h::SMS_CLASS_ARB0" ref="a4dde2c8d38f81767a9d801f9d9a00940" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a4dde2c8d38f81767a9d801f9d9a00940">SMS_CLASS_ARB0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aaba19466e1d9c942fe640b0c1f4833e8">OMAP34XX_SMS_BASE</a>+0xD0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ff3f8a6c01e0f34721bbeca42a19f15"></a><!-- doxytag: member="CPU.h::SMS_RG_ATT0" ref="a5ff3f8a6c01e0f34721bbeca42a19f15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a5ff3f8a6c01e0f34721bbeca42a19f15">SMS_RG_ATT0</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aaba19466e1d9c942fe640b0c1f4833e8">OMAP34XX_SMS_BASE</a>+0x48)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6353566f97358453afaa484820f07d5d"></a><!-- doxytag: member="CPU.h::SMS_SYSCONFIG" ref="a6353566f97358453afaa484820f07d5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a6353566f97358453afaa484820f07d5d">SMS_SYSCONFIG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#aaba19466e1d9c942fe640b0c1f4833e8">OMAP34XX_SMS_BASE</a>+0x10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a16e98f6b4ccdbdaf280bf939fcb34e5b"></a><!-- doxytag: member="CPU.h::SMX_APE_BASE" ref="a16e98f6b4ccdbdaf280bf939fcb34e5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">SMX_APE_BASE</a>&#160;&#160;&#160;0x68000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6f1e19a96edc95c89342b63605aaaf30"></a><!-- doxytag: member="CPU.h::SOFTRESET" ref="a6f1e19a96edc95c89342b63605aaaf30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a6f1e19a96edc95c89342b63605aaaf30">SOFTRESET</a>&#160;&#160;&#160;BIT1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa09f8c06a7d4614243db848f48352fb"></a><!-- doxytag: member="CPU.h::SYNC_32KTIMER_BASE" ref="aaa09f8c06a7d4614243db848f48352fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aaa09f8c06a7d4614243db848f48352fb">SYNC_32KTIMER_BASE</a>&#160;&#160;&#160;(0x48320000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a61f2e99e9753e2ac4199e0a162396349"></a><!-- doxytag: member="CPU.h::TAP_IDCODE_REG" ref="a61f2e99e9753e2ac4199e0a162396349" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a61f2e99e9753e2ac4199e0a162396349">TAP_IDCODE_REG</a>&#160;&#160;&#160;(<a class="el" href="CPU_8h.html#add612ca89056ab1f8b344d6eeefbfddb">OMAP34XX_TAP_BASE</a>+0x204)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab18f005fb83be382ca8ec03e43fa9e4e"></a><!-- doxytag: member="CPU.h::TCAR1" ref="ab18f005fb83be382ca8ec03e43fa9e4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ab18f005fb83be382ca8ec03e43fa9e4e">TCAR1</a>&#160;&#160;&#160;0x3c	/* r */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a47554807f4e78aa2c54c635180b1b552"></a><!-- doxytag: member="CPU.h::TCAR2" ref="a47554807f4e78aa2c54c635180b1b552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a47554807f4e78aa2c54c635180b1b552">TCAR2</a>&#160;&#160;&#160;0x44	/* r */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1633e3c4b1008028bafbaf9ead543605"></a><!-- doxytag: member="CPU.h::TCLR" ref="a1633e3c4b1008028bafbaf9ead543605" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a1633e3c4b1008028bafbaf9ead543605">TCLR</a>&#160;&#160;&#160;0x24	/* rw */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a05361e9978e1ae3b719b8073f21d6cbb"></a><!-- doxytag: member="CPU.h::TCRR" ref="a05361e9978e1ae3b719b8073f21d6cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a05361e9978e1ae3b719b8073f21d6cbb">TCRR</a>&#160;&#160;&#160;0x28	/* rw */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a365332296daa72d49ad7e842abcc3445"></a><!-- doxytag: member="CPU.h::TIDR" ref="a365332296daa72d49ad7e842abcc3445" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a365332296daa72d49ad7e842abcc3445">TIDR</a>&#160;&#160;&#160;0x0	/* r */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e6632079b50a4532430b77cb7a80e4c"></a><!-- doxytag: member="CPU.h::TIER" ref="a3e6632079b50a4532430b77cb7a80e4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a3e6632079b50a4532430b77cb7a80e4c">TIER</a>&#160;&#160;&#160;0x1C	/* rw */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a874c39b40f93a42580bb5ccdbba00b34"></a><!-- doxytag: member="CPU.h::TIOCP_CFG" ref="a874c39b40f93a42580bb5ccdbba00b34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a874c39b40f93a42580bb5ccdbba00b34">TIOCP_CFG</a>&#160;&#160;&#160;0x10	/* rw */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5666ee6e97697b806ba7aefd34ffbe14"></a><!-- doxytag: member="CPU.h::TISR" ref="a5666ee6e97697b806ba7aefd34ffbe14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a5666ee6e97697b806ba7aefd34ffbe14">TISR</a>&#160;&#160;&#160;0x18	/* rw */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a35ef64e79ed660d1dbd5199c4f998414"></a><!-- doxytag: member="CPU.h::TISTAT" ref="a35ef64e79ed660d1dbd5199c4f998414" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a35ef64e79ed660d1dbd5199c4f998414">TISTAT</a>&#160;&#160;&#160;0x14	/* r */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8a55421cff8277e11021a6e7c786dac"></a><!-- doxytag: member="CPU.h::TLDR" ref="aa8a55421cff8277e11021a6e7c786dac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#aa8a55421cff8277e11021a6e7c786dac">TLDR</a>&#160;&#160;&#160;0x2C	/* rw */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a12bd54a0194001ff98a00234da7e3e22"></a><!-- doxytag: member="CPU.h::TMAR" ref="a12bd54a0194001ff98a00234da7e3e22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a12bd54a0194001ff98a00234da7e3e22">TMAR</a>&#160;&#160;&#160;0x38	/* rw */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a87ddae1eb720b85686548a7e85a81678"></a><!-- doxytag: member="CPU.h::TSICR" ref="a87ddae1eb720b85686548a7e85a81678" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a87ddae1eb720b85686548a7e85a81678">TSICR</a>&#160;&#160;&#160;0x40	/* rw */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afd2ca0824edbdab1df5190b09534e509"></a><!-- doxytag: member="CPU.h::TST_DEVICE" ref="afd2ca0824edbdab1df5190b09534e509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#afd2ca0824edbdab1df5190b09534e509">TST_DEVICE</a>&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ace40d7e9b8caad71aee7b7c246444b83"></a><!-- doxytag: member="CPU.h::TTGR" ref="ace40d7e9b8caad71aee7b7c246444b83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ace40d7e9b8caad71aee7b7c246444b83">TTGR</a>&#160;&#160;&#160;0x30	/* rw */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a307a91ea1852537cecd447d39f938a2e"></a><!-- doxytag: member="CPU.h::TWER" ref="a307a91ea1852537cecd447d39f938a2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a307a91ea1852537cecd447d39f938a2e">TWER</a>&#160;&#160;&#160;0x20	/* rw */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9544feecddc82a94309cc89774f1bdb5"></a><!-- doxytag: member="CPU.h::TWPS" ref="a9544feecddc82a94309cc89774f1bdb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a9544feecddc82a94309cc89774f1bdb5">TWPS</a>&#160;&#160;&#160;0x34	/* r */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3371196c16ca908db6f3d9d47ceb5150"></a><!-- doxytag: member="CPU.h::WAKEUPPROC" ref="a3371196c16ca908db6f3d9d47ceb5150" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a3371196c16ca908db6f3d9d47ceb5150">WAKEUPPROC</a>&#160;&#160;&#160;BIT26</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acf67bbbb3de7392d8dacd51f87e51bd6"></a><!-- doxytag: member="CPU.h::WD1_BASE" ref="acf67bbbb3de7392d8dacd51f87e51bd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#acf67bbbb3de7392d8dacd51f87e51bd6">WD1_BASE</a>&#160;&#160;&#160;(0x4830C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acb85fbd029c5c15a525716eaff403ddc"></a><!-- doxytag: member="CPU.h::WD2_BASE" ref="acb85fbd029c5c15a525716eaff403ddc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#acb85fbd029c5c15a525716eaff403ddc">WD2_BASE</a>&#160;&#160;&#160;(0x48314000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a53a6f79dbaa241570830c9a8cf4e1a13"></a><!-- doxytag: member="CPU.h::WD3_BASE" ref="a53a6f79dbaa241570830c9a8cf4e1a13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a53a6f79dbaa241570830c9a8cf4e1a13">WD3_BASE</a>&#160;&#160;&#160;(0x49030000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a77f538d10b4b158b5e9911bf3cc2cb41"></a><!-- doxytag: member="CPU.h::WD_UNLOCK1" ref="a77f538d10b4b158b5e9911bf3cc2cb41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a77f538d10b4b158b5e9911bf3cc2cb41">WD_UNLOCK1</a>&#160;&#160;&#160;0xAAAA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e871efbbc63c4b6be5985841fc8a9e9"></a><!-- doxytag: member="CPU.h::WD_UNLOCK2" ref="a4e871efbbc63c4b6be5985841fc8a9e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a4e871efbbc63c4b6be5985841fc8a9e9">WD_UNLOCK2</a>&#160;&#160;&#160;0x5555</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad42f5ad2dce3dc8350fb07d7d275dfeb"></a><!-- doxytag: member="CPU.h::WSPR" ref="ad42f5ad2dce3dc8350fb07d7d275dfeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#ad42f5ad2dce3dc8350fb07d7d275dfeb">WSPR</a>&#160;&#160;&#160;0x48	/* rw */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a34dc3668e93ce627e42b669958fc869f"></a><!-- doxytag: member="CPU.h::WWPS" ref="a34dc3668e93ce627e42b669958fc869f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="CPU_8h.html#a34dc3668e93ce627e42b669958fc869f">WWPS</a>&#160;&#160;&#160;0x34	/* r */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 9 2012 18:20:39 for phaser by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
