`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: COLLEGE OF VLSI
// Engineer: ABHISHEK KUMAR KUSHWAHA
// 
// Create Date: 21.03.2024 01:29:44
// Design Name: 
// Module Name: read_comments_as_HDL
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: using "AND" gate logic to test "read_comments_as_HDL" synthesis directive 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

// synthesis read_comments_as_HDL on
//module read_comments_as_HDL(
//input a, b,
//output y

//    );
//    assign y = a&b;
//endmodule
// synthesis read_comments_as_HDL off