Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  8 14:06:52 2021
| Host         : DESKTOP-5AR01AB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_display_ctrl_timing_summary_routed.rpt -pb led_display_ctrl_timing_summary_routed.pb -rpx led_display_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : led_display_ctrl
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.871        0.000                      0                  185        0.183        0.000                      0                  185        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.871        0.000                      0                  185        0.183        0.000                      0                  185        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 slice_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slice_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.178ns (24.204%)  route 3.689ns (75.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X7Y170         FDCE                                         r  slice_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDCE (Prop_fdce_C_Q)         0.456     5.994 f  slice_cnt_reg[10]/Q
                         net (fo=7, routed)           1.277     7.271    slice_cnt_reg[10]
    SLICE_X6Y169         LUT2 (Prop_lut2_I0_O)        0.146     7.417 f  slice_cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     7.723    slice_cnt[0]_i_9_n_0
    SLICE_X6Y170         LUT6 (Prop_lut6_I5_O)        0.328     8.051 f  slice_cnt[0]_i_7/O
                         net (fo=1, routed)           0.590     8.641    slice_cnt[0]_i_7_n_0
    SLICE_X6Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.765 r  slice_cnt[0]_i_3/O
                         net (fo=8, routed)           0.516     9.281    slice_cnt[0]_i_3_n_0
    SLICE_X6Y172         LUT2 (Prop_lut2_I1_O)        0.124     9.405 r  slice_cnt[0]_i_1/O
                         net (fo=21, routed)          1.000    10.405    slice_cnt[0]_i_1_n_0
    SLICE_X7Y168         FDCE                                         r  slice_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X7Y168         FDCE                                         r  slice_cnt_reg[0]/C
                         clock pessimism              0.284    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X7Y168         FDCE (Setup_fdce_C_CE)      -0.205    15.276    slice_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 slice_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slice_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.178ns (24.204%)  route 3.689ns (75.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X7Y170         FDCE                                         r  slice_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDCE (Prop_fdce_C_Q)         0.456     5.994 f  slice_cnt_reg[10]/Q
                         net (fo=7, routed)           1.277     7.271    slice_cnt_reg[10]
    SLICE_X6Y169         LUT2 (Prop_lut2_I0_O)        0.146     7.417 f  slice_cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     7.723    slice_cnt[0]_i_9_n_0
    SLICE_X6Y170         LUT6 (Prop_lut6_I5_O)        0.328     8.051 f  slice_cnt[0]_i_7/O
                         net (fo=1, routed)           0.590     8.641    slice_cnt[0]_i_7_n_0
    SLICE_X6Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.765 r  slice_cnt[0]_i_3/O
                         net (fo=8, routed)           0.516     9.281    slice_cnt[0]_i_3_n_0
    SLICE_X6Y172         LUT2 (Prop_lut2_I1_O)        0.124     9.405 r  slice_cnt[0]_i_1/O
                         net (fo=21, routed)          1.000    10.405    slice_cnt[0]_i_1_n_0
    SLICE_X7Y168         FDCE                                         r  slice_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X7Y168         FDCE                                         r  slice_cnt_reg[1]/C
                         clock pessimism              0.284    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X7Y168         FDCE (Setup_fdce_C_CE)      -0.205    15.276    slice_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 slice_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slice_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.178ns (24.204%)  route 3.689ns (75.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X7Y170         FDCE                                         r  slice_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDCE (Prop_fdce_C_Q)         0.456     5.994 f  slice_cnt_reg[10]/Q
                         net (fo=7, routed)           1.277     7.271    slice_cnt_reg[10]
    SLICE_X6Y169         LUT2 (Prop_lut2_I0_O)        0.146     7.417 f  slice_cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     7.723    slice_cnt[0]_i_9_n_0
    SLICE_X6Y170         LUT6 (Prop_lut6_I5_O)        0.328     8.051 f  slice_cnt[0]_i_7/O
                         net (fo=1, routed)           0.590     8.641    slice_cnt[0]_i_7_n_0
    SLICE_X6Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.765 r  slice_cnt[0]_i_3/O
                         net (fo=8, routed)           0.516     9.281    slice_cnt[0]_i_3_n_0
    SLICE_X6Y172         LUT2 (Prop_lut2_I1_O)        0.124     9.405 r  slice_cnt[0]_i_1/O
                         net (fo=21, routed)          1.000    10.405    slice_cnt[0]_i_1_n_0
    SLICE_X7Y168         FDCE                                         r  slice_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X7Y168         FDCE                                         r  slice_cnt_reg[2]/C
                         clock pessimism              0.284    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X7Y168         FDCE (Setup_fdce_C_CE)      -0.205    15.276    slice_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 slice_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slice_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 1.178ns (24.204%)  route 3.689ns (75.796%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X7Y170         FDCE                                         r  slice_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDCE (Prop_fdce_C_Q)         0.456     5.994 f  slice_cnt_reg[10]/Q
                         net (fo=7, routed)           1.277     7.271    slice_cnt_reg[10]
    SLICE_X6Y169         LUT2 (Prop_lut2_I0_O)        0.146     7.417 f  slice_cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     7.723    slice_cnt[0]_i_9_n_0
    SLICE_X6Y170         LUT6 (Prop_lut6_I5_O)        0.328     8.051 f  slice_cnt[0]_i_7/O
                         net (fo=1, routed)           0.590     8.641    slice_cnt[0]_i_7_n_0
    SLICE_X6Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.765 r  slice_cnt[0]_i_3/O
                         net (fo=8, routed)           0.516     9.281    slice_cnt[0]_i_3_n_0
    SLICE_X6Y172         LUT2 (Prop_lut2_I1_O)        0.124     9.405 r  slice_cnt[0]_i_1/O
                         net (fo=21, routed)          1.000    10.405    slice_cnt[0]_i_1_n_0
    SLICE_X7Y168         FDCE                                         r  slice_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.756    15.232    clk_IBUF_BUFG
    SLICE_X7Y168         FDCE                                         r  slice_cnt_reg[3]/C
                         clock pessimism              0.284    15.516    
                         clock uncertainty           -0.035    15.481    
    SLICE_X7Y168         FDCE (Setup_fdce_C_CE)      -0.205    15.276    slice_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 slice_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slice_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 2.179ns (43.454%)  route 2.835ns (56.546%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.227ns = ( 15.227 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X7Y170         FDCE                                         r  slice_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDCE (Prop_fdce_C_Q)         0.456     5.994 r  slice_cnt_reg[10]/Q
                         net (fo=7, routed)           1.277     7.271    slice_cnt_reg[10]
    SLICE_X6Y169         LUT2 (Prop_lut2_I0_O)        0.146     7.417 r  slice_cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     7.723    slice_cnt[0]_i_9_n_0
    SLICE_X6Y170         LUT6 (Prop_lut6_I5_O)        0.328     8.051 r  slice_cnt[0]_i_7/O
                         net (fo=1, routed)           0.590     8.641    slice_cnt[0]_i_7_n_0
    SLICE_X6Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.765 f  slice_cnt[0]_i_3/O
                         net (fo=8, routed)           0.662     9.427    slice_cnt[0]_i_3_n_0
    SLICE_X7Y170         LUT2 (Prop_lut2_I1_O)        0.124     9.551 r  slice_cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     9.551    slice_cnt[8]_i_3_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.101 r  slice_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    slice_cnt_reg[8]_i_1_n_0
    SLICE_X7Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  slice_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    slice_cnt_reg[12]_i_1_n_0
    SLICE_X7Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.329 r  slice_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    slice_cnt_reg[16]_i_1_n_0
    SLICE_X7Y173         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.552 r  slice_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.552    slice_cnt_reg[20]_i_1_n_7
    SLICE_X7Y173         FDCE                                         r  slice_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.751    15.227    clk_IBUF_BUFG
    SLICE_X7Y173         FDCE                                         r  slice_cnt_reg[20]/C
                         clock pessimism              0.284    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X7Y173         FDCE (Setup_fdce_C_D)        0.062    15.538    slice_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.538    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 slice_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slice_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 2.176ns (43.420%)  route 2.835ns (56.580%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 15.228 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X7Y170         FDCE                                         r  slice_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDCE (Prop_fdce_C_Q)         0.456     5.994 r  slice_cnt_reg[10]/Q
                         net (fo=7, routed)           1.277     7.271    slice_cnt_reg[10]
    SLICE_X6Y169         LUT2 (Prop_lut2_I0_O)        0.146     7.417 r  slice_cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     7.723    slice_cnt[0]_i_9_n_0
    SLICE_X6Y170         LUT6 (Prop_lut6_I5_O)        0.328     8.051 r  slice_cnt[0]_i_7/O
                         net (fo=1, routed)           0.590     8.641    slice_cnt[0]_i_7_n_0
    SLICE_X6Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.765 f  slice_cnt[0]_i_3/O
                         net (fo=8, routed)           0.662     9.427    slice_cnt[0]_i_3_n_0
    SLICE_X7Y170         LUT2 (Prop_lut2_I1_O)        0.124     9.551 r  slice_cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     9.551    slice_cnt[8]_i_3_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.101 r  slice_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    slice_cnt_reg[8]_i_1_n_0
    SLICE_X7Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  slice_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    slice_cnt_reg[12]_i_1_n_0
    SLICE_X7Y172         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.549 r  slice_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.549    slice_cnt_reg[16]_i_1_n_6
    SLICE_X7Y172         FDCE                                         r  slice_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.752    15.228    clk_IBUF_BUFG
    SLICE_X7Y172         FDCE                                         r  slice_cnt_reg[17]/C
                         clock pessimism              0.284    15.512    
                         clock uncertainty           -0.035    15.477    
    SLICE_X7Y172         FDCE (Setup_fdce_C_D)        0.062    15.539    slice_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.539    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 ten_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ten_cnt_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 2.495ns (49.983%)  route 2.497ns (50.017%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 15.228 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X0Y170         FDCE                                         r  ten_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDCE (Prop_fdce_C_Q)         0.456     5.995 r  ten_cnt_reg[12]/Q
                         net (fo=4, routed)           0.889     6.884    ten_cnt_reg[12]
    SLICE_X1Y172         LUT2 (Prop_lut2_I0_O)        0.124     7.008 r  ten_cnt[0]_i_11/O
                         net (fo=1, routed)           0.404     7.412    ten_cnt[0]_i_11_n_0
    SLICE_X1Y171         LUT6 (Prop_lut6_I3_O)        0.124     7.536 r  ten_cnt[0]_i_5/O
                         net (fo=11, routed)          1.195     8.731    ten_cnt[0]_i_5_n_0
    SLICE_X0Y167         LUT6 (Prop_lut6_I1_O)        0.124     8.855 r  ten_cnt[0]_i_8/O
                         net (fo=1, routed)           0.000     8.855    ten_cnt[0]_i_8_n_0
    SLICE_X0Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.387 r  ten_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.387    ten_cnt_reg[0]_i_2_n_0
    SLICE_X0Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  ten_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.501    ten_cnt_reg[4]_i_1_n_0
    SLICE_X0Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  ten_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.615    ten_cnt_reg[8]_i_1_n_0
    SLICE_X0Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.729 r  ten_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.729    ten_cnt_reg[12]_i_1_n_0
    SLICE_X0Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  ten_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    ten_cnt_reg[16]_i_1_n_0
    SLICE_X0Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.957 r  ten_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    ten_cnt_reg[20]_i_1_n_0
    SLICE_X0Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.071 r  ten_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    ten_cnt_reg[24]_i_1_n_0
    SLICE_X0Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  ten_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.194    ten_cnt_reg[28]_i_1_n_0
    SLICE_X0Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ten_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.308    ten_cnt_reg[32]_i_1_n_0
    SLICE_X0Y176         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.531 r  ten_cnt_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.531    ten_cnt_reg[36]_i_1_n_7
    SLICE_X0Y176         FDCE                                         r  ten_cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.752    15.228    clk_IBUF_BUFG
    SLICE_X0Y176         FDCE                                         r  ten_cnt_reg[36]/C
                         clock pessimism              0.268    15.496    
                         clock uncertainty           -0.035    15.461    
    SLICE_X0Y176         FDCE (Setup_fdce_C_D)        0.062    15.523    ten_cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 ten_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ten_cnt_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 2.492ns (49.953%)  route 2.497ns (50.047%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 15.226 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.882     5.539    clk_IBUF_BUFG
    SLICE_X0Y170         FDCE                                         r  ten_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDCE (Prop_fdce_C_Q)         0.456     5.995 r  ten_cnt_reg[12]/Q
                         net (fo=4, routed)           0.889     6.884    ten_cnt_reg[12]
    SLICE_X1Y172         LUT2 (Prop_lut2_I0_O)        0.124     7.008 r  ten_cnt[0]_i_11/O
                         net (fo=1, routed)           0.404     7.412    ten_cnt[0]_i_11_n_0
    SLICE_X1Y171         LUT6 (Prop_lut6_I3_O)        0.124     7.536 r  ten_cnt[0]_i_5/O
                         net (fo=11, routed)          1.195     8.731    ten_cnt[0]_i_5_n_0
    SLICE_X0Y167         LUT6 (Prop_lut6_I1_O)        0.124     8.855 r  ten_cnt[0]_i_8/O
                         net (fo=1, routed)           0.000     8.855    ten_cnt[0]_i_8_n_0
    SLICE_X0Y167         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.387 r  ten_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.387    ten_cnt_reg[0]_i_2_n_0
    SLICE_X0Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.501 r  ten_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.501    ten_cnt_reg[4]_i_1_n_0
    SLICE_X0Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.615 r  ten_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.615    ten_cnt_reg[8]_i_1_n_0
    SLICE_X0Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.729 r  ten_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.729    ten_cnt_reg[12]_i_1_n_0
    SLICE_X0Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.843 r  ten_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    ten_cnt_reg[16]_i_1_n_0
    SLICE_X0Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.957 r  ten_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.957    ten_cnt_reg[20]_i_1_n_0
    SLICE_X0Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.071 r  ten_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.071    ten_cnt_reg[24]_i_1_n_0
    SLICE_X0Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.185 r  ten_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.194    ten_cnt_reg[28]_i_1_n_0
    SLICE_X0Y175         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.528 r  ten_cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.528    ten_cnt_reg[32]_i_1_n_6
    SLICE_X0Y175         FDCE                                         r  ten_cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.750    15.226    clk_IBUF_BUFG
    SLICE_X0Y175         FDCE                                         r  ten_cnt_reg[33]/C
                         clock pessimism              0.268    15.494    
                         clock uncertainty           -0.035    15.459    
    SLICE_X0Y175         FDCE (Setup_fdce_C_D)        0.062    15.521    ten_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 slice_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slice_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 2.155ns (43.182%)  route 2.835ns (56.818%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 15.228 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X7Y170         FDCE                                         r  slice_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDCE (Prop_fdce_C_Q)         0.456     5.994 r  slice_cnt_reg[10]/Q
                         net (fo=7, routed)           1.277     7.271    slice_cnt_reg[10]
    SLICE_X6Y169         LUT2 (Prop_lut2_I0_O)        0.146     7.417 r  slice_cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     7.723    slice_cnt[0]_i_9_n_0
    SLICE_X6Y170         LUT6 (Prop_lut6_I5_O)        0.328     8.051 r  slice_cnt[0]_i_7/O
                         net (fo=1, routed)           0.590     8.641    slice_cnt[0]_i_7_n_0
    SLICE_X6Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.765 f  slice_cnt[0]_i_3/O
                         net (fo=8, routed)           0.662     9.427    slice_cnt[0]_i_3_n_0
    SLICE_X7Y170         LUT2 (Prop_lut2_I1_O)        0.124     9.551 r  slice_cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     9.551    slice_cnt[8]_i_3_n_0
    SLICE_X7Y170         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.101 r  slice_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    slice_cnt_reg[8]_i_1_n_0
    SLICE_X7Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.215 r  slice_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    slice_cnt_reg[12]_i_1_n_0
    SLICE_X7Y172         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.528 r  slice_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.528    slice_cnt_reg[16]_i_1_n_4
    SLICE_X7Y172         FDCE                                         r  slice_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.752    15.228    clk_IBUF_BUFG
    SLICE_X7Y172         FDCE                                         r  slice_cnt_reg[19]/C
                         clock pessimism              0.284    15.512    
                         clock uncertainty           -0.035    15.477    
    SLICE_X7Y172         FDCE (Setup_fdce_C_D)        0.062    15.539    slice_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.539    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 slice_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slice_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.178ns (24.925%)  route 3.548ns (75.075%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 15.231 - 10.000 ) 
    Source Clock Delay      (SCD):    5.538ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.881     5.538    clk_IBUF_BUFG
    SLICE_X7Y170         FDCE                                         r  slice_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDCE (Prop_fdce_C_Q)         0.456     5.994 f  slice_cnt_reg[10]/Q
                         net (fo=7, routed)           1.277     7.271    slice_cnt_reg[10]
    SLICE_X6Y169         LUT2 (Prop_lut2_I0_O)        0.146     7.417 f  slice_cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     7.723    slice_cnt[0]_i_9_n_0
    SLICE_X6Y170         LUT6 (Prop_lut6_I5_O)        0.328     8.051 f  slice_cnt[0]_i_7/O
                         net (fo=1, routed)           0.590     8.641    slice_cnt[0]_i_7_n_0
    SLICE_X6Y169         LUT6 (Prop_lut6_I5_O)        0.124     8.765 r  slice_cnt[0]_i_3/O
                         net (fo=8, routed)           0.516     9.281    slice_cnt[0]_i_3_n_0
    SLICE_X6Y172         LUT2 (Prop_lut2_I1_O)        0.124     9.405 r  slice_cnt[0]_i_1/O
                         net (fo=21, routed)          0.859    10.264    slice_cnt[0]_i_1_n_0
    SLICE_X7Y169         FDCE                                         r  slice_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.755    15.231    clk_IBUF_BUFG
    SLICE_X7Y169         FDCE                                         r  slice_cnt_reg[4]/C
                         clock pessimism              0.284    15.515    
                         clock uncertainty           -0.035    15.480    
    SLICE_X7Y169         FDCE (Setup_fdce_C_CE)      -0.205    15.275    slice_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  5.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 tube_en_status_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X3Y171         FDSE                                         r  tube_en_status_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDSE (Prop_fdse_C_Q)         0.128     1.778 r  tube_en_status_reg[7]/Q
                         net (fo=2, routed)           0.074     1.853    p_0_in[0]
    SLICE_X2Y171         FDRE                                         r  led_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  led_en_reg[0]/C
                         clock pessimism             -0.508     1.663    
    SLICE_X2Y171         FDRE (Hold_fdre_C_D)         0.006     1.669    led_en_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ten_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_dig_6_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.493%)  route 0.162ns (46.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X0Y169         FDCE                                         r  ten_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  ten_cnt_reg[11]/Q
                         net (fo=9, routed)           0.162     1.955    ten_cnt_reg[11]
    SLICE_X2Y169         LUT5 (Prop_lut5_I3_O)        0.045     2.000 r  current_dig_6[0]_i_1/O
                         net (fo=1, routed)           0.000     2.000    current_dig_6[0]_i_1_n_0
    SLICE_X2Y169         FDPE                                         r  current_dig_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X2Y169         FDPE                                         r  current_dig_6_reg[0]/C
                         clock pessimism             -0.507     1.666    
    SLICE_X2Y169         FDPE (Hold_fdpe_C_D)         0.121     1.787    current_dig_6_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tube_en_status_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.463%)  route 0.121ns (48.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X3Y171         FDSE                                         r  tube_en_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDSE (Prop_fdse_C_Q)         0.128     1.778 r  tube_en_status_reg[6]/Q
                         net (fo=2, routed)           0.121     1.899    p_0_in[7]
    SLICE_X1Y171         FDRE                                         r  led_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X1Y171         FDRE                                         r  led_en_reg[7]/C
                         clock pessimism             -0.507     1.664    
    SLICE_X1Y171         FDRE (Hold_fdre_C_D)         0.019     1.683    led_en_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tube_en_status_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tube_en_status_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X3Y171         FDSE                                         r  tube_en_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDSE (Prop_fdse_C_Q)         0.141     1.791 r  tube_en_status_reg[4]/Q
                         net (fo=2, routed)           0.157     1.949    p_0_in[5]
    SLICE_X3Y171         FDSE                                         r  tube_en_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X3Y171         FDSE                                         r  tube_en_status_reg[5]/C
                         clock pessimism             -0.521     1.650    
    SLICE_X3Y171         FDSE (Hold_fdse_C_D)         0.075     1.725    tube_en_status_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 slice_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.315%)  route 0.144ns (43.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X7Y170         FDCE                                         r  slice_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDCE (Prop_fdce_C_Q)         0.141     1.791 f  slice_cnt_reg[9]/Q
                         net (fo=8, routed)           0.144     1.936    slice_cnt_reg[9]
    SLICE_X4Y170         LUT6 (Prop_lut6_I3_O)        0.045     1.981 r  led_cg_i_1/O
                         net (fo=1, routed)           0.000     1.981    led_cg_i_1_n_0
    SLICE_X4Y170         FDRE                                         r  led_cg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  led_cg_reg/C
                         clock pessimism             -0.507     1.664    
    SLICE_X4Y170         FDRE (Hold_fdre_C_D)         0.091     1.755    led_cg_reg
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 slice_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slice_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X7Y168         FDCE                                         r  slice_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y168         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  slice_cnt_reg[0]/Q
                         net (fo=3, routed)           0.078     1.871    slice_cnt_reg[0]
    SLICE_X7Y168         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.995 r  slice_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.995    slice_cnt_reg[0]_i_2_n_6
    SLICE_X7Y168         FDCE                                         r  slice_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X7Y168         FDCE                                         r  slice_cnt_reg[1]/C
                         clock pessimism             -0.521     1.652    
    SLICE_X7Y168         FDCE (Hold_fdce_C_D)         0.105     1.757    slice_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tube_en_status_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tube_en_status_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X3Y171         FDSE                                         r  tube_en_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDSE (Prop_fdse_C_Q)         0.128     1.778 r  tube_en_status_reg[5]/Q
                         net (fo=2, routed)           0.135     1.914    p_0_in[6]
    SLICE_X3Y171         FDSE                                         r  tube_en_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X3Y171         FDSE                                         r  tube_en_status_reg[6]/C
                         clock pessimism             -0.521     1.650    
    SLICE_X3Y171         FDSE (Hold_fdse_C_D)         0.017     1.667    tube_en_status_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tube_en_status_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.715%)  route 0.182ns (56.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.672     1.650    clk_IBUF_BUFG
    SLICE_X3Y171         FDSE                                         r  tube_en_status_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDSE (Prop_fdse_C_Q)         0.141     1.791 r  tube_en_status_reg[2]/Q
                         net (fo=2, routed)           0.182     1.973    p_0_in[3]
    SLICE_X2Y171         FDRE                                         r  led_en_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.171    clk_IBUF_BUFG
    SLICE_X2Y171         FDRE                                         r  led_en_reg[3]/C
                         clock pessimism             -0.508     1.663    
    SLICE_X2Y171         FDRE (Hold_fdre_C_D)         0.063     1.726    led_en_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ten_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ten_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.676     1.654    clk_IBUF_BUFG
    SLICE_X0Y167         FDCE                                         r  ten_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDCE (Prop_fdce_C_Q)         0.141     1.795 r  ten_cnt_reg[0]/Q
                         net (fo=5, routed)           0.089     1.884    ten_cnt_reg[0]
    SLICE_X0Y167         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.008 r  ten_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.008    ten_cnt_reg[0]_i_2_n_6
    SLICE_X0Y167         FDCE                                         r  ten_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.951     2.175    clk_IBUF_BUFG
    SLICE_X0Y167         FDCE                                         r  ten_cnt_reg[1]/C
                         clock pessimism             -0.521     1.654    
    SLICE_X0Y167         FDCE (Hold_fdce_C_D)         0.105     1.759    ten_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 status_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tube_en_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.649    clk_IBUF_BUFG
    SLICE_X5Y171         FDCE                                         r  status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  status_reg/Q
                         net (fo=14, routed)          0.167     1.957    status
    SLICE_X4Y171         LUT6 (Prop_lut6_I4_O)        0.045     2.002 r  tube_en_status[0]_i_1/O
                         net (fo=1, routed)           0.000     2.002    tube_en_status[0]_i_1_n_0
    SLICE_X4Y171         FDRE                                         r  tube_en_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.946     2.170    clk_IBUF_BUFG
    SLICE_X4Y171         FDRE                                         r  tube_en_status_reg[0]/C
                         clock pessimism             -0.508     1.662    
    SLICE_X4Y171         FDRE (Hold_fdre_C_D)         0.091     1.753    tube_en_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y169   current_dig_6_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y170   current_dig_6_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y172   current_dig_6_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y172   current_dig_6_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y172   current_dig_6_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y172   current_dig_6_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y170   current_dig_6_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y172   led_ca_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y172   led_cb_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y169   current_dig_6_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   ten_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   ten_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   ten_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y169   ten_cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y170   current_dig_6_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y170   current_dig_6_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y168   slice_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y168   slice_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y168   slice_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y172   current_dig_6_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y172   current_dig_6_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y172   current_dig_6_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y172   current_dig_6_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y172   led_ca_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y172   led_cb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y172   led_cc_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y172   led_cd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y172   led_ce_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y172   led_cf_reg/C



