<stg><name>Read_In_buf_line</name>


<trans_list>

<trans id="360" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
<literal name="icmp_ln234_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="1" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
<literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="2" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
<literal name="or_ln245" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="2" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln245" val="0"/>
<literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="10" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp><and_exp><literal name="or_ln245" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="45" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="46" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="81" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="82" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="117" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1  %In_ddr_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %In_ddr_offset)

]]></Node>
<StgValue><ssdm name="In_ddr_offset_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(float* %In_ddr, [6 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:3  %p_p_load = load i32* @p_p_s, align 4

]]></Node>
<StgValue><ssdm name="p_p_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_p_load, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sub_ln234_1 = sub i32 0, %p_p_load

]]></Node>
<StgValue><ssdm name="sub_ln234_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %lshr_ln234_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln234_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln234_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="31">
<![CDATA[
:7  %zext_ln234 = zext i31 %lshr_ln234_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sub_ln234_2 = sub i32 0, %zext_ln234

]]></Node>
<StgValue><ssdm name="sub_ln234_2"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %lshr_ln234_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_p_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln234_2"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="31">
<![CDATA[
:10  %zext_ln234_1 = zext i31 %lshr_ln234_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln234_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %select_ln234 = select i1 %tmp_16, i32 %sub_ln234_2, i32 %zext_ln234_1

]]></Node>
<StgValue><ssdm name="select_ln234"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %icmp_ln234 = icmp sgt i32 %select_ln234, %row_read

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:13  %p_cinp_load = load i32* @p_cinp_s, align 4

]]></Node>
<StgValue><ssdm name="p_cinp_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:14  %p_chin_load = load i32* @p_chin_s, align 4

]]></Node>
<StgValue><ssdm name="p_chin_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:15  %In_buffer_end_load = load i32* @In_buffer_end, align 4

]]></Node>
<StgValue><ssdm name="In_buffer_end_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:16  %In_buffer_length_loa = load i32* @In_buffer_length, align 4

]]></Node>
<StgValue><ssdm name="In_buffer_length_loa"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %icmp_ln234, label %._crit_edge, label %1

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_rinp_load = load i32* @p_rinp_s, align 4

]]></Node>
<StgValue><ssdm name="p_rinp_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln234 = add nsw i32 %p_p_load, 2

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln234, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %sub_ln234_3 = sub i32 -2, %p_p_load

]]></Node>
<StgValue><ssdm name="sub_ln234_3"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %lshr_ln234_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln234_3, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln234_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="31">
<![CDATA[
:5  %zext_ln234_2 = zext i31 %lshr_ln234_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln234_2"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sub_ln234_4 = sub i32 0, %zext_ln234_2

]]></Node>
<StgValue><ssdm name="sub_ln234_4"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %lshr_ln234_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln234, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln234_5"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="31">
<![CDATA[
:8  %zext_ln234_3 = zext i31 %lshr_ln234_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln234_3"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %select_ln234_1 = select i1 %tmp_17, i32 %sub_ln234_4, i32 %zext_ln234_3

]]></Node>
<StgValue><ssdm name="select_ln234_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sub_ln234 = sub nsw i32 %p_rinp_load, %select_ln234_1

]]></Node>
<StgValue><ssdm name="sub_ln234"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %icmp_ln234_1 = icmp slt i32 %sub_ln234, %row_read

]]></Node>
<StgValue><ssdm name="icmp_ln234_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %icmp_ln234_1, label %._crit_edge, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
<literal name="icmp_ln234_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:0  %sub_ln245 = sub nsw i32 %p_cinp_load, %select_ln234_1

]]></Node>
<StgValue><ssdm name="sub_ln245"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
<literal name="icmp_ln234_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3.preheader:1  %mul_ln253 = mul nsw i32 %row_read, %p_cinp_load

]]></Node>
<StgValue><ssdm name="mul_ln253"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
<literal name="icmp_ln234_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="33" op_0_bw="32">
<![CDATA[
.preheader3.preheader:2  %sext_ln253 = sext i32 %mul_ln253 to i33

]]></Node>
<StgValue><ssdm name="sext_ln253"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
<literal name="icmp_ln234_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="34" op_0_bw="30">
<![CDATA[
.preheader3.preheader:3  %zext_ln243_1 = zext i30 %In_ddr_offset_read to i34

]]></Node>
<StgValue><ssdm name="zext_ln243_1"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
<literal name="icmp_ln234_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:4  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:0  %zext_ln235 = zext i32 %p_cinp_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:1  %zext_ln235_1 = zext i32 %p_chin_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln235_1"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2  %mul_ln235 = mul i64 %zext_ln235_1, %zext_ln235

]]></Node>
<StgValue><ssdm name="mul_ln235"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader3:0  %i1_0 = phi i31 [ %i, %hls_label_13_end ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="31">
<![CDATA[
.preheader3:1  %zext_ln243 = zext i31 %i1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln243"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader3:2  %icmp_ln243 = icmp slt i32 %zext_ln243, %p_cinp_load

]]></Node>
<StgValue><ssdm name="icmp_ln243"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader3:3  %i = add i31 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln243, label %hls_label_13_begin, label %.loopexit4.loopexit

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_13_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_13_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 10, i32 20, i32 15, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln244"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_13_begin:2  %icmp_ln245 = icmp slt i32 %zext_ln243, %select_ln234

]]></Node>
<StgValue><ssdm name="icmp_ln245"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_13_begin:3  %icmp_ln245_1 = icmp sgt i32 %zext_ln243, %sub_ln245

]]></Node>
<StgValue><ssdm name="icmp_ln245_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_13_begin:4  %or_ln245 = or i1 %icmp_ln245, %icmp_ln245_1

]]></Node>
<StgValue><ssdm name="or_ln245"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_13_begin:5  %mul_ln248 = mul nsw i32 %p_chin_load, %zext_ln243

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_13_begin:6  br i1 %or_ln245, label %._crit_edge13.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
<literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %sext_ln253_1 = sext i32 %mul_ln248 to i33

]]></Node>
<StgValue><ssdm name="sext_ln253_1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
<literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.preheader:1  %add_ln253 = add i33 %sext_ln253, %sext_ln253_1

]]></Node>
<StgValue><ssdm name="add_ln253"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
<literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="34" op_0_bw="33">
<![CDATA[
.preheader.preheader:2  %sext_ln253_2 = sext i33 %add_ln253 to i34

]]></Node>
<StgValue><ssdm name="sext_ln253_2"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
<literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
.preheader.preheader:3  %add_ln253_1 = add i34 %zext_ln243_1, %sext_ln253_2

]]></Node>
<StgValue><ssdm name="add_ln253_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
<literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="34">
<![CDATA[
.preheader.preheader:4  %sext_ln253_4 = sext i34 %add_ln253_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln253_4"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
<literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.preheader:5  %In_ddr_addr = getelementptr float* %In_ddr, i64 %sext_ln253_4

]]></Node>
<StgValue><ssdm name="In_ddr_addr"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
<literal name="or_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13.preheader:0  br label %._crit_edge13

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.loopexit4.loopexit:0  br label %.loopexit4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="179" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)

]]></Node>
<StgValue><ssdm name="In_ddr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="180" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)

]]></Node>
<StgValue><ssdm name="In_ddr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="181" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)

]]></Node>
<StgValue><ssdm name="In_ddr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="182" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)

]]></Node>
<StgValue><ssdm name="In_ddr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="183" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)

]]></Node>
<StgValue><ssdm name="In_ddr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="184" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)

]]></Node>
<StgValue><ssdm name="In_ddr_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="185" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %In_ddr_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %In_ddr_addr, i32 %p_chin_load)

]]></Node>
<StgValue><ssdm name="In_ddr_addr_rd_req"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader:0  %j3_0 = phi i31 [ %j_2, %Inner_norm ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="31">
<![CDATA[
.preheader:1  %zext_ln251 = zext i31 %j3_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln251"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln251 = icmp slt i32 %zext_ln251, %p_chin_load

]]></Node>
<StgValue><ssdm name="icmp_ln251"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:3  %j_2 = add i31 %j3_0, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln245" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln251, label %Inner_norm, label %hls_label_13_end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln245" val="0"/>
<literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:4  %add_ln253_2 = add i32 %mul_ln248, %zext_ln251

]]></Node>
<StgValue><ssdm name="add_ln253_2"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln245" val="0"/>
<literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:5  %add_ln253_3 = add i32 %add_ln253_2, %In_buffer_end_load

]]></Node>
<StgValue><ssdm name="add_ln253_3"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln245" val="0"/>
<literal name="icmp_ln251" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln245" val="0"/>
<literal name="icmp_ln251" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
hls_label_13_end.loopexit:0  br label %hls_label_13_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp><and_exp><literal name="or_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_13_end:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251" val="0"/>
</and_exp><and_exp><literal name="or_ln245" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
hls_label_13_end:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="198" st_id="11" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="200" st_id="13" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="201" st_id="14" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="202" st_id="15" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="203" st_id="16" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="204" st_id="17" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="205" st_id="18" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="206" st_id="19" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="207" st_id="20" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="208" st_id="21" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="209" st_id="22" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="210" st_id="23" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="211" st_id="24" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="212" st_id="25" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="213" st_id="26" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="214" st_id="27" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="215" st_id="28" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="216" st_id="29" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="217" st_id="30" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="218" st_id="31" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="219" st_id="32" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="220" st_id="33" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="221" st_id="34" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="222" st_id="35" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="223" st_id="36" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="224" st_id="37" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="225" st_id="38" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="226" st_id="39" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="227" st_id="40" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="228" st_id="41" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="229" st_id="42" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="230" st_id="43" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="231" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
Inner_norm:3  %In_ddr_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %In_ddr_addr)

]]></Node>
<StgValue><ssdm name="In_ddr_addr_read"/></StgValue>
</operation>

<operation id="232" st_id="44" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="233" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Inner_norm:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln251"/></StgValue>
</operation>

<operation id="234" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Inner_norm:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="235" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
Inner_norm:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 10, i32 6, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln252"/></StgValue>
</operation>

<operation id="236" st_id="45" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_norm:6  %srem_ln253 = srem i32 %add_ln253_3, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln253"/></StgValue>
</operation>

<operation id="237" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
Inner_norm:7  %sext_ln253_3 = sext i32 %srem_ln253 to i64

]]></Node>
<StgValue><ssdm name="sext_ln253_3"/></StgValue>
</operation>

<operation id="238" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Inner_norm:8  %In_buf_addr_1 = getelementptr [500 x float]* %In_buf, i64 0, i64 %sext_ln253_3

]]></Node>
<StgValue><ssdm name="In_buf_addr_1"/></StgValue>
</operation>

<operation id="239" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
Inner_norm:9  store float %In_ddr_addr_read, float* %In_buf_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="240" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Inner_norm:10  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str25, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="241" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
Inner_norm:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="242" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
._crit_edge13:0  %j2_0 = phi i31 [ %j_1, %Inner_pad ], [ 0, %._crit_edge13.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="243" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge13:1  %zext_ln246 = zext i31 %j2_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="244" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13:2  %icmp_ln246 = icmp slt i32 %zext_ln246, %p_chin_load

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>

<operation id="245" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge13:3  %j_1 = add i31 %j2_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="246" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13:4  br i1 %icmp_ln246, label %Inner_pad, label %hls_label_13_end.loopexit5

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="247" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:3  %add_ln248 = add i32 %mul_ln248, %zext_ln246

]]></Node>
<StgValue><ssdm name="add_ln248"/></StgValue>
</operation>

<operation id="248" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:4  %add_ln248_1 = add i32 %add_ln248, %In_buffer_end_load

]]></Node>
<StgValue><ssdm name="add_ln248_1"/></StgValue>
</operation>

<operation id="249" st_id="46" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>

<operation id="250" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
hls_label_13_end.loopexit5:0  br label %hls_label_13_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="251" st_id="47" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="252" st_id="48" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="253" st_id="49" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="254" st_id="50" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="255" st_id="51" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="256" st_id="52" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="257" st_id="53" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="258" st_id="54" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="259" st_id="55" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="260" st_id="56" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="261" st_id="57" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="262" st_id="58" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="263" st_id="59" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="264" st_id="60" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="265" st_id="61" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="266" st_id="62" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="267" st_id="63" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="268" st_id="64" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="269" st_id="65" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="270" st_id="66" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="271" st_id="67" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="272" st_id="68" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="273" st_id="69" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="274" st_id="70" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="275" st_id="71" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="276" st_id="72" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="277" st_id="73" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="278" st_id="74" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="279" st_id="75" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="280" st_id="76" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="281" st_id="77" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="282" st_id="78" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="283" st_id="79" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="284" st_id="80" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="285" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Inner_pad:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln246"/></StgValue>
</operation>

<operation id="286" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Inner_pad:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="287" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
Inner_pad:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 10, i32 6, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln247"/></StgValue>
</operation>

<operation id="288" st_id="81" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner_pad:5  %srem_ln248 = srem i32 %add_ln248_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln248"/></StgValue>
</operation>

<operation id="289" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
Inner_pad:6  %sext_ln248 = sext i32 %srem_ln248 to i64

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="290" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Inner_pad:7  %In_buf_addr_2 = getelementptr [500 x float]* %In_buf, i64 0, i64 %sext_ln248

]]></Node>
<StgValue><ssdm name="In_buf_addr_2"/></StgValue>
</operation>

<operation id="291" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
Inner_pad:8  store float 0.000000e+00, float* %In_buf_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="292" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Inner_pad:9  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str24, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="293" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
Inner_pad:10  br label %._crit_edge13

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="294" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i64 [ 0, %._crit_edge ], [ %add_ln235, %Inner ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="295" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i31 [ 0, %._crit_edge ], [ %select_ln235, %Inner ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="296" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:2  %j_0 = phi i31 [ 0, %._crit_edge ], [ %j, %Inner ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="297" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="31">
<![CDATA[
:3  %zext_ln237 = zext i31 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="298" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln237 = icmp slt i32 %zext_ln237, %p_chin_load

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="299" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %icmp_ln235 = icmp eq i64 %indvar_flatten, %mul_ln235

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="300" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %add_ln235 = add i64 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="301" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln235, label %.loopexit4.loopexit6, label %Inner

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="302" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
Inner:2  %add_ln235_1 = add i31 %i_0, 1

]]></Node>
<StgValue><ssdm name="add_ln235_1"/></StgValue>
</operation>

<operation id="303" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
Inner:3  %select_ln235 = select i1 %icmp_ln237, i31 %i_0, i31 %add_ln235_1

]]></Node>
<StgValue><ssdm name="select_ln235"/></StgValue>
</operation>

<operation id="304" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="31">
<![CDATA[
Inner:4  %zext_ln235_2 = zext i31 %select_ln235 to i32

]]></Node>
<StgValue><ssdm name="zext_ln235_2"/></StgValue>
</operation>

<operation id="305" st_id="82" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:5  %mul_ln235_1 = mul i32 %p_chin_load, %zext_ln235_2

]]></Node>
<StgValue><ssdm name="mul_ln235_1"/></StgValue>
</operation>

<operation id="306" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
Inner:6  %select_ln235_1 = select i1 %icmp_ln237, i31 %j_0, i31 0

]]></Node>
<StgValue><ssdm name="select_ln235_1"/></StgValue>
</operation>

<operation id="307" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="31">
<![CDATA[
Inner:7  %zext_ln235_3 = zext i31 %select_ln235_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln235_3"/></StgValue>
</operation>

<operation id="308" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:11  %add_ln239 = add i32 %mul_ln235_1, %zext_ln235_3

]]></Node>
<StgValue><ssdm name="add_ln239"/></StgValue>
</operation>

<operation id="309" st_id="82" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:12  %add_ln239_1 = add i32 %add_ln239, %In_buffer_end_load

]]></Node>
<StgValue><ssdm name="add_ln239_1"/></StgValue>
</operation>

<operation id="310" st_id="82" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>

<operation id="311" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
Inner:18  %add_ln237 = add i31 %j_0, 1

]]></Node>
<StgValue><ssdm name="add_ln237"/></StgValue>
</operation>

<operation id="312" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
Inner:19  %j = select i1 %icmp_ln237, i31 %add_ln237, i31 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="313" st_id="83" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="314" st_id="84" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="315" st_id="85" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="316" st_id="86" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="317" st_id="87" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="318" st_id="88" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="319" st_id="89" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="320" st_id="90" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="321" st_id="91" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="322" st_id="92" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="323" st_id="93" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="324" st_id="94" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="325" st_id="95" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="326" st_id="96" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="327" st_id="97" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="328" st_id="98" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="329" st_id="99" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="330" st_id="100" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="331" st_id="101" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="332" st_id="102" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="333" st_id="103" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="334" st_id="104" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="335" st_id="105" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="336" st_id="106" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="337" st_id="107" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="338" st_id="108" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="339" st_id="109" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="340" st_id="110" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="341" st_id="111" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="342" st_id="112" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="343" st_id="113" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="344" st_id="114" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="345" st_id="115" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="346" st_id="116" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="347" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Inner:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Inner_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="348" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Inner:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 200, i64 90)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="349" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Inner:8  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln237"/></StgValue>
</operation>

<operation id="350" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Inner:9  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="351" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Inner:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln238"/></StgValue>
</operation>

<operation id="352" st_id="117" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Inner:13  %srem_ln239 = srem i32 %add_ln239_1, %In_buffer_length_loa

]]></Node>
<StgValue><ssdm name="srem_ln239"/></StgValue>
</operation>

<operation id="353" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
Inner:14  %sext_ln239 = sext i32 %srem_ln239 to i64

]]></Node>
<StgValue><ssdm name="sext_ln239"/></StgValue>
</operation>

<operation id="354" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Inner:15  %In_buf_addr = getelementptr [500 x float]* %In_buf, i64 0, i64 %sext_ln239

]]></Node>
<StgValue><ssdm name="In_buf_addr"/></StgValue>
</operation>

<operation id="355" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
Inner:16  store float 0.000000e+00, float* %In_buf_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="356" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Inner:17  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str4, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="357" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
Inner:20  br label %2

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="358" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.loopexit4.loopexit6:0  br label %.loopexit4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="359" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
.loopexit4:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln258"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
