$date
	Sun Oct 23 05:20:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#640630
b10000 &
b10000 %
1$
b10000 !
1"
#640631
0"
#640634
b1000 &
b1000 %
#640638
b100 &
b100 %
#640642
b10 &
b10 %
#640646
b1 &
1#
b1 %
#640650
b0 &
b0 %
0#
0$
#1615039
b11110 !
1"
#1615042
b11110 &
b11110 %
1$
#1615043
0"
#1615046
b1111 &
b1111 %
#1615050
b101110 &
b101110 %
#1615054
b10111 &
b10111 %
#1615058
b1000110 &
b1000110 %
#1615062
b100011 &
b100011 %
#1615066
b1101010 &
b1101010 %
#1615070
b110101 &
b110101 %
#1615074
b10100000 &
b10100000 %
#1615078
b1010000 &
b1010000 %
#1615082
b101000 &
b101000 %
#1615086
b10100 &
b10100 %
#1615090
b1010 &
b1010 %
#1615094
b101 &
b101 %
#1615098
b10000 &
b10000 %
#1615102
b1000 &
b1000 %
#1615106
b100 &
b100 %
#1615110
b10 &
b10 %
#1615114
b1 &
b1 %
1#
#1615118
b0 &
0#
b0 %
0$
#2627677
b10001 !
1"
#2627678
b10001 &
b10001 %
1$
#2627679
0"
#2627682
b110100 &
b110100 %
#2627686
b11010 &
b11010 %
#2627690
b1101 &
b1101 %
#2627694
b101000 &
b101000 %
#2627698
b10100 &
b10100 %
#2627702
b1010 &
b1010 %
#2627706
b101 &
b101 %
#2627710
b10000 &
b10000 %
#2627714
b1000 &
b1000 %
#2627718
b100 &
b100 %
#2627722
b10 &
b10 %
#2627726
b1 &
1#
b1 %
#2627730
b0 &
b0 %
0#
0$
#4500012
