--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml intReg16_test.twx intReg16_test.ncd -o intReg16_test.twr
intReg16_test.pcf

Design file:              intReg16_test.ncd
Physical constraint file: intReg16_test.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1671 paths analyzed, 428 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.548ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (SLICE_X48Y76.F1), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Destination:          XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.546ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_3 to XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y75.XQ      Tcko                  0.591   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_3
    SLICE_X49Y75.F4      net (fanout=1)        0.626   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
    SLICE_X49Y75.COUT    Topcyf                1.162   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>_rt
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<3>
    SLICE_X49Y76.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<5>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<5>
    SLICE_X49Y77.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<7>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<7>
    SLICE_X49Y78.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<9>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<9>
    SLICE_X49Y79.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<11>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<11>
    SLICE_X49Y80.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<13>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux
    SLICE_X49Y81.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<13>
    SLICE_X49Y81.Y       Tciny                 0.869   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<15>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop
    SLICE_X48Y77.F1      net (fanout=1)        0.369   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_next<15>
    SLICE_X48Y77.X       Tilo                  0.759   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq00005
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq00005
    SLICE_X48Y76.F1      net (fanout=1)        0.688   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq00005
    SLICE_X48Y76.CLK     Tfck                  0.892   XLXI_11/XLXN_268
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000042
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    -------------------------------------------------  ---------------------------
    Total                                      6.546ns (4.863ns logic, 1.683ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.535ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1 to XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.XQ      Tcko                  0.591   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X49Y74.F1      net (fanout=1)        0.497   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
    SLICE_X49Y74.COUT    Topcyf                1.162   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum_not00001_INV_0
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<1>
    SLICE_X49Y75.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<3>
    SLICE_X49Y76.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<5>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<5>
    SLICE_X49Y77.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<7>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<7>
    SLICE_X49Y78.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<9>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<9>
    SLICE_X49Y79.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<11>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<11>
    SLICE_X49Y80.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<13>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux
    SLICE_X49Y81.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<13>
    SLICE_X49Y81.Y       Tciny                 0.869   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<15>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop
    SLICE_X48Y77.F1      net (fanout=1)        0.369   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_next<15>
    SLICE_X48Y77.X       Tilo                  0.759   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq00005
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq00005
    SLICE_X48Y76.F1      net (fanout=1)        0.688   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq00005
    SLICE_X48Y76.CLK     Tfck                  0.892   XLXI_11/XLXN_268
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000042
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (4.981ns logic, 1.554ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.285ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2 to XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.YQ      Tcko                  0.587   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X49Y74.G3      net (fanout=1)        0.412   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<2>
    SLICE_X49Y74.COUT    Topcyg                1.001   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<2>_rt
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<1>
    SLICE_X49Y75.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<3>
    SLICE_X49Y76.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<5>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<5>
    SLICE_X49Y77.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<7>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<7>
    SLICE_X49Y78.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<9>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<9>
    SLICE_X49Y79.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<11>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<11>
    SLICE_X49Y80.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<13>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux
    SLICE_X49Y81.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<13>
    SLICE_X49Y81.Y       Tciny                 0.869   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<15>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop
    SLICE_X48Y77.F1      net (fanout=1)        0.369   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_next<15>
    SLICE_X48Y77.X       Tilo                  0.759   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq00005
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq00005
    SLICE_X48Y76.F1      net (fanout=1)        0.688   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq00005
    SLICE_X48Y76.CLK     Tfck                  0.892   XLXI_11/XLXN_268
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000042
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    -------------------------------------------------  ---------------------------
    Total                                      6.285ns (4.816ns logic, 1.469ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (SLICE_X48Y76.F3), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Destination:          XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.421ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_3 to XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y75.XQ      Tcko                  0.591   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_3
    SLICE_X49Y75.F4      net (fanout=1)        0.626   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
    SLICE_X49Y75.COUT    Topcyf                1.162   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>_rt
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<3>
    SLICE_X49Y76.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<5>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<5>
    SLICE_X49Y77.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<7>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<7>
    SLICE_X49Y78.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<9>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<9>
    SLICE_X49Y79.X       Tcinx                 0.462   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<11>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor
    SLICE_X48Y78.F1      net (fanout=1)        0.972   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_next<10>
    SLICE_X48Y78.X       Tilo                  0.759   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000017
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000017
    SLICE_X48Y76.F3      net (fanout=1)        0.603   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000017
    SLICE_X48Y76.CLK     Tfck                  0.892   XLXI_11/XLXN_268
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000042
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    -------------------------------------------------  ---------------------------
    Total                                      6.421ns (4.220ns logic, 2.201ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.410ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1 to XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.XQ      Tcko                  0.591   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X49Y74.F1      net (fanout=1)        0.497   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
    SLICE_X49Y74.COUT    Topcyf                1.162   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum_not00001_INV_0
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<1>
    SLICE_X49Y75.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<3>
    SLICE_X49Y76.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<5>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<5>
    SLICE_X49Y77.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<7>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<7>
    SLICE_X49Y78.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<9>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<9>
    SLICE_X49Y79.X       Tcinx                 0.462   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<11>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor
    SLICE_X48Y78.F1      net (fanout=1)        0.972   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_next<10>
    SLICE_X48Y78.X       Tilo                  0.759   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000017
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000017
    SLICE_X48Y76.F3      net (fanout=1)        0.603   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000017
    SLICE_X48Y76.CLK     Tfck                  0.892   XLXI_11/XLXN_268
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000042
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    -------------------------------------------------  ---------------------------
    Total                                      6.410ns (4.338ns logic, 2.072ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.160ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2 to XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y74.YQ      Tcko                  0.587   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X49Y74.G3      net (fanout=1)        0.412   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<2>
    SLICE_X49Y74.COUT    Topcyg                1.001   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<2>_rt
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<1>
    SLICE_X49Y75.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<3>
    SLICE_X49Y76.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<5>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux
    SLICE_X49Y77.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<5>
    SLICE_X49Y77.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<7>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X49Y78.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<7>
    SLICE_X49Y78.COUT    Tbyp                  0.118   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<9>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<9>
    SLICE_X49Y79.X       Tcinx                 0.462   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<11>
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor
    SLICE_X48Y78.F1      net (fanout=1)        0.972   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_next<10>
    SLICE_X48Y78.X       Tilo                  0.759   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000017
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000017
    SLICE_X48Y76.F3      net (fanout=1)        0.603   XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000017
    SLICE_X48Y76.CLK     Tfck                  0.892   XLXI_11/XLXN_268
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000042
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (4.173ns logic, 1.987ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (SLICE_X66Y14.F4), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.058 - 0.062)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1 to XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y10.XQ      Tcko                  0.591   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X67Y10.F1      net (fanout=1)        0.497   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
    SLICE_X67Y10.COUT    Topcyf                1.162   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum_not00001_INV_0
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux
    SLICE_X67Y11.CIN     net (fanout=1)        0.000   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<1>
    SLICE_X67Y11.Y       Tciny                 0.869   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor
    SLICE_X66Y12.F1      net (fanout=1)        0.409   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_next<3>
    SLICE_X66Y12.X       Tilo                  0.759   XLXI_5/XLXI_85/N01
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000027_SW0
    SLICE_X66Y14.G2      net (fanout=1)        0.434   XLXI_5/XLXI_85/N01
    SLICE_X66Y14.Y       Tilo                  0.759   XLXI_5/XLXN_268
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000027
    SLICE_X66Y14.F4      net (fanout=1)        0.023   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000027/O
    SLICE_X66Y14.CLK     Tfck                  0.892   XLXI_5/XLXN_268
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000042
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (5.032ns logic, 1.363ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.145ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.058 - 0.062)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2 to XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y10.YQ      Tcko                  0.587   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X67Y10.G3      net (fanout=1)        0.412   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<2>
    SLICE_X67Y10.COUT    Topcyg                1.001   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<2>_rt
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux
    SLICE_X67Y11.CIN     net (fanout=1)        0.000   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<1>
    SLICE_X67Y11.Y       Tciny                 0.869   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor
    SLICE_X66Y12.F1      net (fanout=1)        0.409   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_next<3>
    SLICE_X66Y12.X       Tilo                  0.759   XLXI_5/XLXI_85/N01
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000027_SW0
    SLICE_X66Y14.G2      net (fanout=1)        0.434   XLXI_5/XLXI_85/N01
    SLICE_X66Y14.Y       Tilo                  0.759   XLXI_5/XLXN_268
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000027
    SLICE_X66Y14.F4      net (fanout=1)        0.023   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000027/O
    SLICE_X66Y14.CLK     Tfck                  0.892   XLXI_5/XLXN_268
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000042
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    -------------------------------------------------  ---------------------------
    Total                                      6.145ns (4.867ns logic, 1.278ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.977ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.058 - 0.062)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1 to XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y10.XQ      Tcko                  0.591   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X67Y10.F1      net (fanout=1)        0.497   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
    SLICE_X67Y10.COUT    Topcyf                1.162   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<1>
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum_not00001_INV_0
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux
    SLICE_X67Y11.CIN     net (fanout=1)        0.000   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple<1>
    SLICE_X67Y11.X       Tcinx                 0.462   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/fd/output<3>
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor
    SLICE_X66Y12.F2      net (fanout=1)        0.398   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_next<2>
    SLICE_X66Y12.X       Tilo                  0.759   XLXI_5/XLXI_85/N01
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000027_SW0
    SLICE_X66Y14.G2      net (fanout=1)        0.434   XLXI_5/XLXI_85/N01
    SLICE_X66Y14.Y       Tilo                  0.759   XLXI_5/XLXN_268
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000027
    SLICE_X66Y14.F4      net (fanout=1)        0.023   XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000027/O
    SLICE_X66Y14.CLK     Tfck                  0.892   XLXI_5/XLXN_268
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i_cmp_eq000042
                                                       XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (4.625ns logic, 1.352ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_11/XLXI_50 (SLICE_X51Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i (FF)
  Destination:          XLXI_11/XLXI_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.043ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.072 - 0.069)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i to XLXI_11/XLXI_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y76.XQ      Tcko                  0.474   XLXI_11/XLXN_268
                                                       XLXI_11/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i
    SLICE_X51Y74.CE      net (fanout=2)        0.500   XLXI_11/XLXN_268
    SLICE_X51Y74.CLK     Tckce       (-Th)    -0.069   XLXI_11/debutton_DUMMY
                                                       XLXI_11/XLXI_50
    -------------------------------------------------  ---------------------------
    Total                                      1.043ns (0.543ns logic, 0.500ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_14/XLXI_22 (SLICE_X64Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_14/XLXI_21 (FF)
  Destination:          XLXI_14/XLXI_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_14/XLXI_21 to XLXI_14/XLXI_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.YQ      Tcko                  0.522   XLXI_14/XLXN_8
                                                       XLXI_14/XLXI_21
    SLICE_X64Y51.BX      net (fanout=3)        0.434   XLXI_14/XLXN_17
    SLICE_X64Y51.CLK     Tckdi       (-Th)    -0.134   XLXI_14/XLXN_8
                                                       XLXI_14/XLXI_22
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.656ns logic, 0.434ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_15/I_36_35 (SLICE_X49Y56.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_15/I_36_35 (FF)
  Destination:          XLXI_15/I_36_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_15/I_36_35 to XLXI_15/I_36_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.YQ      Tcko                  0.470   inten
                                                       XLXI_15/I_36_35
    SLICE_X49Y56.G4      net (fanout=2)        0.331   inten
    SLICE_X49Y56.CLK     Tckg        (-Th)    -0.516   inten
                                                       XLXI_15/I_36_32
                                                       XLXI_15/I_36_35
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.986ns logic, 0.331ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_5/XLXN_268/CLK
  Logical resource: XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i/CK
  Location pin: SLICE_X66Y14.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_5/XLXN_268/CLK
  Logical resource: XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i/CK
  Location pin: SLICE_X66Y14.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_5/XLXN_268/CLK
  Logical resource: XLXI_5/XLXI_85/U0/i_synth/i_baseblox.i_baseblox_counter/q_thresh0_i/CK
  Location pin: SLICE_X66Y14.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.548|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1671 paths, 0 nets, and 460 connections

Design statistics:
   Minimum period:   6.548ns{1}   (Maximum frequency: 152.718MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 14:30:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



