;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB 1, <-1
	ADD 30, 9
	SUB 12, @10
	ADD 213, 70
	CMP -207, <-120
	SUB @127, -190
	SPL 0, <2
	SUB #-600, <0
	SUB #-600, <0
	SUB @-127, 100
	SUB #72, @201
	SUB 20, 190
	CMP 20, -190
	SUB 12, @19
	SUB #-600, <0
	SUB @-127, 100
	ADD 30, 9
	SUB #-300, <0
	SUB @121, 103
	SUB -200, 900
	SUB @121, 103
	SUB @-127, 100
	SUB @-127, 100
	SUB -200, 900
	SUB @127, 106
	CMP 1, <-1
	SUB -207, <-120
	SUB -207, <-120
	SPL -200, <-332
	SUB @127, 106
	ADD #270, <1
	SUB -207, <-120
	SLT 12, @10
	JMN @72, #200
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	ADD #270, <1
	SPL 0, <332
	SPL 0, <332
	MOV -7, <-20
	SUB #-300, <0
	SUB #-300, <0
	CMP -207, <-120
	MOV -1, <-20
	JMN 0, <2
