// Seed: 1454465264
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd21,
    parameter id_4 = 32'd93
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  module_0 modCall_1 ();
  output logic [7:0] id_2;
  output wire id_1;
  localparam id_4 = -1;
  assign id_2[~id_4+id_3<<1] = id_4;
  wire id_5;
endmodule
module module_2 (
    output tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    output wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wand id_6,
    output tri id_7,
    input uwire id_8,
    output supply1 id_9,
    input supply1 id_10,
    output wor id_11,
    input uwire id_12,
    input supply0 id_13,
    input supply0 id_14,
    output supply1 id_15,
    output wand id_16,
    input uwire id_17,
    input uwire id_18,
    output logic id_19,
    input supply0 id_20,
    input tri1 id_21,
    input tri0 id_22,
    input tri0 id_23,
    input uwire id_24,
    output uwire id_25,
    input wand id_26,
    output supply1 id_27,
    input supply0 id_28,
    output wor id_29
);
  always begin : LABEL_0
    id_19 <= -1;
  end
  module_0 modCall_1 ();
endmodule
