INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:04:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 buffer124/fifo/Memory_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.160ns period=4.320ns})
  Destination:            buffer182/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.160ns period=4.320ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.320ns  (clk rise@4.320ns - clk rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.689ns (15.381%)  route 3.790ns (84.619%))
  Logic Levels:           11  (LUT3=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.803 - 4.320 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2801, unset)         0.508     0.508    buffer124/fifo/clk
    SLICE_X43Y123        FDRE                                         r  buffer124/fifo/Memory_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer124/fifo/Memory_reg[0][0]/Q
                         net (fo=2, routed)           0.451     1.175    buffer124/fifo/Memory_reg[0]_2
    SLICE_X43Y123        LUT5 (Prop_lut5_I0_O)        0.043     1.218 r  buffer124/fifo/store_complete[0]_i_4/O
                         net (fo=1, routed)           0.414     1.632    init26/control/outputValid_i_5__6
    SLICE_X44Y119        LUT5 (Prop_lut5_I4_O)        0.043     1.675 r  init26/control/store_complete[0]_i_3/O
                         net (fo=3, routed)           0.262     1.937    init26/control/buffer124_outs
    SLICE_X46Y119        LUT6 (Prop_lut6_I4_O)        0.043     1.980 f  init26/control/outputValid_i_2__16/O
                         net (fo=11, routed)          0.266     2.246    fork49/generateBlocks[0].regblock/fullReg_i_6__8_0
    SLICE_X45Y120        LUT5 (Prop_lut5_I4_O)        0.043     2.289 f  fork49/generateBlocks[0].regblock/outputValid_i_4__2/O
                         net (fo=3, routed)           0.248     2.538    buffer172/transmitValue_reg_1
    SLICE_X44Y119        LUT6 (Prop_lut6_I3_O)        0.043     2.581 r  buffer172/fullReg_i_6__8/O
                         net (fo=2, routed)           0.178     2.758    init26/control/join_inputs/transmitValue_i_5
    SLICE_X44Y120        LUT3 (Prop_lut3_I2_O)        0.043     2.801 f  init26/control/Head[0]_i_3/O
                         net (fo=2, routed)           0.358     3.159    buffer158/fifo/join_inputs/transmitValue_i_2__0_1
    SLICE_X44Y125        LUT6 (Prop_lut6_I5_O)        0.043     3.202 f  buffer158/fifo/join_inputs/transmitValue_i_5/O
                         net (fo=5, routed)           0.286     3.488    buffer156/fifo/addi29_result_ready
    SLICE_X44Y126        LUT5 (Prop_lut5_I4_O)        0.043     3.531 f  buffer156/fifo/join_inputs/transmitValue_i_2__1/O
                         net (fo=12, routed)          0.351     3.882    fork56/control/generateBlocks[5].regblock/buffer157_outs_ready
    SLICE_X42Y124        LUT3 (Prop_lut3_I2_O)        0.043     3.925 r  fork56/control/generateBlocks[5].regblock/transmitValue_i_6__3/O
                         net (fo=1, routed)           0.343     4.268    fork56/control/generateBlocks[5].regblock/transmitValue_i_6__3_n_0
    SLICE_X40Y124        LUT6 (Prop_lut6_I0_O)        0.043     4.311 r  fork56/control/generateBlocks[5].regblock/transmitValue_i_3__4/O
                         net (fo=13, routed)          0.342     4.652    buffer182/control/anyBlockStop
    SLICE_X41Y124        LUT6 (Prop_lut6_I2_O)        0.043     4.695 r  buffer182/control/dataReg[4]_i_1__5/O
                         net (fo=5, routed)           0.292     4.987    buffer182/regEnable
    SLICE_X41Y124        FDRE                                         r  buffer182/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.320     4.320 r  
                                                      0.000     4.320 r  clk (IN)
                         net (fo=2801, unset)         0.483     4.803    buffer182/clk
    SLICE_X41Y124        FDRE                                         r  buffer182/dataReg_reg[0]/C
                         clock pessimism              0.000     4.803    
                         clock uncertainty           -0.035     4.767    
    SLICE_X41Y124        FDRE (Setup_fdre_C_CE)      -0.194     4.573    buffer182/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.573    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                 -0.414    




