#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16abc30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16abdc0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x169e2d0 .functor NOT 1, L_0x16fd340, C4<0>, C4<0>, C4<0>;
L_0x16fc970 .functor XOR 2, L_0x16fd0c0, L_0x16fd160, C4<00>, C4<00>;
L_0x16fcd00 .functor XOR 2, L_0x16fc970, L_0x16fd200, C4<00>, C4<00>;
v0x16f8480_0 .net *"_ivl_10", 1 0, L_0x16fd200;  1 drivers
v0x16f8580_0 .net *"_ivl_12", 1 0, L_0x16fcd00;  1 drivers
v0x16f8660_0 .net *"_ivl_2", 1 0, L_0x16fd020;  1 drivers
v0x16f8720_0 .net *"_ivl_4", 1 0, L_0x16fd0c0;  1 drivers
v0x16f8800_0 .net *"_ivl_6", 1 0, L_0x16fd160;  1 drivers
v0x16f8930_0 .net *"_ivl_8", 1 0, L_0x16fc970;  1 drivers
v0x16f8a10_0 .net "a", 0 0, v0x16f4dd0_0;  1 drivers
v0x16f8ab0_0 .net "b", 0 0, v0x16f4e70_0;  1 drivers
v0x16f8b50_0 .net "c", 0 0, v0x16f4f10_0;  1 drivers
v0x16f8bf0_0 .var "clk", 0 0;
v0x16f8c90_0 .net "d", 0 0, v0x16f5050_0;  1 drivers
v0x16f8d30_0 .net "out_pos_dut", 0 0, L_0x16fce90;  1 drivers
v0x16f8dd0_0 .net "out_pos_ref", 0 0, L_0x16fa300;  1 drivers
v0x16f8e70_0 .net "out_sop_dut", 0 0, L_0x16fb670;  1 drivers
v0x16f8f10_0 .net "out_sop_ref", 0 0, L_0x16cf580;  1 drivers
v0x16f8fb0_0 .var/2u "stats1", 223 0;
v0x16f9050_0 .var/2u "strobe", 0 0;
v0x16f90f0_0 .net "tb_match", 0 0, L_0x16fd340;  1 drivers
v0x16f91c0_0 .net "tb_mismatch", 0 0, L_0x169e2d0;  1 drivers
v0x16f9260_0 .net "wavedrom_enable", 0 0, v0x16f5320_0;  1 drivers
v0x16f9330_0 .net "wavedrom_title", 511 0, v0x16f53c0_0;  1 drivers
L_0x16fd020 .concat [ 1 1 0 0], L_0x16fa300, L_0x16cf580;
L_0x16fd0c0 .concat [ 1 1 0 0], L_0x16fa300, L_0x16cf580;
L_0x16fd160 .concat [ 1 1 0 0], L_0x16fce90, L_0x16fb670;
L_0x16fd200 .concat [ 1 1 0 0], L_0x16fa300, L_0x16cf580;
L_0x16fd340 .cmp/eeq 2, L_0x16fd020, L_0x16fcd00;
S_0x16abf50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16abdc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x169e6b0 .functor AND 1, v0x16f4f10_0, v0x16f5050_0, C4<1>, C4<1>;
L_0x169ea90 .functor NOT 1, v0x16f4dd0_0, C4<0>, C4<0>, C4<0>;
L_0x169ee70 .functor NOT 1, v0x16f4e70_0, C4<0>, C4<0>, C4<0>;
L_0x169f0f0 .functor AND 1, L_0x169ea90, L_0x169ee70, C4<1>, C4<1>;
L_0x16b6850 .functor AND 1, L_0x169f0f0, v0x16f4f10_0, C4<1>, C4<1>;
L_0x16cf580 .functor OR 1, L_0x169e6b0, L_0x16b6850, C4<0>, C4<0>;
L_0x16f9780 .functor NOT 1, v0x16f4e70_0, C4<0>, C4<0>, C4<0>;
L_0x16f97f0 .functor OR 1, L_0x16f9780, v0x16f5050_0, C4<0>, C4<0>;
L_0x16f9900 .functor AND 1, v0x16f4f10_0, L_0x16f97f0, C4<1>, C4<1>;
L_0x16f99c0 .functor NOT 1, v0x16f4dd0_0, C4<0>, C4<0>, C4<0>;
L_0x16f9a90 .functor OR 1, L_0x16f99c0, v0x16f4e70_0, C4<0>, C4<0>;
L_0x16f9b00 .functor AND 1, L_0x16f9900, L_0x16f9a90, C4<1>, C4<1>;
L_0x16f9c80 .functor NOT 1, v0x16f4e70_0, C4<0>, C4<0>, C4<0>;
L_0x16f9cf0 .functor OR 1, L_0x16f9c80, v0x16f5050_0, C4<0>, C4<0>;
L_0x16f9c10 .functor AND 1, v0x16f4f10_0, L_0x16f9cf0, C4<1>, C4<1>;
L_0x16f9e80 .functor NOT 1, v0x16f4dd0_0, C4<0>, C4<0>, C4<0>;
L_0x16f9f80 .functor OR 1, L_0x16f9e80, v0x16f5050_0, C4<0>, C4<0>;
L_0x16fa040 .functor AND 1, L_0x16f9c10, L_0x16f9f80, C4<1>, C4<1>;
L_0x16fa1f0 .functor XNOR 1, L_0x16f9b00, L_0x16fa040, C4<0>, C4<0>;
v0x169dc00_0 .net *"_ivl_0", 0 0, L_0x169e6b0;  1 drivers
v0x169e000_0 .net *"_ivl_12", 0 0, L_0x16f9780;  1 drivers
v0x169e3e0_0 .net *"_ivl_14", 0 0, L_0x16f97f0;  1 drivers
v0x169e7c0_0 .net *"_ivl_16", 0 0, L_0x16f9900;  1 drivers
v0x169eba0_0 .net *"_ivl_18", 0 0, L_0x16f99c0;  1 drivers
v0x169ef80_0 .net *"_ivl_2", 0 0, L_0x169ea90;  1 drivers
v0x169f200_0 .net *"_ivl_20", 0 0, L_0x16f9a90;  1 drivers
v0x16f3340_0 .net *"_ivl_24", 0 0, L_0x16f9c80;  1 drivers
v0x16f3420_0 .net *"_ivl_26", 0 0, L_0x16f9cf0;  1 drivers
v0x16f3500_0 .net *"_ivl_28", 0 0, L_0x16f9c10;  1 drivers
v0x16f35e0_0 .net *"_ivl_30", 0 0, L_0x16f9e80;  1 drivers
v0x16f36c0_0 .net *"_ivl_32", 0 0, L_0x16f9f80;  1 drivers
v0x16f37a0_0 .net *"_ivl_36", 0 0, L_0x16fa1f0;  1 drivers
L_0x7fd3c4b82018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16f3860_0 .net *"_ivl_38", 0 0, L_0x7fd3c4b82018;  1 drivers
v0x16f3940_0 .net *"_ivl_4", 0 0, L_0x169ee70;  1 drivers
v0x16f3a20_0 .net *"_ivl_6", 0 0, L_0x169f0f0;  1 drivers
v0x16f3b00_0 .net *"_ivl_8", 0 0, L_0x16b6850;  1 drivers
v0x16f3be0_0 .net "a", 0 0, v0x16f4dd0_0;  alias, 1 drivers
v0x16f3ca0_0 .net "b", 0 0, v0x16f4e70_0;  alias, 1 drivers
v0x16f3d60_0 .net "c", 0 0, v0x16f4f10_0;  alias, 1 drivers
v0x16f3e20_0 .net "d", 0 0, v0x16f5050_0;  alias, 1 drivers
v0x16f3ee0_0 .net "out_pos", 0 0, L_0x16fa300;  alias, 1 drivers
v0x16f3fa0_0 .net "out_sop", 0 0, L_0x16cf580;  alias, 1 drivers
v0x16f4060_0 .net "pos0", 0 0, L_0x16f9b00;  1 drivers
v0x16f4120_0 .net "pos1", 0 0, L_0x16fa040;  1 drivers
L_0x16fa300 .functor MUXZ 1, L_0x7fd3c4b82018, L_0x16f9b00, L_0x16fa1f0, C4<>;
S_0x16f42a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16abdc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16f4dd0_0 .var "a", 0 0;
v0x16f4e70_0 .var "b", 0 0;
v0x16f4f10_0 .var "c", 0 0;
v0x16f4fb0_0 .net "clk", 0 0, v0x16f8bf0_0;  1 drivers
v0x16f5050_0 .var "d", 0 0;
v0x16f5140_0 .var/2u "fail", 0 0;
v0x16f51e0_0 .var/2u "fail1", 0 0;
v0x16f5280_0 .net "tb_match", 0 0, L_0x16fd340;  alias, 1 drivers
v0x16f5320_0 .var "wavedrom_enable", 0 0;
v0x16f53c0_0 .var "wavedrom_title", 511 0;
E_0x16aa5a0/0 .event negedge, v0x16f4fb0_0;
E_0x16aa5a0/1 .event posedge, v0x16f4fb0_0;
E_0x16aa5a0 .event/or E_0x16aa5a0/0, E_0x16aa5a0/1;
S_0x16f45d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x16f42a0;
 .timescale -12 -12;
v0x16f4810_0 .var/2s "i", 31 0;
E_0x16aa440 .event posedge, v0x16f4fb0_0;
S_0x16f4910 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x16f42a0;
 .timescale -12 -12;
v0x16f4b10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16f4bf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x16f42a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16f55a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16abdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16fa4b0 .functor NOT 1, v0x16f4dd0_0, C4<0>, C4<0>, C4<0>;
L_0x16fa540 .functor NOT 1, v0x16f4e70_0, C4<0>, C4<0>, C4<0>;
L_0x16fa6e0 .functor AND 1, L_0x16fa4b0, L_0x16fa540, C4<1>, C4<1>;
L_0x16fa7f0 .functor NOT 1, v0x16f4f10_0, C4<0>, C4<0>, C4<0>;
L_0x16fa9a0 .functor AND 1, L_0x16fa6e0, L_0x16fa7f0, C4<1>, C4<1>;
L_0x16faab0 .functor AND 1, L_0x16fa9a0, v0x16f5050_0, C4<1>, C4<1>;
L_0x16facc0 .functor NOT 1, v0x16f4dd0_0, C4<0>, C4<0>, C4<0>;
L_0x16fae40 .functor AND 1, L_0x16facc0, v0x16f4e70_0, C4<1>, C4<1>;
L_0x16faf50 .functor NOT 1, v0x16f4f10_0, C4<0>, C4<0>, C4<0>;
L_0x16fafc0 .functor AND 1, L_0x16fae40, L_0x16faf50, C4<1>, C4<1>;
L_0x16fb130 .functor AND 1, L_0x16fafc0, v0x16f5050_0, C4<1>, C4<1>;
L_0x16fb1a0 .functor OR 1, L_0x16faab0, L_0x16fb130, C4<0>, C4<0>;
L_0x16fb320 .functor NOT 1, v0x16f4dd0_0, C4<0>, C4<0>, C4<0>;
L_0x16fb390 .functor AND 1, L_0x16fb320, v0x16f4e70_0, C4<1>, C4<1>;
L_0x16fb2b0 .functor AND 1, L_0x16fb390, v0x16f4f10_0, C4<1>, C4<1>;
L_0x16fb520 .functor AND 1, L_0x16fb2b0, v0x16f5050_0, C4<1>, C4<1>;
L_0x16fb670 .functor OR 1, L_0x16fb1a0, L_0x16fb520, C4<0>, C4<0>;
L_0x16fb870 .functor NOT 1, v0x16f5050_0, C4<0>, C4<0>, C4<0>;
L_0x16fbb10 .functor NOT 1, v0x16f4e70_0, C4<0>, C4<0>, C4<0>;
L_0x16fbcc0 .functor NOT 1, v0x16f5050_0, C4<0>, C4<0>, C4<0>;
L_0x16fbf20 .functor NOT 1, v0x16f4f10_0, C4<0>, C4<0>, C4<0>;
L_0x16fc340 .functor NOT 1, v0x16f5050_0, C4<0>, C4<0>, C4<0>;
L_0x16fc5b0 .functor NOT 1, v0x16f4e70_0, C4<0>, C4<0>, C4<0>;
L_0x16fc8b0 .functor NOT 1, v0x16f4f10_0, C4<0>, C4<0>, C4<0>;
L_0x16fcb50 .functor NOT 1, v0x16f5050_0, C4<0>, C4<0>, C4<0>;
v0x16f5760_0 .net *"_ivl_0", 0 0, L_0x16fa4b0;  1 drivers
v0x16f5840_0 .net *"_ivl_10", 0 0, L_0x16faab0;  1 drivers
v0x16f5920_0 .net *"_ivl_12", 0 0, L_0x16facc0;  1 drivers
v0x16f5a10_0 .net *"_ivl_14", 0 0, L_0x16fae40;  1 drivers
v0x16f5af0_0 .net *"_ivl_16", 0 0, L_0x16faf50;  1 drivers
v0x16f5c20_0 .net *"_ivl_18", 0 0, L_0x16fafc0;  1 drivers
v0x16f5d00_0 .net *"_ivl_2", 0 0, L_0x16fa540;  1 drivers
v0x16f5de0_0 .net *"_ivl_20", 0 0, L_0x16fb130;  1 drivers
v0x16f5ec0_0 .net *"_ivl_22", 0 0, L_0x16fb1a0;  1 drivers
v0x16f6030_0 .net *"_ivl_24", 0 0, L_0x16fb320;  1 drivers
v0x16f6110_0 .net *"_ivl_26", 0 0, L_0x16fb390;  1 drivers
v0x16f61f0_0 .net *"_ivl_28", 0 0, L_0x16fb2b0;  1 drivers
v0x16f62d0_0 .net *"_ivl_30", 0 0, L_0x16fb520;  1 drivers
v0x16f63b0_0 .net *"_ivl_34", 0 0, L_0x16fb7d0;  1 drivers
v0x16f6490_0 .net *"_ivl_36", 0 0, L_0x16fb8e0;  1 drivers
v0x16f6570_0 .net *"_ivl_38", 0 0, L_0x16fb870;  1 drivers
v0x16f6650_0 .net *"_ivl_4", 0 0, L_0x16fa6e0;  1 drivers
v0x16f6840_0 .net *"_ivl_40", 0 0, L_0x16fba70;  1 drivers
v0x16f6920_0 .net *"_ivl_42", 0 0, L_0x16fbb10;  1 drivers
v0x16f6a00_0 .net *"_ivl_44", 0 0, L_0x16fbc20;  1 drivers
v0x16f6ae0_0 .net *"_ivl_46", 0 0, L_0x16fbd80;  1 drivers
v0x16f6bc0_0 .net *"_ivl_48", 0 0, L_0x16fbcc0;  1 drivers
v0x16f6ca0_0 .net *"_ivl_50", 0 0, L_0x16fb9d0;  1 drivers
v0x16f6d80_0 .net *"_ivl_53", 0 0, L_0x16fc070;  1 drivers
v0x16f6e60_0 .net *"_ivl_54", 0 0, L_0x16fc1b0;  1 drivers
v0x16f6f40_0 .net *"_ivl_56", 0 0, L_0x16fbf20;  1 drivers
v0x16f7020_0 .net *"_ivl_58", 0 0, L_0x16fc2a0;  1 drivers
v0x16f7100_0 .net *"_ivl_6", 0 0, L_0x16fa7f0;  1 drivers
v0x16f71e0_0 .net *"_ivl_60", 0 0, L_0x16fc340;  1 drivers
v0x16f72c0_0 .net *"_ivl_62", 0 0, L_0x16fc510;  1 drivers
v0x16f73a0_0 .net *"_ivl_65", 0 0, L_0x16fc720;  1 drivers
v0x16f7480_0 .net *"_ivl_66", 0 0, L_0x16fc5b0;  1 drivers
v0x16f7560_0 .net *"_ivl_68", 0 0, L_0x16fc810;  1 drivers
v0x16f7850_0 .net *"_ivl_70", 0 0, L_0x16fc8b0;  1 drivers
v0x16f7930_0 .net *"_ivl_72", 0 0, L_0x16fcab0;  1 drivers
v0x16f7a10_0 .net *"_ivl_74", 0 0, L_0x16fcb50;  1 drivers
v0x16f7af0_0 .net *"_ivl_76", 0 0, L_0x16fcc60;  1 drivers
v0x16f7bd0_0 .net *"_ivl_8", 0 0, L_0x16fa9a0;  1 drivers
v0x16f7cb0_0 .net "a", 0 0, v0x16f4dd0_0;  alias, 1 drivers
v0x16f7d50_0 .net "b", 0 0, v0x16f4e70_0;  alias, 1 drivers
v0x16f7e40_0 .net "c", 0 0, v0x16f4f10_0;  alias, 1 drivers
v0x16f7f30_0 .net "d", 0 0, v0x16f5050_0;  alias, 1 drivers
v0x16f8020_0 .net "out_pos", 0 0, L_0x16fce90;  alias, 1 drivers
v0x16f80e0_0 .net "out_sop", 0 0, L_0x16fb670;  alias, 1 drivers
L_0x16fb7d0 .arith/sum 1, v0x16f4dd0_0, v0x16f4e70_0;
L_0x16fb8e0 .arith/sum 1, L_0x16fb7d0, v0x16f4f10_0;
L_0x16fba70 .arith/sum 1, L_0x16fb8e0, L_0x16fb870;
L_0x16fbc20 .arith/sum 1, v0x16f4dd0_0, L_0x16fbb10;
L_0x16fbd80 .arith/sum 1, L_0x16fbc20, v0x16f4f10_0;
L_0x16fb9d0 .arith/sum 1, L_0x16fbd80, L_0x16fbcc0;
L_0x16fc070 .arith/mult 1, L_0x16fba70, L_0x16fb9d0;
L_0x16fc1b0 .arith/sum 1, v0x16f4dd0_0, v0x16f4e70_0;
L_0x16fc2a0 .arith/sum 1, L_0x16fc1b0, L_0x16fbf20;
L_0x16fc510 .arith/sum 1, L_0x16fc2a0, L_0x16fc340;
L_0x16fc720 .arith/mult 1, L_0x16fc070, L_0x16fc510;
L_0x16fc810 .arith/sum 1, v0x16f4dd0_0, L_0x16fc5b0;
L_0x16fcab0 .arith/sum 1, L_0x16fc810, L_0x16fc8b0;
L_0x16fcc60 .arith/sum 1, L_0x16fcab0, L_0x16fcb50;
L_0x16fce90 .arith/mult 1, L_0x16fc720, L_0x16fcc60;
S_0x16f8260 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16abdc0;
 .timescale -12 -12;
E_0x16939f0 .event anyedge, v0x16f9050_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16f9050_0;
    %nor/r;
    %assign/vec4 v0x16f9050_0, 0;
    %wait E_0x16939f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16f42a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f5140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f51e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16f42a0;
T_4 ;
    %wait E_0x16aa5a0;
    %load/vec4 v0x16f5280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16f5140_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16f42a0;
T_5 ;
    %wait E_0x16aa440;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %wait E_0x16aa440;
    %load/vec4 v0x16f5140_0;
    %store/vec4 v0x16f51e0_0, 0, 1;
    %fork t_1, S_0x16f45d0;
    %jmp t_0;
    .scope S_0x16f45d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16f4810_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16f4810_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x16aa440;
    %load/vec4 v0x16f4810_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16f4810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16f4810_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16f42a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16aa5a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16f5050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16f4e70_0, 0;
    %assign/vec4 v0x16f4dd0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x16f5140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x16f51e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16abdc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f8bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16f9050_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16abdc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16f8bf0_0;
    %inv;
    %store/vec4 v0x16f8bf0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16abdc0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16f4fb0_0, v0x16f91c0_0, v0x16f8a10_0, v0x16f8ab0_0, v0x16f8b50_0, v0x16f8c90_0, v0x16f8f10_0, v0x16f8e70_0, v0x16f8dd0_0, v0x16f8d30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16abdc0;
T_9 ;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16abdc0;
T_10 ;
    %wait E_0x16aa5a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16f8fb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f8fb0_0, 4, 32;
    %load/vec4 v0x16f90f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f8fb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16f8fb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f8fb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16f8f10_0;
    %load/vec4 v0x16f8f10_0;
    %load/vec4 v0x16f8e70_0;
    %xor;
    %load/vec4 v0x16f8f10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f8fb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f8fb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16f8dd0_0;
    %load/vec4 v0x16f8dd0_0;
    %load/vec4 v0x16f8d30_0;
    %xor;
    %load/vec4 v0x16f8dd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f8fb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16f8fb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16f8fb0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q2/iter0/response22/top_module.sv";
