// Seed: 4171872169
module module_0;
  assign module_2.id_5 = 0;
  assign module_1.id_0 = 0;
  assign id_1 = "";
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output uwire id_2,
    output wire  id_3,
    input  tri   id_4,
    input  wand  id_5,
    output tri0  id_6,
    output logic id_7,
    output tri0  id_8,
    input  tri   id_9
);
  always id_7 <= $display(id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_15, id_16, id_17;
  assign id_15 = id_3;
  wire id_18;
  wire id_19;
  wire id_20, id_21 = id_16;
  module_0 modCall_1 ();
  wire id_22;
  final begin : LABEL_0
    id_16 = 1'b0;
  end
  logic [7:0][1] id_23, id_24 = id_16;
endmodule
