//! ``cache`` module of ``luma_core``.
//!
//! Contains functions for the L1, L2, Data and Instruction caches.

use crate::{mfspr, mtspr, processor};
use core::arch::{asm, global_asm};

global_asm!(include_str!("../asm/cache.S"));

// Load cache functions from global assembly.
unsafe extern "C" {
    /// Enable the L1 d(ata)-cache.
    ///
    /// **NOTE**: This function calls ``sync`` before enabling.
    pub fn DCEnable();

    /// Disable the L1 d(ata)-cache.
    ///
    /// When the data cache is **disabled**, all accesses
    /// are propagated to the L2 cache or 60x bus.
    ///
    /// **NOTE**: This function calls ``sync`` before disabling.
    pub fn DCDisable();

    /// Invalidate the L1 d(ata)-cache.
    ///
    /// **NOTE**: This function calls ``sync`` before invalidating.
    pub fn DCFlashInvalidate();

    /// Locks the current contents of the L1 d(ata)-cache.
    ///
    /// A data access that hits the locked data cache is serviced
    /// by the cache. However, all accesses that miss the locked cache
    /// are propagated to the L2 cache.
    ///
    /// **NOTE**: This function calls ``sync`` before locking.
    pub fn DCLock();

    /// Unlocks the current contents of the L1 d(ata)-cache.
    ///
    /// **NOTE**: This function calls ``sync`` before locking.
    pub fn DCUnlock();

    /// Invalidates a given range of the L1 d(ata)-cache.
    ///
    /// **NOTE**:
    /// * The starting addreses given **MUST** be aligned on a 32 byte boundary.
    /// * The length of the range to invalidate should be a multiple of 32.
    pub fn DCInvalidateRange(start_address: *const u32, length: u32);

    /// Flushes a given range of the L1 d(ata)-cache.
    ///
    /// If any part of the range hits in the d(ata)-cache,
    /// the corresponding block will be flushed to main memory and invalidated.
    ///
    /// **NOTE**:
    /// * This function invokes a "sync" after flushing the range.
    /// * The starting addreses given **MUST** be aligned on a 32 byte boundary.
    /// * The length of the range to invalidate should be a multiple of 32.
    pub fn DCFlushRange(start_address: *const u32, length: u32);

    /// Ensures a range of memory is updated with any modified data in the d(ata)-cache.
    ///
    /// **NOTE**:
    /// * This function invokes a "sync" after storing the range.
    /// * The starting addreses given **MUST** be aligned on a 32 byte boundary.
    /// * The length of the range to invalidate should be a multiple of 32.
    pub fn DCStoreRange(start_address: *const u32, length: u32);

    /// Flushes a given range of the L1 d(ata)-cache without ``sync``.
    ///
    /// If any part of the range hits in the d(ata)-cache,
    /// the corresponding block will be flushed to main memory and invalidated.
    ///
    /// **WARNING**: This routine does not perform a "sync" after flushing the range.
    /// The flushed cache blocks are **NOT** guaranteed to be in memory by the time you run
    /// the next routine.
    ///
    /// **NOTE**:
    /// * The starting addreses given **MUST** be aligned on a 32 byte boundary.
    /// * The length of the range to invalidate should be a multiple of 32.
    pub fn DCFlushRangeNS(start_address: *const u32, length: u32);

    /// Ensures a range of memory is updated with any modified data in the cache without ``sync``.
    ///
    /// **WARNING**: This routine does not perform a "sync" after storing the range.
    /// The flushed cache blocks are **NOT** guaranteed to be in memory by the time you run
    /// the next routine.
    ///
    /// **NOTE**:
    /// * The starting addreses given **MUST** be aligned on a 32 byte boundary.
    /// * The length of the range to invalidate should be a multiple of 32.
    pub fn DCStoreRangeNS(start_address: *const u32, length: u32);

    /// Enable the L1 i(nstruction)-cache.
    ///
    /// **NOTE**: This function is preceded by ``isync`` when enabling.
    pub fn ICEnable();

    /// Disable the L1 i(nstruction)-cache.
    ///
    /// When the instruction cache is **disabled**, all instruction fetches
    /// are propagated to the L2 cache or 60x bus.
    ///
    /// **NOTE**: This function is preceded by ``isync`` when disabling.
    pub fn ICDisable();

    /// Locks the current contents of the L1 i(nstruction)-cache.
    ///
    /// A instruction fetch that hits the locked instruction cache is serviced
    /// by the cache. However, all accesses that miss the locked cache
    /// are propagated to the L2 cache.
    ///
    /// **NOTE**: This function is preceded by ``isync`` when locking.
    pub fn ICLock();

    /// Unlocks the current contents of the L1 i(nstruction)-cache.
    ///
    /// **NOTE**: This function is preceded by ``isync`` when locking.
    pub fn ICUnlock();

    /// Invalidate the L1 i(nstruction)-cache.
    ///
    /// Cache access is **blocked** during this time.
    /// Bus accesses to the cache are signaled as a miss during invalidate operations.
    ///
    /// **NOTE**: This function is preceded by ``isync`` when locking.
    pub fn ICFlashInvalidate();

    /// Invalidates a block in the i(nstruction)-cache.
    ///
    /// If the block hits in the range, the corresponding block will be invalidated.
    ///
    /// **NOTE**:
    /// * The starting addreses given **MUST** be aligned on a 32 byte boundary.
    pub fn ICBlockInvalidate(start_address: *const u32);

    /// Invalidate a range in the L1 i(nstruction)-cache.
    ///
    /// **NOTE**:
    /// * The starting addreses given **MUST** be aligned on a 32 byte boundary.
    /// * The length of the range to invalidate should be a multiple of 32.
    pub fn ICInvalidateRange(start_address: *const u32, length: u32);

    /// Enable the L2 cache.
    ///
    /// **NOTE**: This function calls ``sync`` before enabling.
    pub fn L2Enable();

    /// Disable the L2 cache.
    ///
    /// **NOTE**: This function calls ``sync`` before disabling.
    pub fn L2Disable();

    /// Invalidate the L2 cache.
    pub fn L2Invalidate();
}

/// Turn on extra L2 cache features
///
/// Sets the following bits in the HID4 register which affect the L2 cache:
///    - L2FM=01 (64-byte fetch mode)
///    - BCO=1 (dual 64-byte castout buffers)
///    - L2MUM=1 (configured as 2-deep miss-under-miss cache)
#[allow(non_snake_case, unused_unsafe)]
pub fn L2Enhance() {
    // Disable the CPU ISR
    let level = 0u32;
    processor::cpu_isr_disable(level);

    // Load the value from the HID4 register.
    let mut hid4_value = mfspr!(HID4);

    // Make sure the H4A is set before enhancing.
    if (hid4_value & 0x80000000) != 0 {
        unsafe {
            // There is no simple way to flush only the L2 cache.
            DCFlushRangeNS(0x80000000 as *const u32, 0x01800000);
            DCFlushRangeNS(0x90000000 as *const u32, 0x04000000);

            // Invalidate L2
            L2Invalidate();

            // Set bits for L2 enhancing
            // L2FM=01 BCO=1 L2MUM=1
            hid4_value |= 0x24200000;

            // Write the current HID4 value to the register.
            mtspr!(hid4_value, HID4);

            // Re-enable the L2 cache.
            L2Enable();
        }
    }

    // Restore the CPU ISR
    processor::cpu_isr_restore(level);
}
