VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {mtm_Alu}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {best}
  {PVT Mode} {min}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.900}
  {Temperature} {0.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v17.13-s098_1 ((64bit) 02/08/2018 11:36 (Linux 2.6.18-194.el5))}
  {DATE} {September 15, 2019}
END_BANNER
PATH 1
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/err_out_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_serializer/err_out_reg[4]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/err_flg_out_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.308}
    {} {Slack Time} {0.205}
  END_SLK_CLC
  SLK 0.205
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.388} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.376} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.207} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.176} {0.224} {-0.000} {-0.205} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/err_flg_out_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.220} { 0.000} {0.098} {} { 0.220} { 0.015} {} {2} {(42.23,254.78) (48.96,255.36)} 
    NET {} {} {} {} {} {err_flg[2]} {} { 0.000} { 0.000} {0.098} {0.009} { 0.220} { 0.015} {} {} {} 
    INST {u_mtm_Alu_serializer/g4836} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.052} { 0.000} {0.081} {} { 0.271} { 0.066} {} {1} {(48.29,247.28) (48.96,246.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_166} {} { 0.000} { 0.000} {0.081} {0.006} { 0.271} { 0.067} {} {} {} 
    INST {u_mtm_Alu_serializer/g4740} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.037} { 0.000} {0.055} {} { 0.308} { 0.104} {} {1} {(53.24,254.48) (53.44,252.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_256} {} { 0.000} { 0.000} {0.055} {0.005} { 0.308} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.021} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.033} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.203} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.176} {0.227} {-0.000} { 0.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/err_out_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_serializer/err_out_reg[7]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/err_flg_out_reg[5]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.319}
    {} {Slack Time} {0.214}
  END_SLK_CLC
  SLK 0.214
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.398} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.386} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.216} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.176} {0.224} { 0.000} {-0.214} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/err_flg_out_reg[5]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.227} { 0.000} {0.107} {} { 0.227} { 0.013} {} {2} {(30.71,258.50) (37.44,257.92)} 
    NET {} {} {} {} {} {err_flg[5]} {} { 0.000} { 0.000} {0.107} {0.011} { 0.227} { 0.013} {} {} {} 
    INST {u_mtm_Alu_serializer/g4839} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.051} { 0.000} {0.081} {} { 0.279} { 0.064} {} {1} {(44.69,258.80) (45.36,257.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_163} {} { 0.000} { 0.000} {0.081} {0.005} { 0.279} { 0.064} {} {} {} 
    INST {u_mtm_Alu_serializer/g4746} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.058} {} { 0.319} { 0.104} {} {1} {(47.48,266.00) (47.68,264.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_250} {} { 0.000} { 0.000} {0.058} {0.007} { 0.319} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.031} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.043} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.212} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.003} { 0.000} {0.176} {0.227} { 0.001} { 0.215} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/err_out_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_serializer/err_out_reg[5]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/err_flg_out_reg[3]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.318}
    {} {Slack Time} {0.214}
  END_SLK_CLC
  SLK 0.214
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.398} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.386} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.217} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.224} {-0.001} {-0.215} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/err_flg_out_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.225} { 0.000} {0.104} {} { 0.225} { 0.010} {} {2} {(57.36,235.47) (64.08,234.88)} 
    NET {} {} {} {} {} {err_flg[3]} {} { 0.000} { 0.000} {0.104} {0.010} { 0.225} { 0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g4837} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.054} { 0.000} {0.085} {} { 0.279} { 0.064} {} {1} {(61.25,231.44) (61.92,232.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_165} {} { 0.000} { 0.000} {0.085} {0.006} { 0.279} { 0.064} {} {} {} 
    INST {u_mtm_Alu_serializer/g4743} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.058} {} { 0.318} { 0.103} {} {1} {(67.64,242.96) (67.84,241.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_253} {} { 0.000} { 0.000} {0.058} {0.006} { 0.318} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.031} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.043} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.212} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.227} {-0.001} { 0.214} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/err_out_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_serializer/err_out_reg[2]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/err_flg_out_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.104}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.324}
    {} {Slack Time} {0.220}
  END_SLK_CLC
  SLK 0.220
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.403} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.391} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.222} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.224} {-0.001} {-0.221} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/err_flg_out_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.232} { 0.000} {0.112} {} { 0.231} { 0.011} {} {2} {(52.31,231.74) (59.04,232.32)} 
    NET {} {} {} {} {} {err_flg[0]} {} { 0.000} { 0.000} {0.112} {0.012} { 0.231} { 0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g4834} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.057} { 0.000} {0.088} {} { 0.287} { 0.068} {} {1} {(50.45,242.96) (51.12,243.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_168} {} { 0.000} { 0.000} {0.088} {0.007} { 0.287} { 0.068} {} {} {} 
    INST {u_mtm_Alu_serializer/g4738} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.036} { 0.000} {0.052} {} { 0.324} { 0.104} {} {1} {(52.52,266.00) (52.72,264.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_258} {} { 0.000} { 0.000} {0.052} {0.005} { 0.324} { 0.104} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.036} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.048} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.218} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.176} {0.227} {-0.000} { 0.219} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/rdy_to_send_reg} {CLK}
  ENDPT {u_mtm_Alu_deserializer/rdy_to_send_reg} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/rdy_to_send_reg} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.102}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.324}
    {} {Slack Time} {0.222}
  END_SLK_CLC
  SLK 0.222
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.406} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.394} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.224} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.000} { 0.000} {0.176} {0.224} {-0.002} {-0.224} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/rdy_to_send_reg} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.230} { 0.000} {0.103} {} { 0.228} { 0.006} {} {2} {(74.64,208.69) (81.36,209.28)} 
    NET {} {} {} {} {} {send_to_core} {} { 0.000} { 0.000} {0.103} {0.011} { 0.228} { 0.006} {} {} {} 
    INST {u_mtm_Alu_deserializer/g10507} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.058} { 0.000} {0.077} {} { 0.287} { 0.065} {} {1} {(65.48,207.68) (66.40,207.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_281} {} { 0.000} { 0.000} {0.077} {0.004} { 0.287} { 0.065} {} {} {} 
    INST {u_mtm_Alu_deserializer/g10480} {EIN0} {R} {AUS} {F} {} {UCL_AOI21} { 0.037} { 0.000} {0.062} {} { 0.324} { 0.102} {} {1} {(61.80,207.68) (61.36,209.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_310} {} { 0.000} { 0.000} {0.062} {0.005} { 0.324} { 0.102} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.039} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.051} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.220} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.000} { 0.000} {0.176} {0.227} {-0.002} { 0.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/err_out_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_serializer/err_out_reg[6]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/err_flg_out_reg[4]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.227}
  END_SLK_CLC
  SLK 0.227
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.411} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.399} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.229} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.000} { 0.000} {0.176} {0.224} {-0.002} {-0.229} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/err_flg_out_reg[4]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.235} { 0.000} {0.110} {} { 0.233} { 0.006} {} {2} {(73.92,212.43) (80.64,211.84)} 
    NET {} {} {} {} {} {err_flg[4]} {} { 0.000} { 0.000} {0.110} {0.011} { 0.233} { 0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g4838} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.058} { 0.000} {0.092} {} { 0.292} { 0.064} {} {1} {(71.33,224.24) (72.00,223.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_164} {} { 0.000} { 0.000} {0.092} {0.007} { 0.292} { 0.064} {} {} {} 
    INST {u_mtm_Alu_serializer/g4744} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.057} {} { 0.331} { 0.103} {} {1} {(71.24,242.96) (71.44,241.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_252} {} { 0.000} { 0.000} {0.057} {0.006} { 0.331} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.044} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.056} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.225} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.002} { 0.000} {0.176} {0.227} {-0.000} { 0.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/err_flg_out_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flg_out_reg[1]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/err_flg_out_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.229}
  END_SLK_CLC
  SLK 0.229
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.413} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.401} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.231} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.000} { 0.000} {0.176} {0.224} {-0.002} {-0.231} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/err_flg_out_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.109} {} { 0.233} { 0.003} {} {2} {(73.20,220.22) (79.92,220.80)} 
    NET {} {} {} {} {} {err_flg[1]} {} { 0.000} { 0.000} {0.109} {0.011} { 0.233} { 0.003} {} {} {} 
    INST {u_mtm_Alu_deserializer/g10182} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.059} { 0.000} {0.083} {} { 0.291} { 0.062} {} {1} {(64.04,224.96) (64.96,225.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_527} {} { 0.000} { 0.000} {0.083} {0.004} { 0.291} { 0.062} {} {} {} 
    INST {u_mtm_Alu_deserializer/g10176} {EIN0} {R} {AUS} {F} {} {UCL_AOI21} { 0.039} { 0.000} {0.065} {} { 0.331} { 0.101} {} {1} {(61.80,224.96) (61.36,223.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_531} {} { 0.000} { 0.000} {0.065} {0.006} { 0.331} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.046} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.058} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.227} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.000} { 0.000} {0.176} {0.227} {-0.002} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_deserializer/err_flg_out_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_deserializer/err_flg_out_reg[4]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/err_flg_out_reg[4]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.331}
    {} {Slack Time} {0.229}
  END_SLK_CLC
  SLK 0.229
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.413} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.401} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.232} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.000} { 0.000} {0.176} {0.224} {-0.002} {-0.231} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/err_flg_out_reg[4]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.235} { 0.000} {0.110} {} { 0.233} { 0.004} {} {2} {(73.92,212.43) (80.64,211.84)} 
    NET {} {} {} {} {} {err_flg[4]} {} { 0.000} { 0.000} {0.110} {0.011} { 0.233} { 0.004} {} {} {} 
    INST {u_mtm_Alu_deserializer/g10183} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.060} { 0.000} {0.085} {} { 0.294} { 0.064} {} {1} {(63.32,213.44) (64.24,213.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_526} {} { 0.000} { 0.000} {0.085} {0.004} { 0.294} { 0.064} {} {} {} 
    INST {u_mtm_Alu_deserializer/g10177} {EIN0} {R} {AUS} {F} {} {UCL_AOI21} { 0.037} { 0.000} {0.063} {} { 0.331} { 0.101} {} {1} {(60.36,213.44) (59.92,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_deserializer/n_530} {} { 0.000} { 0.000} {0.063} {0.005} { 0.331} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.046} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.058} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.228} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.000} { 0.000} {0.176} {0.227} {-0.002} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/err_out_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_serializer/err_out_reg[3]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_deserializer/err_flg_out_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.332}
    {} {Slack Time} {0.230}
  END_SLK_CLC
  SLK 0.230
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.413} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.401} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.232} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.000} { 0.000} {0.176} {0.224} {-0.002} {-0.231} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_deserializer/err_flg_out_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.109} {} { 0.233} { 0.003} {} {2} {(73.20,220.22) (79.92,220.80)} 
    NET {} {} {} {} {} {err_flg[1]} {} { 0.000} { 0.000} {0.109} {0.011} { 0.233} { 0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4835} {EIN0} {F} {AUS} {R} {} {UCL_NAND2A} { 0.059} { 0.000} {0.093} {} { 0.292} { 0.062} {} {1} {(74.93,224.24) (75.60,223.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_167} {} { 0.000} { 0.000} {0.093} {0.008} { 0.292} { 0.062} {} {} {} 
    INST {u_mtm_Alu_serializer/g4739} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.057} {} { 0.332} { 0.103} {} {1} {(74.84,242.96) (75.04,241.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_257} {} { 0.000} { 0.000} {0.057} {0.007} { 0.332} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.046} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.058} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.228} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.227} {-0.001} { 0.228} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[3]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[3]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/crc_out_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.334}
    {} {Slack Time} {0.232}
  END_SLK_CLC
  SLK 0.232
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.416} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.403} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.235} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.217} {-0.002} {-0.234} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/crc_out_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.231} { 0.000} {0.106} {} { 0.230} {-0.002} {} {2} {(210.00,243.25) (216.72,243.84)} 
    NET {} {} {} {} {} {crc[2]} {} { 0.000} { 0.000} {0.106} {0.012} { 0.230} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g4851} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.062} { 0.000} {0.090} {} { 0.292} { 0.060} {} {1} {(210.20,248.00) (211.12,248.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_151} {} { 0.000} { 0.000} {0.090} {0.005} { 0.292} { 0.060} {} {} {} 
    INST {u_mtm_Alu_serializer/g4723} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.042} { 0.000} {0.060} {} { 0.334} { 0.101} {} {1} {(208.04,254.48) (208.24,252.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_271} {} { 0.000} { 0.000} {0.060} {0.007} { 0.334} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.049} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.062} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.229} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.220} {-0.002} { 0.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[44]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[44]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[44]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.102}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.335}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.417} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.404} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.236} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.217} {-0.002} {-0.236} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[44]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.235} { 0.000} {0.112} {} { 0.233} {-0.000} {} {2} {(195.59,289.33) (202.32,289.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[44]} {} { 0.000} { 0.000} {0.112} {0.013} { 0.234} { 0.000} {} {} {} 
    INST {u_mtm_Alu_serializer/g4708} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.102} { 0.000} {0.053} {} { 0.335} { 0.102} {} {1} {(190.87,281.84) (190.24,283.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_286} {} { 0.000} { 0.000} {0.053} {0.005} { 0.335} { 0.102} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.050} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.063} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.231} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.220} {-0.002} { 0.231} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[23]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[23]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[23]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.234}
  END_SLK_CLC
  SLK 0.234
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.418} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.406} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.236} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.224} {-0.001} {-0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[23]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.108} {} { 0.232} {-0.003} {} {2} {(105.59,243.25) (112.32,243.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[23]} {} { 0.000} { 0.000} {0.108} {0.012} { 0.232} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g4751} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.105} { 0.000} {0.060} {} { 0.337} { 0.103} {} {1} {(110.95,235.76) (110.32,237.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_245} {} { 0.000} { 0.000} {0.060} {0.007} { 0.337} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.051} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.063} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.232} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.227} {-0.001} { 0.233} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[6]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[6]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/flg_out_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.102}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.337}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.418} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.405} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.238} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.002} { 0.000} {0.172} {0.217} {-0.001} {-0.236} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/flg_out_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.233} { 0.000} {0.109} {} { 0.232} {-0.002} {} {2} {(193.44,223.94) (200.16,223.36)} 
    NET {} {} {} {} {} {flags[2]} {} { 0.000} { 0.000} {0.109} {0.012} { 0.232} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g4860} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.065} { 0.000} {0.096} {} { 0.298} { 0.063} {} {1} {(190.76,230.72) (191.68,230.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_142} {} { 0.000} { 0.000} {0.096} {0.006} { 0.298} { 0.063} {} {} {} 
    INST {u_mtm_Alu_serializer/g4730} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.056} {} { 0.337} { 0.102} {} {1} {(181.40,235.76) (181.60,237.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_266} {} { 0.000} { 0.000} {0.056} {0.006} { 0.337} { 0.102} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.051} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.064} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.232} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.002} { 0.000} {0.172} {0.220} {-0.001} { 0.234} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[28]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[28]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[28]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.338}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.419} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.406} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.238} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.172} {0.217} {-0.000} {-0.236} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[28]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.234} { 0.000} {0.106} {} { 0.233} {-0.002} {} {2} {(147.35,235.47) (154.08,234.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[28]} {} { 0.000} { 0.000} {0.106} {0.011} { 0.234} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g4756} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.060} {} { 0.338} { 0.103} {} {1} {(154.15,242.96) (153.52,241.28)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_240} {} { 0.000} { 0.000} {0.060} {0.007} { 0.338} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.052} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.065} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.233} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.172} {0.220} {-0.000} { 0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[4]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[4]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/flg_out_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.421} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.408} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.241} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.002} { 0.000} {0.172} {0.217} {-0.000} {-0.238} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/flg_out_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.235} { 0.000} {0.112} {} { 0.235} {-0.003} {} {2} {(179.03,223.94) (185.76,223.36)} 
    NET {} {} {} {} {} {flags[0]} {} { 0.000} { 0.000} {0.112} {0.013} { 0.235} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4854} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.066} { 0.000} {0.097} {} { 0.301} { 0.063} {} {1} {(177.08,219.20) (178.00,218.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_148} {} { 0.000} { 0.000} {0.097} {0.006} { 0.301} { 0.063} {} {} {} 
    INST {u_mtm_Alu_serializer/g4724} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.056} {} { 0.340} { 0.103} {} {1} {(177.08,235.76) (177.28,237.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_270} {} { 0.000} { 0.000} {0.056} {0.006} { 0.341} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.054} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.067} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.235} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.002} { 0.000} {0.172} {0.220} {-0.000} { 0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[19]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[19]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[19]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.102}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.339}
    {} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.421} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.409} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.240} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.000} { 0.000} {0.176} {0.224} {-0.002} {-0.240} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[19]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.237} { 0.000} {0.111} {} { 0.235} {-0.003} {} {2} {(85.44,231.74) (92.16,232.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[19]} {} { 0.000} { 0.000} {0.111} {0.012} { 0.235} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4750} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.058} {} { 0.339} { 0.102} {} {1} {(94.39,231.44) (93.76,229.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_246} {} { 0.000} { 0.000} {0.058} {0.007} { 0.339} { 0.102} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.054} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.066} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.236} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.000} { 0.000} {0.176} {0.227} {-0.002} { 0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[16]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[16]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[16]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.422} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.410} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.240} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.224} {-0.001} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[16]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.237} { 0.000} {0.113} {} { 0.236} {-0.002} {} {2} {(132.96,231.74) (139.68,232.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[16]} {} { 0.000} { 0.000} {0.113} {0.012} { 0.236} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g4745} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.057} {} { 0.341} { 0.103} {} {1} {(142.62,231.44) (142.00,229.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_251} {} { 0.000} { 0.000} {0.057} {0.007} { 0.341} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.054} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.066} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.236} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.227} {-0.001} { 0.237} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[33]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[33]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[33]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.339}
    {} {Slack Time} {0.238}
  END_SLK_CLC
  SLK 0.238
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.422} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.409} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.241} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.000} { 0.000} {0.172} {0.217} {-0.003} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[33]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.238} { 0.000} {0.113} {} { 0.235} {-0.003} {} {2} {(207.84,277.81) (214.56,278.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[33]} {} { 0.000} { 0.000} {0.113} {0.013} { 0.235} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4707} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.055} {} { 0.339} { 0.101} {} {1} {(193.75,277.52) (193.12,275.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_287} {} { 0.000} { 0.000} {0.055} {0.006} { 0.339} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.054} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.068} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.235} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.000} { 0.000} {0.172} {0.220} {-0.003} { 0.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[2]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[2]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[2]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.339}
    {} {Slack Time} {0.239}
  END_SLK_CLC
  SLK 0.239
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.422} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.409} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.242} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.000} { 0.000} {0.172} {0.217} {-0.003} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[2]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.239} { 0.000} {0.116} {} { 0.236} {-0.002} {} {2} {(204.96,270.02) (211.68,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[2]} {} { 0.000} { 0.000} {0.116} {0.013} { 0.236} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g4718} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.054} {} { 0.339} { 0.101} {} {1} {(203.11,266.00) (202.48,264.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_276} {} { 0.000} { 0.000} {0.054} {0.006} { 0.339} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.055} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.068} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.236} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.000} { 0.000} {0.172} {0.220} {-0.003} { 0.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[5]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[5]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/flg_out_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.342}
    {} {Slack Time} {0.239}
  END_SLK_CLC
  SLK 0.239
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.423} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.010} { 0.000} {0.201} {0.160} {-0.174} {-0.412} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.174} { 0.000} {0.185} {} { 0.000} {-0.239} {} {34} {(79.16,167.36) (85.84,165.76)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.002} { 0.000} {0.185} {0.237} { 0.002} {-0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/flg_out_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.236} { 0.000} {0.110} {} { 0.238} {-0.001} {} {2} {(165.35,212.43) (172.08,211.84)} 
    NET {} {} {} {} {} {flags[1]} {} { 0.000} { 0.000} {0.110} {0.012} { 0.238} {-0.001} {} {} {} 
    INST {u_mtm_Alu_serializer/g4855} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.063} { 0.000} {0.092} {} { 0.301} { 0.062} {} {1} {(166.28,230.72) (167.20,230.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_147} {} { 0.000} { 0.000} {0.092} {0.005} { 0.301} { 0.062} {} {} {} 
    INST {u_mtm_Alu_serializer/g4698} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.040} { 0.000} {0.057} {} { 0.342} { 0.103} {} {1} {(162.68,231.44) (162.88,229.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_296} {} { 0.000} { 0.000} {0.057} {0.007} { 0.342} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.055} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.068} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.236} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.002} { 0.000} {0.172} {0.220} {-0.000} { 0.238} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[18]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[18]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[18]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.342}
    {} {Slack Time} {0.239}
  END_SLK_CLC
  SLK 0.239
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.423} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.411} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.241} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.224} {-0.001} {-0.240} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[18]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.240} { 0.000} {0.117} {} { 0.239} {-0.000} {} {2} {(120.72,235.47) (127.44,234.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[18]} {} { 0.000} { 0.000} {0.117} {0.013} { 0.239} {-0.000} {} {} {} 
    INST {u_mtm_Alu_serializer/g4749} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.054} {} { 0.342} { 0.103} {} {1} {(120.31,231.44) (119.68,229.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_247} {} { 0.000} { 0.000} {0.054} {0.006} { 0.342} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.055} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.067} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.237} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.227} {-0.001} { 0.238} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[0]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[0]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[0]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.341}
    {} {Slack Time} {0.240}
  END_SLK_CLC
  SLK 0.240
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.424} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.411} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.243} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.217} {-0.002} {-0.242} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[0]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.239} { 0.000} {0.116} {} { 0.237} {-0.003} {} {2} {(181.19,289.33) (187.92,289.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[0]} {} { 0.000} { 0.000} {0.117} {0.013} { 0.237} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4706} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.055} {} { 0.341} { 0.101} {} {1} {(180.78,281.84) (180.16,283.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_288} {} { 0.000} { 0.000} {0.055} {0.006} { 0.341} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.056} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.070} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.237} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.220} {-0.002} { 0.238} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/err_out_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_serializer/err_out_reg[1]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/err_out_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.346}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.424} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.412} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.243} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.003} { 0.000} {0.176} {0.224} { 0.001} {-0.240} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/err_out_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.237} {-0.011} {0.135} {} { 0.238} {-0.003} {} {2} {(28.55,281.55) (35.28,280.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/err_out[1]} {} { 0.000} { 0.000} {0.135} {0.017} { 0.238} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4702} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.108} { 0.000} {0.055} {} { 0.346} { 0.105} {} {1} {(38.95,281.84) (38.32,283.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_292} {} { 0.000} { 0.000} {0.055} {0.006} { 0.346} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.057} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.069} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.239} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.003} { 0.000} {0.176} {0.227} { 0.001} { 0.242} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[14]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[14]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[14]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.110}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.351}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.425} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} {-0.412} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} {-0.240} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.004} { 0.000} {0.181} {0.231} { 0.005} {-0.236} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[14]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.239} {-0.008} {0.130} {} { 0.244} { 0.003} {} {2} {(234.47,266.30) (241.20,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[14]} {} { 0.000} { 0.000} {0.130} {0.016} { 0.245} { 0.004} {} {} {} 
    INST {u_mtm_Alu_serializer/g4742} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.106} { 0.000} {0.055} {} { 0.351} { 0.110} {} {1} {(231.19,258.80) (230.56,260.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_254} {} { 0.000} { 0.000} {0.055} {0.006} { 0.351} { 0.110} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.057} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} { 0.070} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} { 0.242} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.004} { 0.000} {0.181} {0.234} { 0.005} { 0.246} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[25]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[25]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[25]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.344}
    {} {Slack Time} {0.241}
  END_SLK_CLC
  SLK 0.241
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.425} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.413} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.243} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.224} {-0.001} {-0.242} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[25]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.238} { 0.000} {0.125} {} { 0.237} {-0.004} {} {2} {(98.39,223.94) (105.12,223.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[25]} {} { 0.000} { 0.000} {0.125} {0.015} { 0.238} {-0.004} {} {} {} 
    INST {u_mtm_Alu_serializer/g4752} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.107} { 0.000} {0.056} {} { 0.344} { 0.103} {} {1} {(105.19,219.92) (104.56,218.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_244} {} { 0.000} { 0.000} {0.056} {0.006} { 0.344} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.057} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.069} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.239} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.227} {-0.001} { 0.240} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[17]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[17]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[17]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.107}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.349}
    {} {Slack Time} {0.243}
  END_SLK_CLC
  SLK 0.243
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.426} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.010} { 0.000} {0.201} {0.160} {-0.174} {-0.416} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.174} { 0.000} {0.185} {} { 0.000} {-0.243} {} {34} {(79.16,167.36) (85.84,165.76)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.185} {0.237} { 0.002} {-0.241} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[17]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.243} { 0.000} {0.117} {} { 0.245} { 0.002} {} {2} {(134.40,212.43) (141.12,211.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[17]} {} { 0.000} { 0.000} {0.118} {0.014} { 0.245} { 0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g4748} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.055} {} { 0.349} { 0.107} {} {1} {(135.43,219.92) (134.80,218.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_248} {} { 0.000} { 0.000} {0.055} {0.006} { 0.349} { 0.107} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.059} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.010} { 0.000} {0.201} {0.160} {-0.174} { 0.069} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_2} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.174} { 0.000} {0.184} {} {-0.000} { 0.243} {} {34} {(79.16,167.36) (85.84,165.76)} 
    NET {} {} {} {} {} {CTS_5} {} { 0.001} { 0.000} {0.184} {0.240} { 0.001} { 0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[36]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[36]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[36]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.102}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.346}
    {} {Slack Time} {0.243}
  END_SLK_CLC
  SLK 0.243
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.427} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.414} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.246} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.002} { 0.000} {0.172} {0.217} {-0.001} {-0.244} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[36]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.243} { 0.000} {0.122} {} { 0.242} {-0.002} {} {2} {(193.44,243.25) (200.16,243.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[36]} {} { 0.000} { 0.000} {0.122} {0.014} { 0.242} {-0.001} {} {} {} 
    INST {u_mtm_Alu_serializer/g4716} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.104} { 0.000} {0.053} {} { 0.346} { 0.102} {} {1} {(191.59,247.28) (190.96,248.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_278} {} { 0.000} { 0.000} {0.053} {0.005} { 0.346} { 0.102} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.059} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.073} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.240} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.002} { 0.000} {0.172} {0.220} {-0.001} { 0.242} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[24]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[24]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[24]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.346}
    {} {Slack Time} {0.244}
  END_SLK_CLC
  SLK 0.244
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.427} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.415} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.246} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.224} {-0.001} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[24]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.241} { 0.000} {0.118} {} { 0.240} {-0.003} {} {2} {(99.84,235.47) (106.56,234.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[24]} {} { 0.000} { 0.000} {0.118} {0.013} { 0.240} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4753} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.106} { 0.000} {0.058} {} { 0.346} { 0.103} {} {1} {(99.42,231.44) (98.80,229.76)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_243} {} { 0.000} { 0.000} {0.058} {0.007} { 0.346} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.060} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.072} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.242} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.227} {-0.001} { 0.243} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[46]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[46]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[46]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.110}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.244}
  END_SLK_CLC
  SLK 0.244
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.428} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} {-0.415} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} {-0.243} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.004} { 0.000} {0.181} {0.231} { 0.005} {-0.239} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[46]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.246} { 0.000} {0.122} {} { 0.251} { 0.007} {} {2} {(256.07,266.30) (262.80,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[46]} {} { 0.000} { 0.000} {0.122} {0.015} { 0.252} { 0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g4757} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.052} {} { 0.355} { 0.110} {} {1} {(247.03,266.00) (246.40,264.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_239} {} { 0.000} { 0.000} {0.052} {0.005} { 0.355} { 0.110} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.061} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} { 0.074} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} { 0.246} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.004} { 0.000} {0.181} {0.234} { 0.005} { 0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[26]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[26]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[26]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.347}
    {} {Slack Time} {0.245}
  END_SLK_CLC
  SLK 0.245
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.428} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.416} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.247} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.224} {-0.001} {-0.246} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[26]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.242} { 0.000} {0.117} {} { 0.241} {-0.004} {} {2} {(109.20,231.74) (115.92,232.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[26]} {} { 0.000} { 0.000} {0.117} {0.014} { 0.241} {-0.004} {} {} {} 
    INST {u_mtm_Alu_serializer/g4754} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.107} { 0.000} {0.059} {} { 0.347} { 0.102} {} {1} {(116.70,224.24) (116.08,225.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_242} {} { 0.000} { 0.000} {0.059} {0.007} { 0.347} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.061} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.073} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.243} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.001} { 0.000} {0.176} {0.227} {-0.001} { 0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[45]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[45]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[45]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.110}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.245}
  END_SLK_CLC
  SLK 0.245
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.429} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} {-0.416} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} {-0.244} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.004} { 0.000} {0.181} {0.231} { 0.005} {-0.240} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[45]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.247} { 0.000} {0.125} {} { 0.252} { 0.007} {} {2} {(263.27,277.81) (270.00,278.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[45]} {} { 0.000} { 0.000} {0.125} {0.015} { 0.252} { 0.007} {} {} {} 
    INST {u_mtm_Alu_serializer/g4699} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.103} { 0.000} {0.051} {} { 0.355} { 0.110} {} {1} {(257.11,270.32) (256.48,272.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_295} {} { 0.000} { 0.000} {0.051} {0.005} { 0.355} { 0.110} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.061} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} { 0.074} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} { 0.246} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.004} { 0.000} {0.181} {0.234} { 0.005} { 0.250} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[29]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[29]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[29]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.349}
    {} {Slack Time} {0.246}
  END_SLK_CLC
  SLK 0.246
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.429} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.416} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.249} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.172} {0.217} {-0.000} {-0.246} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[29]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.243} { 0.000} {0.121} {} { 0.242} {-0.003} {} {2} {(141.59,223.94) (148.32,223.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[29]} {} { 0.000} { 0.000} {0.121} {0.014} { 0.243} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4728} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.106} { 0.000} {0.057} {} { 0.349} { 0.103} {} {1} {(146.94,219.92) (146.32,218.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_268} {} { 0.000} { 0.000} {0.057} {0.006} { 0.349} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.062} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.075} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.243} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.172} {0.220} {-0.000} { 0.246} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[9]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[9]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[9]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.346}
    {} {Slack Time} {0.246}
  END_SLK_CLC
  SLK 0.246
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.430} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.416} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.249} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.217} {-0.002} {-0.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[9]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.238} {-0.006} {0.131} {} { 0.235} {-0.010} {} {2} {(210.72,289.33) (217.44,289.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[9]} {} { 0.000} { 0.000} {0.131} {0.016} { 0.236} {-0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g4709} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.110} { 0.000} {0.061} {} { 0.346} { 0.100} {} {1} {(216.78,277.52) (216.16,275.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_285} {} { 0.000} { 0.000} {0.061} {0.007} { 0.346} { 0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.062} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.075} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.243} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.220} {-0.002} { 0.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[34]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[34]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[34]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.350}
    {} {Slack Time} {0.247}
  END_SLK_CLC
  SLK 0.247
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.431} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.417} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.250} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.002} { 0.000} {0.172} {0.217} {-0.001} {-0.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[34]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.243} {-0.005} {0.135} {} { 0.243} {-0.004} {} {2} {(197.03,235.47) (203.76,234.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[34]} {} { 0.000} { 0.000} {0.135} {0.018} { 0.243} {-0.004} {} {} {} 
    INST {u_mtm_Alu_serializer/g4713} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.107} { 0.000} {0.054} {} { 0.350} { 0.103} {} {1} {(186.55,235.76) (185.92,237.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_281} {} { 0.000} { 0.000} {0.054} {0.006} { 0.350} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.063} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.076} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.244} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.002} { 0.000} {0.172} {0.220} {-0.001} { 0.246} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[7]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[7]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_core/flg_out_reg[3]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.348}
    {} {Slack Time} {0.248}
  END_SLK_CLC
  SLK 0.248
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.432} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} {-0.419} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} {-0.247} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.001} { 0.000} {0.181} {0.231} { 0.002} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_core/flg_out_reg[3]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.237} { 0.000} {0.112} {} { 0.240} {-0.008} {} {2} {(222.96,235.47) (229.68,234.88)} 
    NET {} {} {} {} {} {flags[3]} {} { 0.000} { 0.000} {0.112} {0.013} { 0.240} {-0.008} {} {} {} 
    INST {u_mtm_Alu_serializer/g4862} {EIN0} {F} {AUS} {R} {} {UCL_NAND2_WIDEN} { 0.069} { 0.000} {0.103} {} { 0.309} { 0.061} {} {1} {(219.56,242.24) (220.48,241.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_140} {} { 0.000} { 0.000} {0.103} {0.007} { 0.309} { 0.061} {} {} {} 
    INST {u_mtm_Alu_serializer/g4732} {EIN2} {R} {AUS} {F} {} {UCL_AON2B_2} { 0.039} { 0.000} {0.056} {} { 0.348} { 0.101} {} {1} {(221.72,266.00) (221.92,264.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_264} {} { 0.000} { 0.000} {0.056} {0.006} { 0.348} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.064} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.077} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.245} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.000} { 0.000} {0.172} {0.220} {-0.003} { 0.245} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/err_out_reg[8]} {CLK}
  ENDPT {u_mtm_Alu_serializer/err_out_reg[8]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/err_out_reg[8]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.105}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.353}
    {} {Slack Time} {0.248}
  END_SLK_CLC
  SLK 0.248
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.432} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} {-0.420} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} {-0.250} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.003} { 0.000} {0.176} {0.224} { 0.001} {-0.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/err_out_reg[8]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.242} {-0.014} {0.143} {} { 0.242} {-0.006} {} {2} {(28.55,277.81) (35.28,278.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/err_out[8]} {} { 0.000} { 0.000} {0.143} {0.019} { 0.242} {-0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g4703} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.110} { 0.000} {0.057} {} { 0.353} { 0.105} {} {1} {(38.95,277.52) (38.32,275.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_291} {} { 0.000} { 0.000} {0.057} {0.006} { 0.353} { 0.105} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.065} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.012} { 0.000} {0.202} {0.160} {-0.172} { 0.077} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_5} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.170} { 0.000} {0.176} {} {-0.002} { 0.246} {} {36} {(62.60,230.72) (69.28,232.32)} 
    NET {} {} {} {} {} {CTS_1} {} { 0.003} { 0.000} {0.176} {0.227} { 0.001} { 0.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[35]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[35]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[35]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.102}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.351}
    {} {Slack Time} {0.249}
  END_SLK_CLC
  SLK 0.249
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.433} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.419} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.252} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.217} {-0.002} {-0.251} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[35]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.248} { 0.000} {0.127} {} { 0.246} {-0.003} {} {2} {(199.19,258.50) (205.92,257.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[35]} {} { 0.000} { 0.000} {0.127} {0.015} { 0.246} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4715} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.105} { 0.000} {0.053} {} { 0.351} { 0.102} {} {1} {(195.19,254.48) (194.56,252.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_279} {} { 0.000} { 0.000} {0.053} {0.005} { 0.351} { 0.102} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.065} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.078} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.246} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.220} {-0.002} { 0.247} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[38]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[38]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[38]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.004}
    {+} {Hold} {0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.109}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.358}
    {} {Slack Time} {0.249}
  END_SLK_CLC
  SLK 0.249
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.433} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} {-0.420} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} {-0.248} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.181} {0.231} { 0.004} {-0.245} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[38]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.245} {-0.015} {0.148} {} { 0.249} {-0.000} {} {2} {(240.96,246.99) (247.68,246.40)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[38]} {} { 0.000} { 0.000} {0.148} {0.020} { 0.249} { 0.000} {} {} {} 
    INST {u_mtm_Alu_serializer/g4720} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.109} { 0.000} {0.053} {} { 0.358} { 0.109} {} {1} {(236.22,254.48) (235.60,252.80)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_274} {} { 0.000} { 0.000} {0.053} {0.005} { 0.358} { 0.109} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.065} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} { 0.078} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} { 0.250} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.181} {0.234} { 0.004} { 0.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[41]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[41]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[41]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.351}
    {} {Slack Time} {0.250}
  END_SLK_CLC
  SLK 0.250
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.434} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.420} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.253} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.217} {-0.002} {-0.252} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[41]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.243} {-0.006} {0.136} {} { 0.240} {-0.010} {} {2} {(226.56,289.33) (233.28,289.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[41]} {} { 0.000} { 0.000} {0.136} {0.018} { 0.241} {-0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g4725} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.110} { 0.000} {0.058} {} { 0.351} { 0.101} {} {1} {(234.06,281.84) (233.44,283.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_269} {} { 0.000} { 0.000} {0.058} {0.007} { 0.351} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.066} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.080} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.247} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.220} {-0.002} { 0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[27]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[27]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[27]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.354}
    {} {Slack Time} {0.251}
  END_SLK_CLC
  SLK 0.251
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.434} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.421} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.254} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.172} {0.217} {-0.000} {-0.251} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[27]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.248} { 0.000} {0.128} {} { 0.248} {-0.003} {} {2} {(127.20,223.94) (133.92,223.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[27]} {} { 0.000} { 0.000} {0.128} {0.015} { 0.248} {-0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g4755} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.106} { 0.000} {0.054} {} { 0.354} { 0.103} {} {1} {(126.78,219.92) (126.16,218.24)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_241} {} { 0.000} { 0.000} {0.054} {0.006} { 0.354} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.067} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.080} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.248} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.172} {0.220} {-0.000} { 0.251} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[37]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[37]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[37]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.351}
    {} {Slack Time} {0.251}
  END_SLK_CLC
  SLK 0.251
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.435} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.421} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.254} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.000} { 0.000} {0.172} {0.217} {-0.003} {-0.254} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[37]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.244} {-0.008} {0.143} {} { 0.241} {-0.010} {} {2} {(218.63,258.50) (225.36,257.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[37]} {} { 0.000} { 0.000} {0.143} {0.019} { 0.241} {-0.010} {} {} {} 
    INST {u_mtm_Alu_serializer/g4719} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.110} { 0.000} {0.056} {} { 0.351} { 0.100} {} {1} {(216.78,247.28) (216.16,248.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_275} {} { 0.000} { 0.000} {0.056} {0.006} { 0.351} { 0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.067} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.080} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.248} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.000} { 0.000} {0.172} {0.220} {-0.003} { 0.248} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[39]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[39]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[39]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.356}
    {} {Slack Time} {0.252}
  END_SLK_CLC
  SLK 0.252
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.436} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.423} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.255} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.172} {0.217} {-0.000} {-0.253} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[39]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.250} { 0.000} {0.137} {} { 0.249} {-0.003} {} {2} {(164.63,243.25) (171.36,243.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[39]} {} { 0.000} { 0.000} {0.137} {0.018} { 0.249} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4721} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.106} { 0.000} {0.052} {} { 0.356} { 0.103} {} {1} {(159.19,235.76) (158.56,237.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_273} {} { 0.000} { 0.000} {0.052} {0.005} { 0.356} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.069} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.082} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.249} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.172} {0.220} {-0.000} { 0.252} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[49]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[49]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[49]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.110}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.363}
    {} {Slack Time} {0.253}
  END_SLK_CLC
  SLK 0.253
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.437} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} {-0.424} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} {-0.252} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.004} { 0.000} {0.181} {0.231} { 0.005} {-0.248} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[49]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.250} { 0.000} {0.138} {} { 0.255} { 0.001} {} {2} {(274.80,266.30) (281.52,266.88)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[49]} {} { 0.000} { 0.000} {0.138} {0.018} { 0.255} { 0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g4733} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.108} { 0.000} {0.055} {} { 0.363} { 0.110} {} {1} {(262.14,270.32) (261.52,272.00)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_263} {} { 0.000} { 0.000} {0.055} {0.006} { 0.363} { 0.110} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.070} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} { 0.083} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} { 0.255} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.004} { 0.000} {0.181} {0.234} { 0.005} { 0.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[1]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[1]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[1]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.002}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.354}
    {} {Slack Time} {0.254}
  END_SLK_CLC
  SLK 0.254
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.438} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.424} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.257} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.000} { 0.000} {0.172} {0.217} {-0.003} {-0.257} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[1]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.245} { 0.000} {0.125} {} { 0.242} {-0.012} {} {2} {(209.28,281.55) (216.00,280.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[1]} {} { 0.000} { 0.000} {0.125} {0.015} { 0.243} {-0.011} {} {} {} 
    INST {u_mtm_Alu_serializer/g4714} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.111} { 0.000} {0.064} {} { 0.353} { 0.100} {} {1} {(220.38,277.52) (219.76,275.84)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_280} {} { 0.000} { 0.000} {0.064} {0.008} { 0.354} { 0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.070} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.083} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.251} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.000} { 0.000} {0.172} {0.220} {-0.003} { 0.251} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[12]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[12]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[12]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.110}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.364}
    {} {Slack Time} {0.254}
  END_SLK_CLC
  SLK 0.254
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.438} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} {-0.425} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} {-0.253} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.181} {0.231} { 0.005} {-0.249} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[12]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.246} {-0.022} {0.162} {} { 0.250} {-0.004} {} {2} {(253.91,254.78) (260.64,255.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[12]} {} { 0.000} { 0.000} {0.162} {0.023} { 0.251} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4737} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.113} { 0.000} {0.055} {} { 0.364} { 0.110} {} {1} {(252.06,247.28) (251.44,248.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_259} {} { 0.000} { 0.000} {0.055} {0.006} { 0.364} { 0.110} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.070} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} { 0.083} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} { 0.255} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.181} {0.234} { 0.005} { 0.259} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[48]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[48]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[48]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.110}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.365}
    {} {Slack Time} {0.254}
  END_SLK_CLC
  SLK 0.254
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.438} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} {-0.425} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} {-0.253} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.004} { 0.000} {0.181} {0.231} { 0.005} {-0.249} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[48]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.251} {-0.005} {0.145} {} { 0.256} { 0.002} {} {2} {(248.16,270.02) (254.88,269.44)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[48]} {} { 0.000} { 0.000} {0.145} {0.019} { 0.257} { 0.002} {} {} {} 
    INST {u_mtm_Alu_serializer/g4731} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.108} { 0.000} {0.052} {} { 0.365} { 0.110} {} {1} {(243.43,266.00) (242.80,264.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_265} {} { 0.000} { 0.000} {0.052} {0.005} { 0.365} { 0.110} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.071} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} { 0.084} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} { 0.256} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.004} { 0.000} {0.181} {0.234} { 0.005} { 0.259} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[30]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[30]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[30]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.103}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.358}
    {} {Slack Time} {0.255}
  END_SLK_CLC
  SLK 0.255
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.438} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.425} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.258} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.172} {0.217} {-0.000} {-0.255} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[30]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.252} { 0.000} {0.133} {} { 0.251} {-0.003} {} {2} {(153.84,231.74) (160.56,232.32)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[30]} {} { 0.000} { 0.000} {0.133} {0.017} { 0.252} {-0.003} {} {} {} 
    INST {u_mtm_Alu_serializer/g4712} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.106} { 0.000} {0.054} {} { 0.358} { 0.103} {} {1} {(150.55,224.24) (149.92,225.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_282} {} { 0.000} { 0.000} {0.054} {0.005} { 0.358} { 0.103} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.071} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.084} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.252} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.003} { 0.000} {0.172} {0.220} {-0.000} { 0.254} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[15]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[15]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[15]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.002}
    {+} {Hold} {0.004}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.101}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.356}
    {} {Slack Time} {0.255}
  END_SLK_CLC
  SLK 0.255
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.438} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.425} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.258} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.217} {-0.002} {-0.257} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[15]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.251} { 0.000} {0.141} {} { 0.249} {-0.006} {} {2} {(242.40,289.33) (249.12,289.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[15]} {} { 0.000} { 0.000} {0.141} {0.018} { 0.249} {-0.006} {} {} {} 
    INST {u_mtm_Alu_serializer/g4747} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.107} { 0.000} {0.053} {} { 0.356} { 0.101} {} {1} {(238.38,281.84) (237.76,283.52)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_249} {} { 0.000} { 0.000} {0.053} {0.005} { 0.356} { 0.101} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.071} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.084} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.252} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.001} { 0.000} {0.172} {0.220} {-0.002} { 0.252} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[13]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[13]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[13]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.003}
    {+} {Hold} {0.003}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.100}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.355}
    {} {Slack Time} {0.255}
  END_SLK_CLC
  SLK 0.255
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.438} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} {-0.425} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.167} { 0.000} {0.172} {} {-0.003} {-0.258} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.000} { 0.000} {0.172} {0.217} {-0.003} {-0.258} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[13]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.248} { 0.000} {0.138} {} { 0.245} {-0.010} {} {2} {(225.84,254.78) (232.56,255.36)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[13]} {} { 0.000} { 0.000} {0.138} {0.018} { 0.245} {-0.009} {} {} {} 
    INST {u_mtm_Alu_serializer/g4741} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.110} { 0.000} {0.057} {} { 0.355} { 0.100} {} {1} {(226.87,247.28) (226.24,248.96)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_255} {} { 0.000} { 0.000} {0.057} {0.006} { 0.355} { 0.100} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.071} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.170} { 0.084} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_4} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.168} { 0.000} {0.172} {} {-0.003} { 0.252} {} {34} {(205.16,265.28) (211.84,266.88)} 
    NET {} {} {} {} {} {CTS_6} {} { 0.000} { 0.000} {0.172} {0.220} {-0.003} { 0.252} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  BC_av
  CHECK_TYPE {Hold Check}
  REF {u_mtm_Alu_serializer/data_out_reg[50]} {CLK}
  ENDPT {u_mtm_Alu_serializer/data_out_reg[50]} {D} {UCL_DFF} {F} {leading} {clk1} {clk1(C)(P)(BC_av)*}
  BEGINPT {u_mtm_Alu_serializer/data_out_reg[50]} {CLK} {UCL_DFF} {R} {leading} {clk1} {clk1(D)(P)(BC_av)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.005}
    {+} {Hold} {0.005}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.100}
    {=} {Required Time} {0.110}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.366}
    {} {Slack Time} {0.256}
  END_SLK_CLC
  SLK 0.256
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} {-0.440} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} {-0.427} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} {-0.255} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.181} {0.231} { 0.005} {-0.251} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_mtm_Alu_serializer/data_out_reg[50]} {CLK} {R} {Q} {F} {} {UCL_DFF} { 0.255} { 0.000} {0.135} {} { 0.260} { 0.004} {} {2} {(279.83,258.50) (286.56,257.92)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/data_out[50]} {} { 0.000} { 0.000} {0.135} {0.017} { 0.260} { 0.004} {} {} {} 
    INST {u_mtm_Alu_serializer/g4734} {EIN0} {F} {AUS} {F} {} {UCL_AON2B_2} { 0.106} { 0.000} {0.052} {} { 0.366} { 0.110} {} {1} {(267.19,258.80) (266.56,260.48)} 
    NET {} {} {} {} {} {u_mtm_Alu_serializer/n_262} {} { 0.000} { 0.000} {0.052} {0.005} { 0.366} { 0.110} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {R} {} {} {clk} {} {} {} {0.200} {0.160} {-0.184} { 0.072} {} {6} {(0.00,0.56) } 
    NET {} {} {} {} {} {clk} {} { 0.013} { 0.000} {0.202} {0.160} {-0.171} { 0.085} {} {} {} 
    INST {CTS_ccl_a_BUF_clk1_G0_L1_1} {EIN} {R} {AUS} {R} {} {UCL_BUF8_2} { 0.172} { 0.000} {0.181} {} { 0.001} { 0.257} {} {34} {(211.64,224.96) (218.32,223.36)} 
    NET {} {} {} {} {} {CTS_4} {} { 0.003} { 0.000} {0.181} {0.234} { 0.005} { 0.261} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50

