
STM32F103_particulate_sensor_7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050e4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  080051f0  080051f0  000151f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056cc  080056cc  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  080056cc  080056cc  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  080056cc  080056cc  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056cc  080056cc  000156cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056d0  080056d0  000156d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080056d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000668  20000088  0800575c  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f0  0800575c  000206f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004e050  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003989  00000000  00000000  0006e101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000035e8  00000000  00000000  00071a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00003430  00000000  00000000  00075078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a398  00000000  00000000  000784a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e386  00000000  00000000  00092840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4711  00000000  00000000  000b0bc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001552d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000f1f8  00000000  00000000  00155328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	080051d8 	.word	0x080051d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	080051d8 	.word	0x080051d8

0800014c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b0a4      	sub	sp, #144	; 0x90
 8000150:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	char str[32];
	char str2[32];
	char str3[32];
	int state = 0;
 8000152:	2300      	movs	r3, #0
 8000154:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	int pre_tick = 0;
 8000158:	2300      	movs	r3, #0
 800015a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	int first = 0;
 800015e:	2300      	movs	r3, #0
 8000160:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000164:	f000 ffe6 	bl	8001134 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000168:	f000 fabe 	bl	80006e8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800016c:	f000 fbf4 	bl	8000958 <MX_GPIO_Init>
	MX_SPI1_Init();
 8000170:	f000 fb1a 	bl	80007a8 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 8000174:	f000 fb9c 	bl	80008b0 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8000178:	f000 fbc4 	bl	8000904 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 800017c:	f000 fb4a 	bl	8000814 <MX_TIM2_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 8000180:	f000 faf6 	bl	8000770 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 8000184:	4866      	ldr	r0, [pc, #408]	; (8000320 <main+0x1d4>)
 8000186:	f002 f9ed 	bl	8002564 <HAL_TIM_Base_Start_IT>
	u8g2_Setup_ssd1306_128x64_noname_f(&u8g2, U8G2_R0, u8x8_byte_stm32_hw_spi,
 800018a:	4b66      	ldr	r3, [pc, #408]	; (8000324 <main+0x1d8>)
 800018c:	4a66      	ldr	r2, [pc, #408]	; (8000328 <main+0x1dc>)
 800018e:	4967      	ldr	r1, [pc, #412]	; (800032c <main+0x1e0>)
 8000190:	4867      	ldr	r0, [pc, #412]	; (8000330 <main+0x1e4>)
 8000192:	f003 f827 	bl	80031e4 <u8g2_Setup_ssd1306_128x64_noname_f>
			u8x8_stm32_gpio_and_delay);

	u8g2_InitDisplay(&u8g2);
 8000196:	4866      	ldr	r0, [pc, #408]	; (8000330 <main+0x1e4>)
 8000198:	f004 fad5 	bl	8004746 <u8x8_InitDisplay>
	u8g2_SetPowerSave(&u8g2, 0);
 800019c:	2100      	movs	r1, #0
 800019e:	4864      	ldr	r0, [pc, #400]	; (8000330 <main+0x1e4>)
 80001a0:	f004 fae0 	bl	8004764 <u8x8_SetPowerSave>

	u8g2_SetFont(&u8g2, u8g2_font_5x7_tr);
 80001a4:	4963      	ldr	r1, [pc, #396]	; (8000334 <main+0x1e8>)
 80001a6:	4862      	ldr	r0, [pc, #392]	; (8000330 <main+0x1e4>)
 80001a8:	f003 fcb6 	bl	8003b18 <u8g2_SetFont>

	//HAL_UART_Receive_IT(&huart1, &cmd, 1);

	/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_ERR);
 80001ac:	4b62      	ldr	r3, [pc, #392]	; (8000338 <main+0x1ec>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	695a      	ldr	r2, [r3, #20]
 80001b2:	4b61      	ldr	r3, [pc, #388]	; (8000338 <main+0x1ec>)
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	f042 0201 	orr.w	r2, r2, #1
 80001ba:	615a      	str	r2, [r3, #20]
	/* Enable the UART Data Register not empty Interrupt */
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 80001bc:	4b5e      	ldr	r3, [pc, #376]	; (8000338 <main+0x1ec>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	68da      	ldr	r2, [r3, #12]
 80001c2:	4b5d      	ldr	r3, [pc, #372]	; (8000338 <main+0x1ec>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	f042 0220 	orr.w	r2, r2, #32
 80001ca:	60da      	str	r2, [r3, #12]
	rxBufferInit(&uart_rx);
 80001cc:	485b      	ldr	r0, [pc, #364]	; (800033c <main+0x1f0>)
 80001ce:	f000 fed5 	bl	8000f7c <rxBufferInit>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		if (timerFlag == 1) {
 80001d2:	4b5b      	ldr	r3, [pc, #364]	; (8000340 <main+0x1f4>)
 80001d4:	781b      	ldrb	r3, [r3, #0]
 80001d6:	b2db      	uxtb	r3, r3
 80001d8:	2b01      	cmp	r3, #1
 80001da:	d12c      	bne.n	8000236 <main+0xea>
			timerFlag = 0;
 80001dc:	4b58      	ldr	r3, [pc, #352]	; (8000340 <main+0x1f4>)
 80001de:	2200      	movs	r2, #0
 80001e0:	701a      	strb	r2, [r3, #0]

			state = 2;
 80001e2:	2302      	movs	r3, #2
 80001e4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

			if (first++ > 0) {
 80001e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80001ec:	1c5a      	adds	r2, r3, #1
 80001ee:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	dd09      	ble.n	800020a <main+0xbe>
				sprintf(str, "1 min TIMER");
 80001f6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80001fa:	4952      	ldr	r1, [pc, #328]	; (8000344 <main+0x1f8>)
 80001fc:	4618      	mov	r0, r3
 80001fe:	f004 fb71 	bl	80048e4 <siprintf>
				first = 1;
 8000202:	2301      	movs	r3, #1
 8000204:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000208:	e005      	b.n	8000216 <main+0xca>

			} else {
				sprintf(str, "Hello :)");
 800020a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800020e:	494e      	ldr	r1, [pc, #312]	; (8000348 <main+0x1fc>)
 8000210:	4618      	mov	r0, r3
 8000212:	f004 fb67 	bl	80048e4 <siprintf>
			}

			u8g2_FirstPage(&u8g2);
 8000216:	4846      	ldr	r0, [pc, #280]	; (8000330 <main+0x1e4>)
 8000218:	f002 ff91 	bl	800313e <u8g2_FirstPage>
			do {
				u8g2_DrawStrX2(&u8g2, 5, 30, str);
 800021c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000220:	221e      	movs	r2, #30
 8000222:	2105      	movs	r1, #5
 8000224:	4842      	ldr	r0, [pc, #264]	; (8000330 <main+0x1e4>)
 8000226:	f003 fbd9 	bl	80039dc <u8g2_DrawStrX2>

			} while (u8g2_NextPage(&u8g2));
 800022a:	4841      	ldr	r0, [pc, #260]	; (8000330 <main+0x1e4>)
 800022c:	f002 ff9b 	bl	8003166 <u8g2_NextPage>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d1f2      	bne.n	800021c <main+0xd0>

		}

		if (btnFlag == 1) {
 8000236:	4b45      	ldr	r3, [pc, #276]	; (800034c <main+0x200>)
 8000238:	781b      	ldrb	r3, [r3, #0]
 800023a:	b2db      	uxtb	r3, r3
 800023c:	2b01      	cmp	r3, #1
 800023e:	d11b      	bne.n	8000278 <main+0x12c>
			btnFlag = 0;
 8000240:	4b42      	ldr	r3, [pc, #264]	; (800034c <main+0x200>)
 8000242:	2200      	movs	r2, #0
 8000244:	701a      	strb	r2, [r3, #0]

			state = 2;
 8000246:	2302      	movs	r3, #2
 8000248:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			sprintf(str, "BUTTON!");
 800024c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000250:	493f      	ldr	r1, [pc, #252]	; (8000350 <main+0x204>)
 8000252:	4618      	mov	r0, r3
 8000254:	f004 fb46 	bl	80048e4 <siprintf>
			u8g2_FirstPage(&u8g2);
 8000258:	4835      	ldr	r0, [pc, #212]	; (8000330 <main+0x1e4>)
 800025a:	f002 ff70 	bl	800313e <u8g2_FirstPage>
			do {
				u8g2_DrawStrX2(&u8g2, 5, 30, str);
 800025e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000262:	221e      	movs	r2, #30
 8000264:	2105      	movs	r1, #5
 8000266:	4832      	ldr	r0, [pc, #200]	; (8000330 <main+0x1e4>)
 8000268:	f003 fbb8 	bl	80039dc <u8g2_DrawStrX2>

			} while (u8g2_NextPage(&u8g2));
 800026c:	4830      	ldr	r0, [pc, #192]	; (8000330 <main+0x1e4>)
 800026e:	f002 ff7a 	bl	8003166 <u8g2_NextPage>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d1f2      	bne.n	800025e <main+0x112>

		}

		if (state == 1) {
 8000278:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800027c:	2b01      	cmp	r3, #1
 800027e:	f040 811e 	bne.w	80004be <main+0x372>
			state = 3;
 8000282:	2303      	movs	r3, #3
 8000284:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			sprintf(str, "MEASURING..");
 8000288:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800028c:	4931      	ldr	r1, [pc, #196]	; (8000354 <main+0x208>)
 800028e:	4618      	mov	r0, r3
 8000290:	f004 fb28 	bl	80048e4 <siprintf>
						u8g2_FirstPage(&u8g2);
 8000294:	4826      	ldr	r0, [pc, #152]	; (8000330 <main+0x1e4>)
 8000296:	f002 ff52 	bl	800313e <u8g2_FirstPage>
						do {
							u8g2_DrawStrX2(&u8g2, 5, 30, str);
 800029a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800029e:	221e      	movs	r2, #30
 80002a0:	2105      	movs	r1, #5
 80002a2:	4823      	ldr	r0, [pc, #140]	; (8000330 <main+0x1e4>)
 80002a4:	f003 fb9a 	bl	80039dc <u8g2_DrawStrX2>

						} while (u8g2_NextPage(&u8g2));
 80002a8:	4821      	ldr	r0, [pc, #132]	; (8000330 <main+0x1e4>)
 80002aa:	f002 ff5c 	bl	8003166 <u8g2_NextPage>
 80002ae:	4603      	mov	r3, r0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d1f2      	bne.n	800029a <main+0x14e>
			pre_tick = HAL_GetTick();
 80002b4:	f000 ff96 	bl	80011e4 <HAL_GetTick>
 80002b8:	4603      	mov	r3, r0
 80002ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			while ((HAL_GetTick() - pre_tick) < 5000)
 80002be:	bf00      	nop
 80002c0:	f000 ff90 	bl	80011e4 <HAL_GetTick>
 80002c4:	4602      	mov	r2, r0
 80002c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80002ca:	1ad3      	subs	r3, r2, r3
 80002cc:	f241 3287 	movw	r2, #4999	; 0x1387
 80002d0:	4293      	cmp	r3, r2
 80002d2:	d9f5      	bls.n	80002c0 <main+0x174>
				;

			memset(buff, 0, 55);
 80002d4:	2237      	movs	r2, #55	; 0x37
 80002d6:	2100      	movs	r1, #0
 80002d8:	481f      	ldr	r0, [pc, #124]	; (8000358 <main+0x20c>)
 80002da:	f004 fafb 	bl	80048d4 <memset>
			HAL_UART_Transmit(&huart2, (uint8_t*) getDataCommand, 5, 5000);
 80002de:	f241 3388 	movw	r3, #5000	; 0x1388
 80002e2:	2205      	movs	r2, #5
 80002e4:	491d      	ldr	r1, [pc, #116]	; (800035c <main+0x210>)
 80002e6:	4814      	ldr	r0, [pc, #80]	; (8000338 <main+0x1ec>)
 80002e8:	f002 fd33 	bl	8002d52 <HAL_UART_Transmit>

			pre_tick = HAL_GetTick();
 80002ec:	f000 ff7a 	bl	80011e4 <HAL_GetTick>
 80002f0:	4603      	mov	r3, r0
 80002f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			while ((HAL_GetTick() - pre_tick) < 1000)
 80002f6:	bf00      	nop
 80002f8:	f000 ff74 	bl	80011e4 <HAL_GetTick>
 80002fc:	4602      	mov	r2, r0
 80002fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000302:	1ad3      	subs	r3, r2, r3
 8000304:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000308:	d3f6      	bcc.n	80002f8 <main+0x1ac>
				;

			uint8_t num = uart_available(&uart_rx);
 800030a:	480c      	ldr	r0, [pc, #48]	; (800033c <main+0x1f0>)
 800030c:	f000 fea4 	bl	8001058 <uart_available>
 8000310:	4603      	mov	r3, r0
 8000312:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			uint8_t i;
			for (i = 0; i < num; i++) {
 8000316:	2300      	movs	r3, #0
 8000318:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800031c:	e034      	b.n	8000388 <main+0x23c>
 800031e:	bf00      	nop
 8000320:	200000fc 	.word	0x200000fc
 8000324:	08000dc1 	.word	0x08000dc1
 8000328:	08000eb9 	.word	0x08000eb9
 800032c:	080055bc 	.word	0x080055bc
 8000330:	20000208 	.word	0x20000208
 8000334:	08005298 	.word	0x08005298
 8000338:	20000188 	.word	0x20000188
 800033c:	200002a0 	.word	0x200002a0
 8000340:	20000204 	.word	0x20000204
 8000344:	080051f0 	.word	0x080051f0
 8000348:	080051fc 	.word	0x080051fc
 800034c:	20000203 	.word	0x20000203
 8000350:	08005208 	.word	0x08005208
 8000354:	08005210 	.word	0x08005210
 8000358:	200001cc 	.word	0x200001cc
 800035c:	20000000 	.word	0x20000000
				int ch = pop(&uart_rx);
 8000360:	489e      	ldr	r0, [pc, #632]	; (80005dc <main+0x490>)
 8000362:	f000 fe4b 	bl	8000ffc <pop>
 8000366:	4603      	mov	r3, r0
 8000368:	663b      	str	r3, [r7, #96]	; 0x60
				if (ch != -1) {
 800036a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800036c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000370:	d005      	beq.n	800037e <main+0x232>

					buff[i] = ch;
 8000372:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000376:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000378:	b2d1      	uxtb	r1, r2
 800037a:	4a99      	ldr	r2, [pc, #612]	; (80005e0 <main+0x494>)
 800037c:	54d1      	strb	r1, [r2, r3]
			for (i = 0; i < num; i++) {
 800037e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8000382:	3301      	adds	r3, #1
 8000384:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8000388:	f897 2087 	ldrb.w	r2, [r7, #135]	; 0x87
 800038c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000390:	429a      	cmp	r2, r3
 8000392:	d3e5      	bcc.n	8000360 <main+0x214>
				}
			}
			//HAL_UART_Transmit(&huart1, buff, num, 500);

			if ((buff[0] == 0x16 && buff[1] == 0x35)) {
 8000394:	4b92      	ldr	r3, [pc, #584]	; (80005e0 <main+0x494>)
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	2b16      	cmp	r3, #22
 800039a:	f47f af1a 	bne.w	80001d2 <main+0x86>
 800039e:	4b90      	ldr	r3, [pc, #576]	; (80005e0 <main+0x494>)
 80003a0:	785b      	ldrb	r3, [r3, #1]
 80003a2:	2b35      	cmp	r3, #53	; 0x35
 80003a4:	f47f af15 	bne.w	80001d2 <main+0x86>
				if (buff[2] == 0x0B) {
 80003a8:	4b8d      	ldr	r3, [pc, #564]	; (80005e0 <main+0x494>)
 80003aa:	789b      	ldrb	r3, [r3, #2]
 80003ac:	2b0b      	cmp	r3, #11
 80003ae:	f47f af10 	bne.w	80001d2 <main+0x86>
					int val = 0;
 80003b2:	2300      	movs	r3, #0
 80003b4:	66bb      	str	r3, [r7, #104]	; 0x68
					val |= (buff[3] << 24) | (buff[4] << 16) | (buff[5] << 8)
 80003b6:	4b8a      	ldr	r3, [pc, #552]	; (80005e0 <main+0x494>)
 80003b8:	78db      	ldrb	r3, [r3, #3]
 80003ba:	061a      	lsls	r2, r3, #24
 80003bc:	4b88      	ldr	r3, [pc, #544]	; (80005e0 <main+0x494>)
 80003be:	791b      	ldrb	r3, [r3, #4]
 80003c0:	041b      	lsls	r3, r3, #16
 80003c2:	431a      	orrs	r2, r3
 80003c4:	4b86      	ldr	r3, [pc, #536]	; (80005e0 <main+0x494>)
 80003c6:	795b      	ldrb	r3, [r3, #5]
 80003c8:	021b      	lsls	r3, r3, #8
 80003ca:	4313      	orrs	r3, r2
							| buff[6];
 80003cc:	4a84      	ldr	r2, [pc, #528]	; (80005e0 <main+0x494>)
 80003ce:	7992      	ldrb	r2, [r2, #6]
 80003d0:	4313      	orrs	r3, r2
					val |= (buff[3] << 24) | (buff[4] << 16) | (buff[5] << 8)
 80003d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80003d4:	4313      	orrs	r3, r2
 80003d6:	66bb      	str	r3, [r7, #104]	; 0x68
					sprintf(str, "PM1.0 : %d\r\n", val);
 80003d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80003dc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80003de:	4981      	ldr	r1, [pc, #516]	; (80005e4 <main+0x498>)
 80003e0:	4618      	mov	r0, r3
 80003e2:	f004 fa7f 	bl	80048e4 <siprintf>
#ifndef OLED
	  					HAL_UART_Transmit(&huart1, (uint8_t*) str, sizeof(str),
	  							100);
	  #endif
					val = 0;
 80003e6:	2300      	movs	r3, #0
 80003e8:	66bb      	str	r3, [r7, #104]	; 0x68
					val |= (buff[7] << 24) | (buff[8] << 16) | (buff[9] << 8)
 80003ea:	4b7d      	ldr	r3, [pc, #500]	; (80005e0 <main+0x494>)
 80003ec:	79db      	ldrb	r3, [r3, #7]
 80003ee:	061a      	lsls	r2, r3, #24
 80003f0:	4b7b      	ldr	r3, [pc, #492]	; (80005e0 <main+0x494>)
 80003f2:	7a1b      	ldrb	r3, [r3, #8]
 80003f4:	041b      	lsls	r3, r3, #16
 80003f6:	431a      	orrs	r2, r3
 80003f8:	4b79      	ldr	r3, [pc, #484]	; (80005e0 <main+0x494>)
 80003fa:	7a5b      	ldrb	r3, [r3, #9]
 80003fc:	021b      	lsls	r3, r3, #8
 80003fe:	4313      	orrs	r3, r2
							| buff[10];
 8000400:	4a77      	ldr	r2, [pc, #476]	; (80005e0 <main+0x494>)
 8000402:	7a92      	ldrb	r2, [r2, #10]
 8000404:	4313      	orrs	r3, r2
					val |= (buff[7] << 24) | (buff[8] << 16) | (buff[9] << 8)
 8000406:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000408:	4313      	orrs	r3, r2
 800040a:	66bb      	str	r3, [r7, #104]	; 0x68
					sprintf(str2, "PM2.5 : %d\r\n", val);
 800040c:	f107 0320 	add.w	r3, r7, #32
 8000410:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000412:	4975      	ldr	r1, [pc, #468]	; (80005e8 <main+0x49c>)
 8000414:	4618      	mov	r0, r3
 8000416:	f004 fa65 	bl	80048e4 <siprintf>
#ifndef OLED
	  					HAL_UART_Transmit(&huart1, (uint8_t*) str2, sizeof(str2),
	  							5000);
	  #endif
					val = 0;
 800041a:	2300      	movs	r3, #0
 800041c:	66bb      	str	r3, [r7, #104]	; 0x68
					val |= (buff[11] << 24) | (buff[12] << 16) | (buff[13] << 8)
 800041e:	4b70      	ldr	r3, [pc, #448]	; (80005e0 <main+0x494>)
 8000420:	7adb      	ldrb	r3, [r3, #11]
 8000422:	061a      	lsls	r2, r3, #24
 8000424:	4b6e      	ldr	r3, [pc, #440]	; (80005e0 <main+0x494>)
 8000426:	7b1b      	ldrb	r3, [r3, #12]
 8000428:	041b      	lsls	r3, r3, #16
 800042a:	431a      	orrs	r2, r3
 800042c:	4b6c      	ldr	r3, [pc, #432]	; (80005e0 <main+0x494>)
 800042e:	7b5b      	ldrb	r3, [r3, #13]
 8000430:	021b      	lsls	r3, r3, #8
 8000432:	4313      	orrs	r3, r2
							| buff[14];
 8000434:	4a6a      	ldr	r2, [pc, #424]	; (80005e0 <main+0x494>)
 8000436:	7b92      	ldrb	r2, [r2, #14]
 8000438:	4313      	orrs	r3, r2
					val |= (buff[11] << 24) | (buff[12] << 16) | (buff[13] << 8)
 800043a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800043c:	4313      	orrs	r3, r2
 800043e:	66bb      	str	r3, [r7, #104]	; 0x68
					sprintf(str3, "PM10 : %d\r\n", val);
 8000440:	463b      	mov	r3, r7
 8000442:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000444:	4969      	ldr	r1, [pc, #420]	; (80005ec <main+0x4a0>)
 8000446:	4618      	mov	r0, r3
 8000448:	f004 fa4c 	bl	80048e4 <siprintf>

#ifndef OLED
	  					HAL_UART_Transmit(&huart1, (uint8_t*) str3, sizeof(str3),
	  												5000);
	  #else
					u8g2_FirstPage(&u8g2);
 800044c:	4868      	ldr	r0, [pc, #416]	; (80005f0 <main+0x4a4>)
 800044e:	f002 fe76 	bl	800313e <u8g2_FirstPage>
					do {
						u8g2_DrawStrX2(&u8g2, 5, 15, str);
 8000452:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000456:	220f      	movs	r2, #15
 8000458:	2105      	movs	r1, #5
 800045a:	4865      	ldr	r0, [pc, #404]	; (80005f0 <main+0x4a4>)
 800045c:	f003 fabe 	bl	80039dc <u8g2_DrawStrX2>
						u8g2_DrawStrX2(&u8g2, 5, 30, str2);
 8000460:	f107 0320 	add.w	r3, r7, #32
 8000464:	221e      	movs	r2, #30
 8000466:	2105      	movs	r1, #5
 8000468:	4861      	ldr	r0, [pc, #388]	; (80005f0 <main+0x4a4>)
 800046a:	f003 fab7 	bl	80039dc <u8g2_DrawStrX2>
						u8g2_DrawStrX2(&u8g2, 5, 45, str3);
 800046e:	463b      	mov	r3, r7
 8000470:	222d      	movs	r2, #45	; 0x2d
 8000472:	2105      	movs	r1, #5
 8000474:	485e      	ldr	r0, [pc, #376]	; (80005f0 <main+0x4a4>)
 8000476:	f003 fab1 	bl	80039dc <u8g2_DrawStrX2>
					} while (u8g2_NextPage(&u8g2));
 800047a:	485d      	ldr	r0, [pc, #372]	; (80005f0 <main+0x4a4>)
 800047c:	f002 fe73 	bl	8003166 <u8g2_NextPage>
 8000480:	4603      	mov	r3, r0
 8000482:	2b00      	cmp	r3, #0
 8000484:	d1e5      	bne.n	8000452 <main+0x306>
					int pre_tick = HAL_GetTick();
 8000486:	f000 fead 	bl	80011e4 <HAL_GetTick>
 800048a:	4603      	mov	r3, r0
 800048c:	667b      	str	r3, [r7, #100]	; 0x64
					while ((HAL_GetTick() - pre_tick) < 1000)
 800048e:	bf00      	nop
 8000490:	f000 fea8 	bl	80011e4 <HAL_GetTick>
 8000494:	4602      	mov	r2, r0
 8000496:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000498:	1ad3      	subs	r3, r2, r3
 800049a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800049e:	d3f7      	bcc.n	8000490 <main+0x344>
						;

#endif

					memset(str, 0, sizeof(str));
 80004a0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80004a4:	2220      	movs	r2, #32
 80004a6:	2100      	movs	r1, #0
 80004a8:	4618      	mov	r0, r3
 80004aa:	f004 fa13 	bl	80048d4 <memset>
					memset(str2, 0, sizeof(str2));
 80004ae:	f107 0320 	add.w	r3, r7, #32
 80004b2:	2220      	movs	r2, #32
 80004b4:	2100      	movs	r1, #0
 80004b6:	4618      	mov	r0, r3
 80004b8:	f004 fa0c 	bl	80048d4 <memset>
 80004bc:	e689      	b.n	80001d2 <main+0x86>
				}

			}
		}

		else if (state == 2) {
 80004be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80004c2:	2b02      	cmp	r3, #2
 80004c4:	d142      	bne.n	800054c <main+0x400>
			state = 1;
 80004c6:	2301      	movs	r3, #1
 80004c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

			memset(buff, 0, 55);
 80004cc:	2237      	movs	r2, #55	; 0x37
 80004ce:	2100      	movs	r1, #0
 80004d0:	4843      	ldr	r0, [pc, #268]	; (80005e0 <main+0x494>)
 80004d2:	f004 f9ff 	bl	80048d4 <memset>
			HAL_UART_Transmit(&huart2, (uint8_t*) openCommand, 6,
 80004d6:	f241 3388 	movw	r3, #5000	; 0x1388
 80004da:	2206      	movs	r2, #6
 80004dc:	4945      	ldr	r1, [pc, #276]	; (80005f4 <main+0x4a8>)
 80004de:	4846      	ldr	r0, [pc, #280]	; (80005f8 <main+0x4ac>)
 80004e0:	f002 fc37 	bl	8002d52 <HAL_UART_Transmit>
					5000);
			pre_tick = HAL_GetTick();
 80004e4:	f000 fe7e 	bl	80011e4 <HAL_GetTick>
 80004e8:	4603      	mov	r3, r0
 80004ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			while ((HAL_GetTick() - pre_tick) < 1000)
 80004ee:	bf00      	nop
 80004f0:	f000 fe78 	bl	80011e4 <HAL_GetTick>
 80004f4:	4602      	mov	r2, r0
 80004f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80004fa:	1ad3      	subs	r3, r2, r3
 80004fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000500:	d3f6      	bcc.n	80004f0 <main+0x3a4>
				;

			uint8_t num = uart_available(&uart_rx);
 8000502:	4836      	ldr	r0, [pc, #216]	; (80005dc <main+0x490>)
 8000504:	f000 fda8 	bl	8001058 <uart_available>
 8000508:	4603      	mov	r3, r0
 800050a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

			uint8_t i;

			for (i = 0; i < num; i++) {
 800050e:	2300      	movs	r3, #0
 8000510:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8000514:	e013      	b.n	800053e <main+0x3f2>
				int ch = pop(&uart_rx);
 8000516:	4831      	ldr	r0, [pc, #196]	; (80005dc <main+0x490>)
 8000518:	f000 fd70 	bl	8000ffc <pop>
 800051c:	4603      	mov	r3, r0
 800051e:	673b      	str	r3, [r7, #112]	; 0x70
				if (ch != -1) {
 8000520:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000526:	d005      	beq.n	8000534 <main+0x3e8>
					buff[i] = ch;
 8000528:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800052c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800052e:	b2d1      	uxtb	r1, r2
 8000530:	4a2b      	ldr	r2, [pc, #172]	; (80005e0 <main+0x494>)
 8000532:	54d1      	strb	r1, [r2, r3]
			for (i = 0; i < num; i++) {
 8000534:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8000538:	3301      	adds	r3, #1
 800053a:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800053e:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 8000542:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8000546:	429a      	cmp	r2, r3
 8000548:	d3e5      	bcc.n	8000516 <main+0x3ca>
 800054a:	e642      	b.n	80001d2 <main+0x86>
				}
			}
			//HAL_UART_Transmit(&huart1, buff, num, 500);

		} else if (state == 3) {
 800054c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000550:	2b03      	cmp	r3, #3
 8000552:	d155      	bne.n	8000600 <main+0x4b4>
			state = 0;
 8000554:	2300      	movs	r3, #0
 8000556:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

			memset(buff, 0, 55);
 800055a:	2237      	movs	r2, #55	; 0x37
 800055c:	2100      	movs	r1, #0
 800055e:	4820      	ldr	r0, [pc, #128]	; (80005e0 <main+0x494>)
 8000560:	f004 f9b8 	bl	80048d4 <memset>
			HAL_UART_Transmit(&huart2, (uint8_t*) closeCommand, 6,
 8000564:	f241 3388 	movw	r3, #5000	; 0x1388
 8000568:	2206      	movs	r2, #6
 800056a:	4924      	ldr	r1, [pc, #144]	; (80005fc <main+0x4b0>)
 800056c:	4822      	ldr	r0, [pc, #136]	; (80005f8 <main+0x4ac>)
 800056e:	f002 fbf0 	bl	8002d52 <HAL_UART_Transmit>
					5000);
			pre_tick = HAL_GetTick();
 8000572:	f000 fe37 	bl	80011e4 <HAL_GetTick>
 8000576:	4603      	mov	r3, r0
 8000578:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			while ((HAL_GetTick() - pre_tick) < 1000)
 800057c:	bf00      	nop
 800057e:	f000 fe31 	bl	80011e4 <HAL_GetTick>
 8000582:	4602      	mov	r2, r0
 8000584:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000588:	1ad3      	subs	r3, r2, r3
 800058a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800058e:	d3f6      	bcc.n	800057e <main+0x432>
				;

			uint8_t num = uart_available(&uart_rx);
 8000590:	4812      	ldr	r0, [pc, #72]	; (80005dc <main+0x490>)
 8000592:	f000 fd61 	bl	8001058 <uart_available>
 8000596:	4603      	mov	r3, r0
 8000598:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			uint8_t i;

			for (i = 0; i < num; i++) {
 800059c:	2300      	movs	r3, #0
 800059e:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
 80005a2:	e013      	b.n	80005cc <main+0x480>
				int ch = pop(&uart_rx);
 80005a4:	480d      	ldr	r0, [pc, #52]	; (80005dc <main+0x490>)
 80005a6:	f000 fd29 	bl	8000ffc <pop>
 80005aa:	4603      	mov	r3, r0
 80005ac:	67bb      	str	r3, [r7, #120]	; 0x78
				if (ch != -1) {
 80005ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80005b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005b4:	d005      	beq.n	80005c2 <main+0x476>
					buff[i] = ch;
 80005b6:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80005ba:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80005bc:	b2d1      	uxtb	r1, r2
 80005be:	4a08      	ldr	r2, [pc, #32]	; (80005e0 <main+0x494>)
 80005c0:	54d1      	strb	r1, [r2, r3]
			for (i = 0; i < num; i++) {
 80005c2:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80005c6:	3301      	adds	r3, #1
 80005c8:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
 80005cc:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 80005d0:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d3e5      	bcc.n	80005a4 <main+0x458>
 80005d8:	e5fb      	b.n	80001d2 <main+0x86>
 80005da:	bf00      	nop
 80005dc:	200002a0 	.word	0x200002a0
 80005e0:	200001cc 	.word	0x200001cc
 80005e4:	0800521c 	.word	0x0800521c
 80005e8:	0800522c 	.word	0x0800522c
 80005ec:	0800523c 	.word	0x0800523c
 80005f0:	20000208 	.word	0x20000208
 80005f4:	20000010 	.word	0x20000010
 80005f8:	20000188 	.word	0x20000188
 80005fc:	20000008 	.word	0x20000008
				}
			}
			//HAL_UART_Transmit(&huart1, buff, num, 500);
		} else if (state == 0) {
 8000600:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000604:	2b00      	cmp	r3, #0
 8000606:	f47f ade4 	bne.w	80001d2 <main+0x86>
			sprintf(str, "   ^   ^");
 800060a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800060e:	4931      	ldr	r1, [pc, #196]	; (80006d4 <main+0x588>)
 8000610:	4618      	mov	r0, r3
 8000612:	f004 f967 	bl	80048e4 <siprintf>
			sprintf(str2, "     o");
 8000616:	f107 0320 	add.w	r3, r7, #32
 800061a:	492f      	ldr	r1, [pc, #188]	; (80006d8 <main+0x58c>)
 800061c:	4618      	mov	r0, r3
 800061e:	f004 f961 	bl	80048e4 <siprintf>
			u8g2_FirstPage(&u8g2);
 8000622:	482e      	ldr	r0, [pc, #184]	; (80006dc <main+0x590>)
 8000624:	f002 fd8b 	bl	800313e <u8g2_FirstPage>
			do {
				u8g2_DrawStrX2(&u8g2, 5, 30, str);
 8000628:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800062c:	221e      	movs	r2, #30
 800062e:	2105      	movs	r1, #5
 8000630:	482a      	ldr	r0, [pc, #168]	; (80006dc <main+0x590>)
 8000632:	f003 f9d3 	bl	80039dc <u8g2_DrawStrX2>
				u8g2_DrawStrX2(&u8g2, 5, 45, str2);
 8000636:	f107 0320 	add.w	r3, r7, #32
 800063a:	222d      	movs	r2, #45	; 0x2d
 800063c:	2105      	movs	r1, #5
 800063e:	4827      	ldr	r0, [pc, #156]	; (80006dc <main+0x590>)
 8000640:	f003 f9cc 	bl	80039dc <u8g2_DrawStrX2>

			} while (u8g2_NextPage(&u8g2));
 8000644:	4825      	ldr	r0, [pc, #148]	; (80006dc <main+0x590>)
 8000646:	f002 fd8e 	bl	8003166 <u8g2_NextPage>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d1eb      	bne.n	8000628 <main+0x4dc>

			pre_tick = HAL_GetTick();
 8000650:	f000 fdc8 	bl	80011e4 <HAL_GetTick>
 8000654:	4603      	mov	r3, r0
 8000656:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			while ((HAL_GetTick() - pre_tick) < 1000)
 800065a:	bf00      	nop
 800065c:	f000 fdc2 	bl	80011e4 <HAL_GetTick>
 8000660:	4602      	mov	r2, r0
 8000662:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000666:	1ad3      	subs	r3, r2, r3
 8000668:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800066c:	d3f6      	bcc.n	800065c <main+0x510>
				;

			sprintf(str, "   -   -");
 800066e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000672:	491b      	ldr	r1, [pc, #108]	; (80006e0 <main+0x594>)
 8000674:	4618      	mov	r0, r3
 8000676:	f004 f935 	bl	80048e4 <siprintf>
			sprintf(str2, "     _");
 800067a:	f107 0320 	add.w	r3, r7, #32
 800067e:	4919      	ldr	r1, [pc, #100]	; (80006e4 <main+0x598>)
 8000680:	4618      	mov	r0, r3
 8000682:	f004 f92f 	bl	80048e4 <siprintf>
			u8g2_FirstPage(&u8g2);
 8000686:	4815      	ldr	r0, [pc, #84]	; (80006dc <main+0x590>)
 8000688:	f002 fd59 	bl	800313e <u8g2_FirstPage>
			do {
				u8g2_DrawStrX2(&u8g2, 5, 30, str);
 800068c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000690:	221e      	movs	r2, #30
 8000692:	2105      	movs	r1, #5
 8000694:	4811      	ldr	r0, [pc, #68]	; (80006dc <main+0x590>)
 8000696:	f003 f9a1 	bl	80039dc <u8g2_DrawStrX2>
				u8g2_DrawStrX2(&u8g2, 5, 45, str2);
 800069a:	f107 0320 	add.w	r3, r7, #32
 800069e:	222d      	movs	r2, #45	; 0x2d
 80006a0:	2105      	movs	r1, #5
 80006a2:	480e      	ldr	r0, [pc, #56]	; (80006dc <main+0x590>)
 80006a4:	f003 f99a 	bl	80039dc <u8g2_DrawStrX2>

			} while (u8g2_NextPage(&u8g2));
 80006a8:	480c      	ldr	r0, [pc, #48]	; (80006dc <main+0x590>)
 80006aa:	f002 fd5c 	bl	8003166 <u8g2_NextPage>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d1eb      	bne.n	800068c <main+0x540>

			pre_tick = HAL_GetTick();
 80006b4:	f000 fd96 	bl	80011e4 <HAL_GetTick>
 80006b8:	4603      	mov	r3, r0
 80006ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			while ((HAL_GetTick() - pre_tick) < 1000)
 80006be:	bf00      	nop
 80006c0:	f000 fd90 	bl	80011e4 <HAL_GetTick>
 80006c4:	4602      	mov	r2, r0
 80006c6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80006d0:	d3f6      	bcc.n	80006c0 <main+0x574>
		if (timerFlag == 1) {
 80006d2:	e57e      	b.n	80001d2 <main+0x86>
 80006d4:	08005248 	.word	0x08005248
 80006d8:	08005254 	.word	0x08005254
 80006dc:	20000208 	.word	0x20000208
 80006e0:	0800525c 	.word	0x0800525c
 80006e4:	08005268 	.word	0x08005268

080006e8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b090      	sub	sp, #64	; 0x40
 80006ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80006ee:	f107 0318 	add.w	r3, r7, #24
 80006f2:	2228      	movs	r2, #40	; 0x28
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f004 f8ec 	bl	80048d4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80006fc:	1d3b      	adds	r3, r7, #4
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	605a      	str	r2, [r3, #4]
 8000704:	609a      	str	r2, [r3, #8]
 8000706:	60da      	str	r2, [r3, #12]
 8000708:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800070a:	2301      	movs	r3, #1
 800070c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800070e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000712:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000718:	2301      	movs	r3, #1
 800071a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071c:	2302      	movs	r3, #2
 800071e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000720:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000724:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000726:	2300      	movs	r3, #0
 8000728:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800072a:	f107 0318 	add.w	r3, r7, #24
 800072e:	4618      	mov	r0, r3
 8000730:	f001 f848 	bl	80017c4 <HAL_RCC_OscConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0x56>
		Error_Handler();
 800073a:	f000 f9ad 	bl	8000a98 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800073e:	230f      	movs	r3, #15
 8000740:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000742:	2302      	movs	r3, #2
 8000744:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000746:	2380      	movs	r3, #128	; 0x80
 8000748:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800074a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800074e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000750:	2300      	movs	r3, #0
 8000752:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000754:	1d3b      	adds	r3, r7, #4
 8000756:	2100      	movs	r1, #0
 8000758:	4618      	mov	r0, r3
 800075a:	f001 fab5 	bl	8001cc8 <HAL_RCC_ClockConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x80>
		Error_Handler();
 8000764:	f000 f998 	bl	8000a98 <Error_Handler>
	}
}
 8000768:	bf00      	nop
 800076a:	3740      	adds	r7, #64	; 0x40
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000774:	2200      	movs	r2, #0
 8000776:	2100      	movs	r1, #0
 8000778:	2026      	movs	r0, #38	; 0x26
 800077a:	f000 fe38 	bl	80013ee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 800077e:	2026      	movs	r0, #38	; 0x26
 8000780:	f000 fe51 	bl	8001426 <HAL_NVIC_EnableIRQ>
	/* EXTI0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000784:	2200      	movs	r2, #0
 8000786:	2100      	movs	r1, #0
 8000788:	2006      	movs	r0, #6
 800078a:	f000 fe30 	bl	80013ee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800078e:	2006      	movs	r0, #6
 8000790:	f000 fe49 	bl	8001426 <HAL_NVIC_EnableIRQ>
	/* TIM2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000794:	2200      	movs	r2, #0
 8000796:	2100      	movs	r1, #0
 8000798:	201c      	movs	r0, #28
 800079a:	f000 fe28 	bl	80013ee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800079e:	201c      	movs	r0, #28
 80007a0:	f000 fe41 	bl	8001426 <HAL_NVIC_EnableIRQ>
}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80007ac:	4b17      	ldr	r3, [pc, #92]	; (800080c <MX_SPI1_Init+0x64>)
 80007ae:	4a18      	ldr	r2, [pc, #96]	; (8000810 <MX_SPI1_Init+0x68>)
 80007b0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <MX_SPI1_Init+0x64>)
 80007b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007b8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007ba:	4b14      	ldr	r3, [pc, #80]	; (800080c <MX_SPI1_Init+0x64>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007c0:	4b12      	ldr	r3, [pc, #72]	; (800080c <MX_SPI1_Init+0x64>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007c6:	4b11      	ldr	r3, [pc, #68]	; (800080c <MX_SPI1_Init+0x64>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007cc:	4b0f      	ldr	r3, [pc, #60]	; (800080c <MX_SPI1_Init+0x64>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80007d2:	4b0e      	ldr	r3, [pc, #56]	; (800080c <MX_SPI1_Init+0x64>)
 80007d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007d8:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007da:	4b0c      	ldr	r3, [pc, #48]	; (800080c <MX_SPI1_Init+0x64>)
 80007dc:	2200      	movs	r2, #0
 80007de:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007e0:	4b0a      	ldr	r3, [pc, #40]	; (800080c <MX_SPI1_Init+0x64>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007e6:	4b09      	ldr	r3, [pc, #36]	; (800080c <MX_SPI1_Init+0x64>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007ec:	4b07      	ldr	r3, [pc, #28]	; (800080c <MX_SPI1_Init+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <MX_SPI1_Init+0x64>)
 80007f4:	220a      	movs	r2, #10
 80007f6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80007f8:	4804      	ldr	r0, [pc, #16]	; (800080c <MX_SPI1_Init+0x64>)
 80007fa:	f001 fbfd 	bl	8001ff8 <HAL_SPI_Init>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_SPI1_Init+0x60>
		Error_Handler();
 8000804:	f000 f948 	bl	8000a98 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}
 800080c:	200000a4 	.word	0x200000a4
 8000810:	40013000 	.word	0x40013000

08000814 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800081a:	f107 0308 	add.w	r3, r7, #8
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000828:	463b      	mov	r3, r7
 800082a:	2200      	movs	r2, #0
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000830:	4b1e      	ldr	r3, [pc, #120]	; (80008ac <MX_TIM2_Init+0x98>)
 8000832:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000836:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 47999;
 8000838:	4b1c      	ldr	r3, [pc, #112]	; (80008ac <MX_TIM2_Init+0x98>)
 800083a:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 800083e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000840:	4b1a      	ldr	r3, [pc, #104]	; (80008ac <MX_TIM2_Init+0x98>)
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9999;
 8000846:	4b19      	ldr	r3, [pc, #100]	; (80008ac <MX_TIM2_Init+0x98>)
 8000848:	f242 720f 	movw	r2, #9999	; 0x270f
 800084c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800084e:	4b17      	ldr	r3, [pc, #92]	; (80008ac <MX_TIM2_Init+0x98>)
 8000850:	2200      	movs	r2, #0
 8000852:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000854:	4b15      	ldr	r3, [pc, #84]	; (80008ac <MX_TIM2_Init+0x98>)
 8000856:	2200      	movs	r2, #0
 8000858:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800085a:	4814      	ldr	r0, [pc, #80]	; (80008ac <MX_TIM2_Init+0x98>)
 800085c:	f001 fe32 	bl	80024c4 <HAL_TIM_Base_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_TIM2_Init+0x56>
		Error_Handler();
 8000866:	f000 f917 	bl	8000a98 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800086a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800086e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000870:	f107 0308 	add.w	r3, r7, #8
 8000874:	4619      	mov	r1, r3
 8000876:	480d      	ldr	r0, [pc, #52]	; (80008ac <MX_TIM2_Init+0x98>)
 8000878:	f001 ffce 	bl	8002818 <HAL_TIM_ConfigClockSource>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_TIM2_Init+0x72>
		Error_Handler();
 8000882:	f000 f909 	bl	8000a98 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000886:	2300      	movs	r3, #0
 8000888:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800088a:	2300      	movs	r3, #0
 800088c:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800088e:	463b      	mov	r3, r7
 8000890:	4619      	mov	r1, r3
 8000892:	4806      	ldr	r0, [pc, #24]	; (80008ac <MX_TIM2_Init+0x98>)
 8000894:	f002 f9a0 	bl	8002bd8 <HAL_TIMEx_MasterConfigSynchronization>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <MX_TIM2_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 800089e:	f000 f8fb 	bl	8000a98 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80008a2:	bf00      	nop
 80008a4:	3718      	adds	r7, #24
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	200000fc 	.word	0x200000fc

080008b0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80008b4:	4b11      	ldr	r3, [pc, #68]	; (80008fc <MX_USART1_UART_Init+0x4c>)
 80008b6:	4a12      	ldr	r2, [pc, #72]	; (8000900 <MX_USART1_UART_Init+0x50>)
 80008b8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 80008ba:	4b10      	ldr	r3, [pc, #64]	; (80008fc <MX_USART1_UART_Init+0x4c>)
 80008bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80008c0:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <MX_USART1_UART_Init+0x4c>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	; (80008fc <MX_USART1_UART_Init+0x4c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80008ce:	4b0b      	ldr	r3, [pc, #44]	; (80008fc <MX_USART1_UART_Init+0x4c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80008d4:	4b09      	ldr	r3, [pc, #36]	; (80008fc <MX_USART1_UART_Init+0x4c>)
 80008d6:	220c      	movs	r2, #12
 80008d8:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008da:	4b08      	ldr	r3, [pc, #32]	; (80008fc <MX_USART1_UART_Init+0x4c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e0:	4b06      	ldr	r3, [pc, #24]	; (80008fc <MX_USART1_UART_Init+0x4c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80008e6:	4805      	ldr	r0, [pc, #20]	; (80008fc <MX_USART1_UART_Init+0x4c>)
 80008e8:	f002 f9e6 	bl	8002cb8 <HAL_UART_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 80008f2:	f000 f8d1 	bl	8000a98 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000144 	.word	0x20000144
 8000900:	40013800 	.word	0x40013800

08000904 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000908:	4b11      	ldr	r3, [pc, #68]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800090a:	4a12      	ldr	r2, [pc, #72]	; (8000954 <MX_USART2_UART_Init+0x50>)
 800090c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 800090e:	4b10      	ldr	r3, [pc, #64]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000910:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000914:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000916:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800091c:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800091e:	2200      	movs	r2, #0
 8000920:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000922:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000928:	4b09      	ldr	r3, [pc, #36]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800092a:	220c      	movs	r2, #12
 800092c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092e:	4b08      	ldr	r3, [pc, #32]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800093a:	4805      	ldr	r0, [pc, #20]	; (8000950 <MX_USART2_UART_Init+0x4c>)
 800093c:	f002 f9bc 	bl	8002cb8 <HAL_UART_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000946:	f000 f8a7 	bl	8000a98 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	20000188 	.word	0x20000188
 8000954:	40004400 	.word	0x40004400

08000958 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b088      	sub	sp, #32
 800095c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800095e:	f107 0310 	add.w	r3, r7, #16
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800096c:	4b32      	ldr	r3, [pc, #200]	; (8000a38 <MX_GPIO_Init+0xe0>)
 800096e:	699b      	ldr	r3, [r3, #24]
 8000970:	4a31      	ldr	r2, [pc, #196]	; (8000a38 <MX_GPIO_Init+0xe0>)
 8000972:	f043 0310 	orr.w	r3, r3, #16
 8000976:	6193      	str	r3, [r2, #24]
 8000978:	4b2f      	ldr	r3, [pc, #188]	; (8000a38 <MX_GPIO_Init+0xe0>)
 800097a:	699b      	ldr	r3, [r3, #24]
 800097c:	f003 0310 	and.w	r3, r3, #16
 8000980:	60fb      	str	r3, [r7, #12]
 8000982:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000984:	4b2c      	ldr	r3, [pc, #176]	; (8000a38 <MX_GPIO_Init+0xe0>)
 8000986:	699b      	ldr	r3, [r3, #24]
 8000988:	4a2b      	ldr	r2, [pc, #172]	; (8000a38 <MX_GPIO_Init+0xe0>)
 800098a:	f043 0320 	orr.w	r3, r3, #32
 800098e:	6193      	str	r3, [r2, #24]
 8000990:	4b29      	ldr	r3, [pc, #164]	; (8000a38 <MX_GPIO_Init+0xe0>)
 8000992:	699b      	ldr	r3, [r3, #24]
 8000994:	f003 0320 	and.w	r3, r3, #32
 8000998:	60bb      	str	r3, [r7, #8]
 800099a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800099c:	4b26      	ldr	r3, [pc, #152]	; (8000a38 <MX_GPIO_Init+0xe0>)
 800099e:	699b      	ldr	r3, [r3, #24]
 80009a0:	4a25      	ldr	r2, [pc, #148]	; (8000a38 <MX_GPIO_Init+0xe0>)
 80009a2:	f043 0304 	orr.w	r3, r3, #4
 80009a6:	6193      	str	r3, [r2, #24]
 80009a8:	4b23      	ldr	r3, [pc, #140]	; (8000a38 <MX_GPIO_Init+0xe0>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	f003 0304 	and.w	r3, r3, #4
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80009b4:	4b20      	ldr	r3, [pc, #128]	; (8000a38 <MX_GPIO_Init+0xe0>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	4a1f      	ldr	r2, [pc, #124]	; (8000a38 <MX_GPIO_Init+0xe0>)
 80009ba:	f043 0308 	orr.w	r3, r3, #8
 80009be:	6193      	str	r3, [r2, #24]
 80009c0:	4b1d      	ldr	r3, [pc, #116]	; (8000a38 <MX_GPIO_Init+0xe0>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	f003 0308 	and.w	r3, r3, #8
 80009c8:	603b      	str	r3, [r7, #0]
 80009ca:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, OLED_RST_Pin | OLED_DC_Pin, GPIO_PIN_SET);
 80009cc:	2201      	movs	r2, #1
 80009ce:	2150      	movs	r1, #80	; 0x50
 80009d0:	481a      	ldr	r0, [pc, #104]	; (8000a3c <MX_GPIO_Init+0xe4>)
 80009d2:	f000 fec7 	bl	8001764 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_SET);
 80009d6:	2201      	movs	r2, #1
 80009d8:	2101      	movs	r1, #1
 80009da:	4819      	ldr	r0, [pc, #100]	; (8000a40 <MX_GPIO_Init+0xe8>)
 80009dc:	f000 fec2 	bl	8001764 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : btn0_Pin */
	GPIO_InitStruct.Pin = btn0_Pin;
 80009e0:	2301      	movs	r3, #1
 80009e2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009e4:	4b17      	ldr	r3, [pc, #92]	; (8000a44 <MX_GPIO_Init+0xec>)
 80009e6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	2300      	movs	r3, #0
 80009ea:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(btn0_GPIO_Port, &GPIO_InitStruct);
 80009ec:	f107 0310 	add.w	r3, r7, #16
 80009f0:	4619      	mov	r1, r3
 80009f2:	4812      	ldr	r0, [pc, #72]	; (8000a3c <MX_GPIO_Init+0xe4>)
 80009f4:	f000 fd32 	bl	800145c <HAL_GPIO_Init>

	/*Configure GPIO pins : OLED_RST_Pin OLED_DC_Pin */
	GPIO_InitStruct.Pin = OLED_RST_Pin | OLED_DC_Pin;
 80009f8:	2350      	movs	r3, #80	; 0x50
 80009fa:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a00:	2301      	movs	r3, #1
 8000a02:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a04:	2303      	movs	r3, #3
 8000a06:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a08:	f107 0310 	add.w	r3, r7, #16
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	480b      	ldr	r0, [pc, #44]	; (8000a3c <MX_GPIO_Init+0xe4>)
 8000a10:	f000 fd24 	bl	800145c <HAL_GPIO_Init>

	/*Configure GPIO pin : OLED_CS_Pin */
	GPIO_InitStruct.Pin = OLED_CS_Pin;
 8000a14:	2301      	movs	r3, #1
 8000a16:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a20:	2303      	movs	r3, #3
 8000a22:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 8000a24:	f107 0310 	add.w	r3, r7, #16
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4805      	ldr	r0, [pc, #20]	; (8000a40 <MX_GPIO_Init+0xe8>)
 8000a2c:	f000 fd16 	bl	800145c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000a30:	bf00      	nop
 8000a32:	3720      	adds	r7, #32
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	40010800 	.word	0x40010800
 8000a40:	40010c00 	.word	0x40010c00
 8000a44:	10210000 	.word	0x10210000

08000a48 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
//GPIO PIN OUTPUT HIGH
	if (htim->Instance == htim2.Instance) {
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681a      	ldr	r2, [r3, #0]
 8000a54:	4b05      	ldr	r3, [pc, #20]	; (8000a6c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	d102      	bne.n	8000a62 <HAL_TIM_PeriodElapsedCallback+0x1a>
		timerFlag = 1;
 8000a5c:	4b04      	ldr	r3, [pc, #16]	; (8000a70 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000a5e:	2201      	movs	r2, #1
 8000a60:	701a      	strb	r2, [r3, #0]

	}
}
 8000a62:	bf00      	nop
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc80      	pop	{r7}
 8000a6a:	4770      	bx	lr
 8000a6c:	200000fc 	.word	0x200000fc
 8000a70:	20000204 	.word	0x20000204

08000a74 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == btn0_Pin) {
 8000a7e:	88fb      	ldrh	r3, [r7, #6]
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d102      	bne.n	8000a8a <HAL_GPIO_EXTI_Callback+0x16>

		btnFlag = 1;
 8000a84:	4b03      	ldr	r3, [pc, #12]	; (8000a94 <HAL_GPIO_EXTI_Callback+0x20>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	701a      	strb	r2, [r3, #0]

	}
}
 8000a8a:	bf00      	nop
 8000a8c:	370c      	adds	r7, #12
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr
 8000a94:	20000203 	.word	0x20000203

08000a98 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a9c:	b672      	cpsid	i
}
 8000a9e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000aa0:	e7fe      	b.n	8000aa0 <Error_Handler+0x8>
	...

08000aa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <HAL_MspInit+0x5c>)
 8000aac:	699b      	ldr	r3, [r3, #24]
 8000aae:	4a14      	ldr	r2, [pc, #80]	; (8000b00 <HAL_MspInit+0x5c>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	6193      	str	r3, [r2, #24]
 8000ab6:	4b12      	ldr	r3, [pc, #72]	; (8000b00 <HAL_MspInit+0x5c>)
 8000ab8:	699b      	ldr	r3, [r3, #24]
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac2:	4b0f      	ldr	r3, [pc, #60]	; (8000b00 <HAL_MspInit+0x5c>)
 8000ac4:	69db      	ldr	r3, [r3, #28]
 8000ac6:	4a0e      	ldr	r2, [pc, #56]	; (8000b00 <HAL_MspInit+0x5c>)
 8000ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000acc:	61d3      	str	r3, [r2, #28]
 8000ace:	4b0c      	ldr	r3, [pc, #48]	; (8000b00 <HAL_MspInit+0x5c>)
 8000ad0:	69db      	ldr	r3, [r3, #28]
 8000ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ada:	4b0a      	ldr	r3, [pc, #40]	; (8000b04 <HAL_MspInit+0x60>)
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	60fb      	str	r3, [r7, #12]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	4a04      	ldr	r2, [pc, #16]	; (8000b04 <HAL_MspInit+0x60>)
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000af6:	bf00      	nop
 8000af8:	3714      	adds	r7, #20
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bc80      	pop	{r7}
 8000afe:	4770      	bx	lr
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40010000 	.word	0x40010000

08000b08 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b088      	sub	sp, #32
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b10:	f107 0310 	add.w	r3, r7, #16
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a15      	ldr	r2, [pc, #84]	; (8000b78 <HAL_SPI_MspInit+0x70>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d123      	bne.n	8000b70 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <HAL_SPI_MspInit+0x74>)
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	4a13      	ldr	r2, [pc, #76]	; (8000b7c <HAL_SPI_MspInit+0x74>)
 8000b2e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b32:	6193      	str	r3, [r2, #24]
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <HAL_SPI_MspInit+0x74>)
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b40:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <HAL_SPI_MspInit+0x74>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	4a0d      	ldr	r2, [pc, #52]	; (8000b7c <HAL_SPI_MspInit+0x74>)
 8000b46:	f043 0304 	orr.w	r3, r3, #4
 8000b4a:	6193      	str	r3, [r2, #24]
 8000b4c:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <HAL_SPI_MspInit+0x74>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	f003 0304 	and.w	r3, r3, #4
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000b58:	23a0      	movs	r3, #160	; 0xa0
 8000b5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b60:	2303      	movs	r3, #3
 8000b62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b64:	f107 0310 	add.w	r3, r7, #16
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4805      	ldr	r0, [pc, #20]	; (8000b80 <HAL_SPI_MspInit+0x78>)
 8000b6c:	f000 fc76 	bl	800145c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b70:	bf00      	nop
 8000b72:	3720      	adds	r7, #32
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40013000 	.word	0x40013000
 8000b7c:	40021000 	.word	0x40021000
 8000b80:	40010800 	.word	0x40010800

08000b84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b94:	d10b      	bne.n	8000bae <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b96:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <HAL_TIM_Base_MspInit+0x34>)
 8000b98:	69db      	ldr	r3, [r3, #28]
 8000b9a:	4a07      	ldr	r2, [pc, #28]	; (8000bb8 <HAL_TIM_Base_MspInit+0x34>)
 8000b9c:	f043 0301 	orr.w	r3, r3, #1
 8000ba0:	61d3      	str	r3, [r2, #28]
 8000ba2:	4b05      	ldr	r3, [pc, #20]	; (8000bb8 <HAL_TIM_Base_MspInit+0x34>)
 8000ba4:	69db      	ldr	r3, [r3, #28]
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000bae:	bf00      	nop
 8000bb0:	3714      	adds	r7, #20
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bc80      	pop	{r7}
 8000bb6:	4770      	bx	lr
 8000bb8:	40021000 	.word	0x40021000

08000bbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b08a      	sub	sp, #40	; 0x28
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc4:	f107 0318 	add.w	r3, r7, #24
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]
 8000bcc:	605a      	str	r2, [r3, #4]
 8000bce:	609a      	str	r2, [r3, #8]
 8000bd0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4a37      	ldr	r2, [pc, #220]	; (8000cb4 <HAL_UART_MspInit+0xf8>)
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	d132      	bne.n	8000c42 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bdc:	4b36      	ldr	r3, [pc, #216]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000bde:	699b      	ldr	r3, [r3, #24]
 8000be0:	4a35      	ldr	r2, [pc, #212]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000be2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000be6:	6193      	str	r3, [r2, #24]
 8000be8:	4b33      	ldr	r3, [pc, #204]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bf0:	617b      	str	r3, [r7, #20]
 8000bf2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf4:	4b30      	ldr	r3, [pc, #192]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	4a2f      	ldr	r2, [pc, #188]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000bfa:	f043 0304 	orr.w	r3, r3, #4
 8000bfe:	6193      	str	r3, [r2, #24]
 8000c00:	4b2d      	ldr	r3, [pc, #180]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	f003 0304 	and.w	r3, r3, #4
 8000c08:	613b      	str	r3, [r7, #16]
 8000c0a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c16:	2303      	movs	r3, #3
 8000c18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1a:	f107 0318 	add.w	r3, r7, #24
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4826      	ldr	r0, [pc, #152]	; (8000cbc <HAL_UART_MspInit+0x100>)
 8000c22:	f000 fc1b 	bl	800145c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c34:	f107 0318 	add.w	r3, r7, #24
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4820      	ldr	r0, [pc, #128]	; (8000cbc <HAL_UART_MspInit+0x100>)
 8000c3c:	f000 fc0e 	bl	800145c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c40:	e034      	b.n	8000cac <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a1e      	ldr	r2, [pc, #120]	; (8000cc0 <HAL_UART_MspInit+0x104>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d12f      	bne.n	8000cac <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c4c:	4b1a      	ldr	r3, [pc, #104]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000c4e:	69db      	ldr	r3, [r3, #28]
 8000c50:	4a19      	ldr	r2, [pc, #100]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000c52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c56:	61d3      	str	r3, [r2, #28]
 8000c58:	4b17      	ldr	r3, [pc, #92]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000c5a:	69db      	ldr	r3, [r3, #28]
 8000c5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c64:	4b14      	ldr	r3, [pc, #80]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	4a13      	ldr	r2, [pc, #76]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000c6a:	f043 0304 	orr.w	r3, r3, #4
 8000c6e:	6193      	str	r3, [r2, #24]
 8000c70:	4b11      	ldr	r3, [pc, #68]	; (8000cb8 <HAL_UART_MspInit+0xfc>)
 8000c72:	699b      	ldr	r3, [r3, #24]
 8000c74:	f003 0304 	and.w	r3, r3, #4
 8000c78:	60bb      	str	r3, [r7, #8]
 8000c7a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c7c:	2304      	movs	r3, #4
 8000c7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c80:	2302      	movs	r3, #2
 8000c82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c84:	2303      	movs	r3, #3
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c88:	f107 0318 	add.w	r3, r7, #24
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	480b      	ldr	r0, [pc, #44]	; (8000cbc <HAL_UART_MspInit+0x100>)
 8000c90:	f000 fbe4 	bl	800145c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c94:	2308      	movs	r3, #8
 8000c96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca0:	f107 0318 	add.w	r3, r7, #24
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4805      	ldr	r0, [pc, #20]	; (8000cbc <HAL_UART_MspInit+0x100>)
 8000ca8:	f000 fbd8 	bl	800145c <HAL_GPIO_Init>
}
 8000cac:	bf00      	nop
 8000cae:	3728      	adds	r7, #40	; 0x28
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	40013800 	.word	0x40013800
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	40010800 	.word	0x40010800
 8000cc0:	40004400 	.word	0x40004400

08000cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cc8:	e7fe      	b.n	8000cc8 <NMI_Handler+0x4>

08000cca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cce:	e7fe      	b.n	8000cce <HardFault_Handler+0x4>

08000cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd4:	e7fe      	b.n	8000cd4 <MemManage_Handler+0x4>

08000cd6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cda:	e7fe      	b.n	8000cda <BusFault_Handler+0x4>

08000cdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce0:	e7fe      	b.n	8000ce0 <UsageFault_Handler+0x4>

08000ce2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bc80      	pop	{r7}
 8000cec:	4770      	bx	lr

08000cee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cee:	b480      	push	{r7}
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf2:	bf00      	nop
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bc80      	pop	{r7}
 8000cf8:	4770      	bx	lr

08000cfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bc80      	pop	{r7}
 8000d04:	4770      	bx	lr

08000d06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d0a:	f000 fa59 	bl	80011c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(btn0_Pin);
 8000d16:	2001      	movs	r0, #1
 8000d18:	f000 fd3c 	bl	8001794 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d1c:	bf00      	nop
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d24:	4802      	ldr	r0, [pc, #8]	; (8000d30 <TIM2_IRQHandler+0x10>)
 8000d26:	f001 fc6f 	bl	8002608 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d2a:	bf00      	nop
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	200000fc 	.word	0x200000fc

08000d34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
Uart_isr(&huart2);
 8000d38:	4802      	ldr	r0, [pc, #8]	; (8000d44 <USART2_IRQHandler+0x10>)
 8000d3a:	f000 f9ad 	bl	8001098 <Uart_isr>
  /* USER CODE END USART2_IRQn 0 */
  //HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	20000188 	.word	0x20000188

08000d48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d50:	4a14      	ldr	r2, [pc, #80]	; (8000da4 <_sbrk+0x5c>)
 8000d52:	4b15      	ldr	r3, [pc, #84]	; (8000da8 <_sbrk+0x60>)
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d5c:	4b13      	ldr	r3, [pc, #76]	; (8000dac <_sbrk+0x64>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d102      	bne.n	8000d6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d64:	4b11      	ldr	r3, [pc, #68]	; (8000dac <_sbrk+0x64>)
 8000d66:	4a12      	ldr	r2, [pc, #72]	; (8000db0 <_sbrk+0x68>)
 8000d68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d6a:	4b10      	ldr	r3, [pc, #64]	; (8000dac <_sbrk+0x64>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4413      	add	r3, r2
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d207      	bcs.n	8000d88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d78:	f003 fd82 	bl	8004880 <__errno>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	220c      	movs	r2, #12
 8000d80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d82:	f04f 33ff 	mov.w	r3, #4294967295
 8000d86:	e009      	b.n	8000d9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d88:	4b08      	ldr	r3, [pc, #32]	; (8000dac <_sbrk+0x64>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d8e:	4b07      	ldr	r3, [pc, #28]	; (8000dac <_sbrk+0x64>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4413      	add	r3, r2
 8000d96:	4a05      	ldr	r2, [pc, #20]	; (8000dac <_sbrk+0x64>)
 8000d98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d9a:	68fb      	ldr	r3, [r7, #12]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3718      	adds	r7, #24
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	20005000 	.word	0x20005000
 8000da8:	00000400 	.word	0x00000400
 8000dac:	2000029c 	.word	0x2000029c
 8000db0:	200006f0 	.word	0x200006f0

08000db4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000db8:	bf00      	nop
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bc80      	pop	{r7}
 8000dbe:	4770      	bx	lr

08000dc0 <u8x8_stm32_gpio_and_delay>:
#define TX_TIMEOUT		100

extern SPI_HandleTypeDef hspi1;

uint8_t u8x8_stm32_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b084      	sub	sp, #16
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	607b      	str	r3, [r7, #4]
 8000dca:	460b      	mov	r3, r1
 8000dcc:	72fb      	strb	r3, [r7, #11]
 8000dce:	4613      	mov	r3, r2
 8000dd0:	72bb      	strb	r3, [r7, #10]
	/* STM32 supports HW SPI, Remove unused cases like U8X8_MSG_DELAY_XXX & U8X8_MSG_GPIO_XXX */
	switch(msg)
 8000dd2:	7afb      	ldrb	r3, [r7, #11]
 8000dd4:	3b28      	subs	r3, #40	; 0x28
 8000dd6:	2b23      	cmp	r3, #35	; 0x23
 8000dd8:	d864      	bhi.n	8000ea4 <u8x8_stm32_gpio_and_delay+0xe4>
 8000dda:	a201      	add	r2, pc, #4	; (adr r2, 8000de0 <u8x8_stm32_gpio_and_delay+0x20>)
 8000ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000de0:	08000ea5 	.word	0x08000ea5
 8000de4:	08000e71 	.word	0x08000e71
 8000de8:	08000ea5 	.word	0x08000ea5
 8000dec:	08000ea5 	.word	0x08000ea5
 8000df0:	08000ea5 	.word	0x08000ea5
 8000df4:	08000ea5 	.word	0x08000ea5
 8000df8:	08000ea5 	.word	0x08000ea5
 8000dfc:	08000ea5 	.word	0x08000ea5
 8000e00:	08000ea5 	.word	0x08000ea5
 8000e04:	08000ea5 	.word	0x08000ea5
 8000e08:	08000ea5 	.word	0x08000ea5
 8000e0c:	08000ea5 	.word	0x08000ea5
 8000e10:	08000ea5 	.word	0x08000ea5
 8000e14:	08000ea5 	.word	0x08000ea5
 8000e18:	08000ea5 	.word	0x08000ea5
 8000e1c:	08000ea5 	.word	0x08000ea5
 8000e20:	08000ea5 	.word	0x08000ea5
 8000e24:	08000ea5 	.word	0x08000ea5
 8000e28:	08000ea5 	.word	0x08000ea5
 8000e2c:	08000ea5 	.word	0x08000ea5
 8000e30:	08000ea5 	.word	0x08000ea5
 8000e34:	08000ea5 	.word	0x08000ea5
 8000e38:	08000ea5 	.word	0x08000ea5
 8000e3c:	08000ea5 	.word	0x08000ea5
 8000e40:	08000ea5 	.word	0x08000ea5
 8000e44:	08000ea5 	.word	0x08000ea5
 8000e48:	08000ea5 	.word	0x08000ea5
 8000e4c:	08000ea5 	.word	0x08000ea5
 8000e50:	08000ea5 	.word	0x08000ea5
 8000e54:	08000ea5 	.word	0x08000ea5
 8000e58:	08000ea5 	.word	0x08000ea5
 8000e5c:	08000ea5 	.word	0x08000ea5
 8000e60:	08000ea5 	.word	0x08000ea5
 8000e64:	08000e7b 	.word	0x08000e7b
 8000e68:	08000e89 	.word	0x08000e89
 8000e6c:	08000e97 	.word	0x08000e97
	case U8X8_MSG_GPIO_AND_DELAY_INIT:
		/* Insert codes for initialization */
		break;
	case U8X8_MSG_DELAY_MILLI:
		/* ms Delay */
		HAL_Delay(arg_int);
 8000e70:	7abb      	ldrb	r3, [r7, #10]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f000 f9c0 	bl	80011f8 <HAL_Delay>
		break;
 8000e78:	e014      	b.n	8000ea4 <u8x8_stm32_gpio_and_delay+0xe4>
	case U8X8_MSG_GPIO_CS:
		/* Insert codes for SS pin control */
		HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, arg_int);
 8000e7a:	7abb      	ldrb	r3, [r7, #10]
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	2101      	movs	r1, #1
 8000e80:	480b      	ldr	r0, [pc, #44]	; (8000eb0 <u8x8_stm32_gpio_and_delay+0xf0>)
 8000e82:	f000 fc6f 	bl	8001764 <HAL_GPIO_WritePin>
		break;
 8000e86:	e00d      	b.n	8000ea4 <u8x8_stm32_gpio_and_delay+0xe4>
	case U8X8_MSG_GPIO_DC:
		/* Insert codes for DC pin control */
		HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, arg_int);
 8000e88:	7abb      	ldrb	r3, [r7, #10]
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	2140      	movs	r1, #64	; 0x40
 8000e8e:	4809      	ldr	r0, [pc, #36]	; (8000eb4 <u8x8_stm32_gpio_and_delay+0xf4>)
 8000e90:	f000 fc68 	bl	8001764 <HAL_GPIO_WritePin>
		break;
 8000e94:	e006      	b.n	8000ea4 <u8x8_stm32_gpio_and_delay+0xe4>
	case U8X8_MSG_GPIO_RESET:
		/* Insert codes for RST pin control */
		HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, arg_int);
 8000e96:	7abb      	ldrb	r3, [r7, #10]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	2110      	movs	r1, #16
 8000e9c:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <u8x8_stm32_gpio_and_delay+0xf4>)
 8000e9e:	f000 fc61 	bl	8001764 <HAL_GPIO_WritePin>
		break;
 8000ea2:	bf00      	nop
	}
	return 1;
 8000ea4:	2301      	movs	r3, #1
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40010c00 	.word	0x40010c00
 8000eb4:	40010800 	.word	0x40010800

08000eb8 <u8x8_byte_stm32_hw_spi>:

uint8_t u8x8_byte_stm32_hw_spi(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	607b      	str	r3, [r7, #4]
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	72fb      	strb	r3, [r7, #11]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	72bb      	strb	r3, [r7, #10]
	switch(msg) {
 8000eca:	7afb      	ldrb	r3, [r7, #11]
 8000ecc:	3b14      	subs	r3, #20
 8000ece:	2b0c      	cmp	r3, #12
 8000ed0:	d847      	bhi.n	8000f62 <u8x8_byte_stm32_hw_spi+0xaa>
 8000ed2:	a201      	add	r2, pc, #4	; (adr r2, 8000ed8 <u8x8_byte_stm32_hw_spi+0x20>)
 8000ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ed8:	08000f67 	.word	0x08000f67
 8000edc:	08000f63 	.word	0x08000f63
 8000ee0:	08000f63 	.word	0x08000f63
 8000ee4:	08000f0d 	.word	0x08000f0d
 8000ee8:	08000f33 	.word	0x08000f33
 8000eec:	08000f4b 	.word	0x08000f4b
 8000ef0:	08000f63 	.word	0x08000f63
 8000ef4:	08000f63 	.word	0x08000f63
 8000ef8:	08000f63 	.word	0x08000f63
 8000efc:	08000f63 	.word	0x08000f63
 8000f00:	08000f63 	.word	0x08000f63
 8000f04:	08000f63 	.word	0x08000f63
 8000f08:	08000f25 	.word	0x08000f25
	case U8X8_MSG_BYTE_SEND:
		/* Insert codes to transmit data */
		if(HAL_SPI_Transmit(&hspi1, arg_ptr, arg_int, TX_TIMEOUT) != HAL_OK) return 0;
 8000f0c:	7abb      	ldrb	r3, [r7, #10]
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	2364      	movs	r3, #100	; 0x64
 8000f12:	6879      	ldr	r1, [r7, #4]
 8000f14:	4818      	ldr	r0, [pc, #96]	; (8000f78 <u8x8_byte_stm32_hw_spi+0xc0>)
 8000f16:	f001 f8f3 	bl	8002100 <HAL_SPI_Transmit>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d024      	beq.n	8000f6a <u8x8_byte_stm32_hw_spi+0xb2>
 8000f20:	2300      	movs	r3, #0
 8000f22:	e024      	b.n	8000f6e <u8x8_byte_stm32_hw_spi+0xb6>
	case U8X8_MSG_BYTE_INIT:
		/* Insert codes to begin SPI transmission */
		break;
	case U8X8_MSG_BYTE_SET_DC:
		/* Control DC pin, U8X8_MSG_GPIO_DC will be called */
		u8x8_gpio_SetDC(u8x8, arg_int);
 8000f24:	7abb      	ldrb	r3, [r7, #10]
 8000f26:	461a      	mov	r2, r3
 8000f28:	214a      	movs	r1, #74	; 0x4a
 8000f2a:	68f8      	ldr	r0, [r7, #12]
 8000f2c:	f003 fc3a 	bl	80047a4 <u8x8_gpio_call>
		break;
 8000f30:	e01c      	b.n	8000f6c <u8x8_byte_stm32_hw_spi+0xb4>
	case U8X8_MSG_BYTE_START_TRANSFER:
		/* Select slave, U8X8_MSG_GPIO_CS will be called */
		u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_enable_level);
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	461a      	mov	r2, r3
 8000f3a:	2149      	movs	r1, #73	; 0x49
 8000f3c:	68f8      	ldr	r0, [r7, #12]
 8000f3e:	f003 fc31 	bl	80047a4 <u8x8_gpio_call>
		HAL_Delay(1);
 8000f42:	2001      	movs	r0, #1
 8000f44:	f000 f958 	bl	80011f8 <HAL_Delay>
		break;
 8000f48:	e010      	b.n	8000f6c <u8x8_byte_stm32_hw_spi+0xb4>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_Delay(1);
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	f000 f954 	bl	80011f8 <HAL_Delay>
		/* Insert codes to end SPI transmission */
		u8x8_gpio_SetCS(u8x8, u8x8->display_info->chip_disable_level);
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	785b      	ldrb	r3, [r3, #1]
 8000f56:	461a      	mov	r2, r3
 8000f58:	2149      	movs	r1, #73	; 0x49
 8000f5a:	68f8      	ldr	r0, [r7, #12]
 8000f5c:	f003 fc22 	bl	80047a4 <u8x8_gpio_call>
		break;
 8000f60:	e004      	b.n	8000f6c <u8x8_byte_stm32_hw_spi+0xb4>
	default:
		return 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	e003      	b.n	8000f6e <u8x8_byte_stm32_hw_spi+0xb6>
		break;
 8000f66:	bf00      	nop
 8000f68:	e000      	b.n	8000f6c <u8x8_byte_stm32_hw_spi+0xb4>
		break;
 8000f6a:	bf00      	nop
	}
	return 1;
 8000f6c:	2301      	movs	r3, #1
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	200000a4 	.word	0x200000a4

08000f7c <rxBufferInit>:
#include "uart.h"

ring_buffer_t uart_rx={{0},0,0};
extern UART_HandleTypeDef huart2;

void rxBufferInit(ring_buffer_t *uart) {
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	uart->head = 0;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2200      	movs	r2, #0
 8000f88:	871a      	strh	r2, [r3, #56]	; 0x38
	uart->tail = 0;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	875a      	strh	r2, [r3, #58]	; 0x3a
	memset(uart->buffer, 0, sizeof(RX_BUFFER_SIZE));
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2204      	movs	r2, #4
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f003 fc9c 	bl	80048d4 <memset>
}
 8000f9c:	bf00      	nop
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <push>:

void push(ring_buffer_t *uart, uint8_t ch) {
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	70fb      	strb	r3, [r7, #3]
	uint16_t i = (unsigned int) (uart->head + 1) % RX_BUFFER_SIZE;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8000fb4:	b29b      	uxth	r3, r3
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	461a      	mov	r2, r3
 8000fba:	08d3      	lsrs	r3, r2, #3
 8000fbc:	490e      	ldr	r1, [pc, #56]	; (8000ff8 <push+0x54>)
 8000fbe:	fba1 3103 	umull	r3, r1, r1, r3
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	00db      	lsls	r3, r3, #3
 8000fc6:	1a5b      	subs	r3, r3, r1
 8000fc8:	00db      	lsls	r3, r3, #3
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	81fb      	strh	r3, [r7, #14]
	if (i != uart->tail) {
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	89fa      	ldrh	r2, [r7, #14]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d009      	beq.n	8000fee <push+0x4a>
		uart->buffer[uart->head] = ch;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	78fa      	ldrb	r2, [r7, #3]
 8000fe6:	545a      	strb	r2, [r3, r1]
		uart->head = i;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	89fa      	ldrh	r2, [r7, #14]
 8000fec:	871a      	strh	r2, [r3, #56]	; 0x38
	}
}
 8000fee:	bf00      	nop
 8000ff0:	3714      	adds	r7, #20
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bc80      	pop	{r7}
 8000ff6:	4770      	bx	lr
 8000ff8:	24924925 	.word	0x24924925

08000ffc <pop>:

uint8_t pop(ring_buffer_t *uart) {
 8000ffc:	b480      	push	{r7}
 8000ffe:	b085      	sub	sp, #20
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]

	if (uart->head == uart->tail) {
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001008:	b29a      	uxth	r2, r3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800100e:	b29b      	uxth	r3, r3
 8001010:	429a      	cmp	r2, r3
 8001012:	d101      	bne.n	8001018 <pop+0x1c>
		return -1;
 8001014:	23ff      	movs	r3, #255	; 0xff
 8001016:	e018      	b.n	800104a <pop+0x4e>
	} else {

		unsigned char cpop = uart->buffer[uart->tail];
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800101c:	b29b      	uxth	r3, r3
 800101e:	461a      	mov	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	5c9b      	ldrb	r3, [r3, r2]
 8001024:	73fb      	strb	r3, [r7, #15]
		uart->tail = (uint16_t) (uart->tail + 1) % RX_BUFFER_SIZE;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800102a:	b29b      	uxth	r3, r3
 800102c:	3301      	adds	r3, #1
 800102e:	b29a      	uxth	r2, r3
 8001030:	08d3      	lsrs	r3, r2, #3
 8001032:	4908      	ldr	r1, [pc, #32]	; (8001054 <pop+0x58>)
 8001034:	fba1 3103 	umull	r3, r1, r1, r3
 8001038:	460b      	mov	r3, r1
 800103a:	00db      	lsls	r3, r3, #3
 800103c:	1a5b      	subs	r3, r3, r1
 800103e:	00db      	lsls	r3, r3, #3
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	b29a      	uxth	r2, r3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	875a      	strh	r2, [r3, #58]	; 0x3a

		return cpop;
 8001048:	7bfb      	ldrb	r3, [r7, #15]

	}
}
 800104a:	4618      	mov	r0, r3
 800104c:	3714      	adds	r7, #20
 800104e:	46bd      	mov	sp, r7
 8001050:	bc80      	pop	{r7}
 8001052:	4770      	bx	lr
 8001054:	24924925 	.word	0x24924925

08001058 <uart_available>:

int8_t uart_available(ring_buffer_t *uart) {
 8001058:	b480      	push	{r7}
 800105a:	b085      	sub	sp, #20
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]

	uint8_t n = (unsigned int) (RX_BUFFER_SIZE + (uart->head) - (uart->tail))
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001064:	b29b      	uxth	r3, r3
 8001066:	3338      	adds	r3, #56	; 0x38
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	8f52      	ldrh	r2, [r2, #58]	; 0x3a
 800106c:	b292      	uxth	r2, r2
 800106e:	1a9b      	subs	r3, r3, r2
 8001070:	461a      	mov	r2, r3
			% RX_BUFFER_SIZE;
 8001072:	08d3      	lsrs	r3, r2, #3
 8001074:	4907      	ldr	r1, [pc, #28]	; (8001094 <uart_available+0x3c>)
 8001076:	fba1 3103 	umull	r3, r1, r1, r3
 800107a:	460b      	mov	r3, r1
 800107c:	00db      	lsls	r3, r3, #3
 800107e:	1a5b      	subs	r3, r3, r1
 8001080:	00db      	lsls	r3, r3, #3
 8001082:	1ad3      	subs	r3, r2, r3
	uint8_t n = (unsigned int) (RX_BUFFER_SIZE + (uart->head) - (uart->tail))
 8001084:	73fb      	strb	r3, [r7, #15]
	return n;
 8001086:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800108a:	4618      	mov	r0, r3
 800108c:	3714      	adds	r7, #20
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr
 8001094:	24924925 	.word	0x24924925

08001098 <Uart_isr>:

void Uart_isr(UART_HandleTypeDef *huart) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
	uint32_t isrflags = READ_REG(huart->Instance->SR);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	617b      	str	r3, [r7, #20]
	uint32_t cr1its = READ_REG(huart->Instance->CR1);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	68db      	ldr	r3, [r3, #12]
 80010ae:	613b      	str	r3, [r7, #16]

	/* if DR is not empty and the Rx Int is enabled */
	if (((isrflags & USART_SR_RXNE) != RESET)
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	f003 0320 	and.w	r3, r3, #32
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d011      	beq.n	80010de <Uart_isr+0x46>
			&& ((cr1its & USART_CR1_RXNEIE) != RESET)) {
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	f003 0320 	and.w	r3, r3, #32
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d00c      	beq.n	80010de <Uart_isr+0x46>
		 * @note   RXNE flag can be also cleared by a read to the USART_DR register.
		 * @note   TC flag can be also cleared by software sequence: a read operation to
		 *          USART_SR register followed by a write operation to USART_DR register.
		 * @note   TXE flag is cleared only by a write to the USART_DR register.
		 *********************/
		huart->Instance->SR; /* Read status register */
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681b      	ldr	r3, [r3, #0]
		unsigned char c = huart->Instance->DR; /* Read data register */
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	73fb      	strb	r3, [r7, #15]
		push(&uart_rx, c);  // store data in buffer
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	4619      	mov	r1, r3
 80010d6:	4803      	ldr	r0, [pc, #12]	; (80010e4 <Uart_isr+0x4c>)
 80010d8:	f7ff ff64 	bl	8000fa4 <push>
		return;
 80010dc:	bf00      	nop
	}
}
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	200002a0 	.word	0x200002a0

080010e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e8:	480c      	ldr	r0, [pc, #48]	; (800111c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010ea:	490d      	ldr	r1, [pc, #52]	; (8001120 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010ec:	4a0d      	ldr	r2, [pc, #52]	; (8001124 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010f0:	e002      	b.n	80010f8 <LoopCopyDataInit>

080010f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010f6:	3304      	adds	r3, #4

080010f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010fc:	d3f9      	bcc.n	80010f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010fe:	4a0a      	ldr	r2, [pc, #40]	; (8001128 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001100:	4c0a      	ldr	r4, [pc, #40]	; (800112c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001102:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001104:	e001      	b.n	800110a <LoopFillZerobss>

08001106 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001106:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001108:	3204      	adds	r2, #4

0800110a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800110a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800110c:	d3fb      	bcc.n	8001106 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800110e:	f7ff fe51 	bl	8000db4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001112:	f003 fbbb 	bl	800488c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001116:	f7ff f819 	bl	800014c <main>
  bx lr
 800111a:	4770      	bx	lr
  ldr r0, =_sdata
 800111c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001120:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001124:	080056d4 	.word	0x080056d4
  ldr r2, =_sbss
 8001128:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 800112c:	200006f0 	.word	0x200006f0

08001130 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001130:	e7fe      	b.n	8001130 <ADC1_2_IRQHandler>
	...

08001134 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001138:	4b08      	ldr	r3, [pc, #32]	; (800115c <HAL_Init+0x28>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	4a07      	ldr	r2, [pc, #28]	; (800115c <HAL_Init+0x28>)
 800113e:	f043 0310 	orr.w	r3, r3, #16
 8001142:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001144:	2003      	movs	r0, #3
 8001146:	f000 f947 	bl	80013d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800114a:	200f      	movs	r0, #15
 800114c:	f000 f808 	bl	8001160 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001150:	f7ff fca8 	bl	8000aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001154:	2300      	movs	r3, #0
}
 8001156:	4618      	mov	r0, r3
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40022000 	.word	0x40022000

08001160 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001168:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <HAL_InitTick+0x54>)
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	4b12      	ldr	r3, [pc, #72]	; (80011b8 <HAL_InitTick+0x58>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	4619      	mov	r1, r3
 8001172:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001176:	fbb3 f3f1 	udiv	r3, r3, r1
 800117a:	fbb2 f3f3 	udiv	r3, r2, r3
 800117e:	4618      	mov	r0, r3
 8001180:	f000 f95f 	bl	8001442 <HAL_SYSTICK_Config>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e00e      	b.n	80011ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2b0f      	cmp	r3, #15
 8001192:	d80a      	bhi.n	80011aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001194:	2200      	movs	r2, #0
 8001196:	6879      	ldr	r1, [r7, #4]
 8001198:	f04f 30ff 	mov.w	r0, #4294967295
 800119c:	f000 f927 	bl	80013ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011a0:	4a06      	ldr	r2, [pc, #24]	; (80011bc <HAL_InitTick+0x5c>)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011a6:	2300      	movs	r3, #0
 80011a8:	e000      	b.n	80011ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	20000018 	.word	0x20000018
 80011b8:	20000020 	.word	0x20000020
 80011bc:	2000001c 	.word	0x2000001c

080011c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011c4:	4b05      	ldr	r3, [pc, #20]	; (80011dc <HAL_IncTick+0x1c>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	461a      	mov	r2, r3
 80011ca:	4b05      	ldr	r3, [pc, #20]	; (80011e0 <HAL_IncTick+0x20>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4413      	add	r3, r2
 80011d0:	4a03      	ldr	r2, [pc, #12]	; (80011e0 <HAL_IncTick+0x20>)
 80011d2:	6013      	str	r3, [r2, #0]
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr
 80011dc:	20000020 	.word	0x20000020
 80011e0:	200002dc 	.word	0x200002dc

080011e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  return uwTick;
 80011e8:	4b02      	ldr	r3, [pc, #8]	; (80011f4 <HAL_GetTick+0x10>)
 80011ea:	681b      	ldr	r3, [r3, #0]
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr
 80011f4:	200002dc 	.word	0x200002dc

080011f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001200:	f7ff fff0 	bl	80011e4 <HAL_GetTick>
 8001204:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001210:	d005      	beq.n	800121e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001212:	4b0a      	ldr	r3, [pc, #40]	; (800123c <HAL_Delay+0x44>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	461a      	mov	r2, r3
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	4413      	add	r3, r2
 800121c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800121e:	bf00      	nop
 8001220:	f7ff ffe0 	bl	80011e4 <HAL_GetTick>
 8001224:	4602      	mov	r2, r0
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	1ad3      	subs	r3, r2, r3
 800122a:	68fa      	ldr	r2, [r7, #12]
 800122c:	429a      	cmp	r2, r3
 800122e:	d8f7      	bhi.n	8001220 <HAL_Delay+0x28>
  {
  }
}
 8001230:	bf00      	nop
 8001232:	bf00      	nop
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20000020 	.word	0x20000020

08001240 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001240:	b480      	push	{r7}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f003 0307 	and.w	r3, r3, #7
 800124e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001250:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <__NVIC_SetPriorityGrouping+0x44>)
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001256:	68ba      	ldr	r2, [r7, #8]
 8001258:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800125c:	4013      	ands	r3, r2
 800125e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001268:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800126c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001272:	4a04      	ldr	r2, [pc, #16]	; (8001284 <__NVIC_SetPriorityGrouping+0x44>)
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	60d3      	str	r3, [r2, #12]
}
 8001278:	bf00      	nop
 800127a:	3714      	adds	r7, #20
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000ed00 	.word	0xe000ed00

08001288 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800128c:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <__NVIC_GetPriorityGrouping+0x18>)
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	0a1b      	lsrs	r3, r3, #8
 8001292:	f003 0307 	and.w	r3, r3, #7
}
 8001296:	4618      	mov	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	db0b      	blt.n	80012ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	f003 021f 	and.w	r2, r3, #31
 80012bc:	4906      	ldr	r1, [pc, #24]	; (80012d8 <__NVIC_EnableIRQ+0x34>)
 80012be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c2:	095b      	lsrs	r3, r3, #5
 80012c4:	2001      	movs	r0, #1
 80012c6:	fa00 f202 	lsl.w	r2, r0, r2
 80012ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012ce:	bf00      	nop
 80012d0:	370c      	adds	r7, #12
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bc80      	pop	{r7}
 80012d6:	4770      	bx	lr
 80012d8:	e000e100 	.word	0xe000e100

080012dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	6039      	str	r1, [r7, #0]
 80012e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	db0a      	blt.n	8001306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	490c      	ldr	r1, [pc, #48]	; (8001328 <__NVIC_SetPriority+0x4c>)
 80012f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012fa:	0112      	lsls	r2, r2, #4
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	440b      	add	r3, r1
 8001300:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001304:	e00a      	b.n	800131c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4908      	ldr	r1, [pc, #32]	; (800132c <__NVIC_SetPriority+0x50>)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	f003 030f 	and.w	r3, r3, #15
 8001312:	3b04      	subs	r3, #4
 8001314:	0112      	lsls	r2, r2, #4
 8001316:	b2d2      	uxtb	r2, r2
 8001318:	440b      	add	r3, r1
 800131a:	761a      	strb	r2, [r3, #24]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	bc80      	pop	{r7}
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	e000e100 	.word	0xe000e100
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001330:	b480      	push	{r7}
 8001332:	b089      	sub	sp, #36	; 0x24
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	f1c3 0307 	rsb	r3, r3, #7
 800134a:	2b04      	cmp	r3, #4
 800134c:	bf28      	it	cs
 800134e:	2304      	movcs	r3, #4
 8001350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3304      	adds	r3, #4
 8001356:	2b06      	cmp	r3, #6
 8001358:	d902      	bls.n	8001360 <NVIC_EncodePriority+0x30>
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	3b03      	subs	r3, #3
 800135e:	e000      	b.n	8001362 <NVIC_EncodePriority+0x32>
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001364:	f04f 32ff 	mov.w	r2, #4294967295
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	43da      	mvns	r2, r3
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	401a      	ands	r2, r3
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001378:	f04f 31ff 	mov.w	r1, #4294967295
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	fa01 f303 	lsl.w	r3, r1, r3
 8001382:	43d9      	mvns	r1, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001388:	4313      	orrs	r3, r2
         );
}
 800138a:	4618      	mov	r0, r3
 800138c:	3724      	adds	r7, #36	; 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr

08001394 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	3b01      	subs	r3, #1
 80013a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013a4:	d301      	bcc.n	80013aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013a6:	2301      	movs	r3, #1
 80013a8:	e00f      	b.n	80013ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013aa:	4a0a      	ldr	r2, [pc, #40]	; (80013d4 <SysTick_Config+0x40>)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3b01      	subs	r3, #1
 80013b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013b2:	210f      	movs	r1, #15
 80013b4:	f04f 30ff 	mov.w	r0, #4294967295
 80013b8:	f7ff ff90 	bl	80012dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013bc:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <SysTick_Config+0x40>)
 80013be:	2200      	movs	r2, #0
 80013c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013c2:	4b04      	ldr	r3, [pc, #16]	; (80013d4 <SysTick_Config+0x40>)
 80013c4:	2207      	movs	r2, #7
 80013c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	e000e010 	.word	0xe000e010

080013d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f7ff ff2d 	bl	8001240 <__NVIC_SetPriorityGrouping>
}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b086      	sub	sp, #24
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	4603      	mov	r3, r0
 80013f6:	60b9      	str	r1, [r7, #8]
 80013f8:	607a      	str	r2, [r7, #4]
 80013fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001400:	f7ff ff42 	bl	8001288 <__NVIC_GetPriorityGrouping>
 8001404:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	68b9      	ldr	r1, [r7, #8]
 800140a:	6978      	ldr	r0, [r7, #20]
 800140c:	f7ff ff90 	bl	8001330 <NVIC_EncodePriority>
 8001410:	4602      	mov	r2, r0
 8001412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001416:	4611      	mov	r1, r2
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff ff5f 	bl	80012dc <__NVIC_SetPriority>
}
 800141e:	bf00      	nop
 8001420:	3718      	adds	r7, #24
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001426:	b580      	push	{r7, lr}
 8001428:	b082      	sub	sp, #8
 800142a:	af00      	add	r7, sp, #0
 800142c:	4603      	mov	r3, r0
 800142e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff ff35 	bl	80012a4 <__NVIC_EnableIRQ>
}
 800143a:	bf00      	nop
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b082      	sub	sp, #8
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff ffa2 	bl	8001394 <SysTick_Config>
 8001450:	4603      	mov	r3, r0
}
 8001452:	4618      	mov	r0, r3
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
	...

0800145c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800145c:	b480      	push	{r7}
 800145e:	b08b      	sub	sp, #44	; 0x2c
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001466:	2300      	movs	r3, #0
 8001468:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800146e:	e169      	b.n	8001744 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001470:	2201      	movs	r2, #1
 8001472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	69fa      	ldr	r2, [r7, #28]
 8001480:	4013      	ands	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	429a      	cmp	r2, r3
 800148a:	f040 8158 	bne.w	800173e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	4a9a      	ldr	r2, [pc, #616]	; (80016fc <HAL_GPIO_Init+0x2a0>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d05e      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
 8001498:	4a98      	ldr	r2, [pc, #608]	; (80016fc <HAL_GPIO_Init+0x2a0>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d875      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 800149e:	4a98      	ldr	r2, [pc, #608]	; (8001700 <HAL_GPIO_Init+0x2a4>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d058      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
 80014a4:	4a96      	ldr	r2, [pc, #600]	; (8001700 <HAL_GPIO_Init+0x2a4>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d86f      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 80014aa:	4a96      	ldr	r2, [pc, #600]	; (8001704 <HAL_GPIO_Init+0x2a8>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d052      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
 80014b0:	4a94      	ldr	r2, [pc, #592]	; (8001704 <HAL_GPIO_Init+0x2a8>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d869      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 80014b6:	4a94      	ldr	r2, [pc, #592]	; (8001708 <HAL_GPIO_Init+0x2ac>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d04c      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
 80014bc:	4a92      	ldr	r2, [pc, #584]	; (8001708 <HAL_GPIO_Init+0x2ac>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d863      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 80014c2:	4a92      	ldr	r2, [pc, #584]	; (800170c <HAL_GPIO_Init+0x2b0>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d046      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
 80014c8:	4a90      	ldr	r2, [pc, #576]	; (800170c <HAL_GPIO_Init+0x2b0>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d85d      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 80014ce:	2b12      	cmp	r3, #18
 80014d0:	d82a      	bhi.n	8001528 <HAL_GPIO_Init+0xcc>
 80014d2:	2b12      	cmp	r3, #18
 80014d4:	d859      	bhi.n	800158a <HAL_GPIO_Init+0x12e>
 80014d6:	a201      	add	r2, pc, #4	; (adr r2, 80014dc <HAL_GPIO_Init+0x80>)
 80014d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014dc:	08001557 	.word	0x08001557
 80014e0:	08001531 	.word	0x08001531
 80014e4:	08001543 	.word	0x08001543
 80014e8:	08001585 	.word	0x08001585
 80014ec:	0800158b 	.word	0x0800158b
 80014f0:	0800158b 	.word	0x0800158b
 80014f4:	0800158b 	.word	0x0800158b
 80014f8:	0800158b 	.word	0x0800158b
 80014fc:	0800158b 	.word	0x0800158b
 8001500:	0800158b 	.word	0x0800158b
 8001504:	0800158b 	.word	0x0800158b
 8001508:	0800158b 	.word	0x0800158b
 800150c:	0800158b 	.word	0x0800158b
 8001510:	0800158b 	.word	0x0800158b
 8001514:	0800158b 	.word	0x0800158b
 8001518:	0800158b 	.word	0x0800158b
 800151c:	0800158b 	.word	0x0800158b
 8001520:	08001539 	.word	0x08001539
 8001524:	0800154d 	.word	0x0800154d
 8001528:	4a79      	ldr	r2, [pc, #484]	; (8001710 <HAL_GPIO_Init+0x2b4>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d013      	beq.n	8001556 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800152e:	e02c      	b.n	800158a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	623b      	str	r3, [r7, #32]
          break;
 8001536:	e029      	b.n	800158c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	3304      	adds	r3, #4
 800153e:	623b      	str	r3, [r7, #32]
          break;
 8001540:	e024      	b.n	800158c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	3308      	adds	r3, #8
 8001548:	623b      	str	r3, [r7, #32]
          break;
 800154a:	e01f      	b.n	800158c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	330c      	adds	r3, #12
 8001552:	623b      	str	r3, [r7, #32]
          break;
 8001554:	e01a      	b.n	800158c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d102      	bne.n	8001564 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800155e:	2304      	movs	r3, #4
 8001560:	623b      	str	r3, [r7, #32]
          break;
 8001562:	e013      	b.n	800158c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d105      	bne.n	8001578 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800156c:	2308      	movs	r3, #8
 800156e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	69fa      	ldr	r2, [r7, #28]
 8001574:	611a      	str	r2, [r3, #16]
          break;
 8001576:	e009      	b.n	800158c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001578:	2308      	movs	r3, #8
 800157a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	69fa      	ldr	r2, [r7, #28]
 8001580:	615a      	str	r2, [r3, #20]
          break;
 8001582:	e003      	b.n	800158c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001584:	2300      	movs	r3, #0
 8001586:	623b      	str	r3, [r7, #32]
          break;
 8001588:	e000      	b.n	800158c <HAL_GPIO_Init+0x130>
          break;
 800158a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	2bff      	cmp	r3, #255	; 0xff
 8001590:	d801      	bhi.n	8001596 <HAL_GPIO_Init+0x13a>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	e001      	b.n	800159a <HAL_GPIO_Init+0x13e>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	3304      	adds	r3, #4
 800159a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	2bff      	cmp	r3, #255	; 0xff
 80015a0:	d802      	bhi.n	80015a8 <HAL_GPIO_Init+0x14c>
 80015a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	e002      	b.n	80015ae <HAL_GPIO_Init+0x152>
 80015a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015aa:	3b08      	subs	r3, #8
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	210f      	movs	r1, #15
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	fa01 f303 	lsl.w	r3, r1, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	401a      	ands	r2, r3
 80015c0:	6a39      	ldr	r1, [r7, #32]
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	fa01 f303 	lsl.w	r3, r1, r3
 80015c8:	431a      	orrs	r2, r3
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f000 80b1 	beq.w	800173e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015dc:	4b4d      	ldr	r3, [pc, #308]	; (8001714 <HAL_GPIO_Init+0x2b8>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	4a4c      	ldr	r2, [pc, #304]	; (8001714 <HAL_GPIO_Init+0x2b8>)
 80015e2:	f043 0301 	orr.w	r3, r3, #1
 80015e6:	6193      	str	r3, [r2, #24]
 80015e8:	4b4a      	ldr	r3, [pc, #296]	; (8001714 <HAL_GPIO_Init+0x2b8>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	60bb      	str	r3, [r7, #8]
 80015f2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015f4:	4a48      	ldr	r2, [pc, #288]	; (8001718 <HAL_GPIO_Init+0x2bc>)
 80015f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f8:	089b      	lsrs	r3, r3, #2
 80015fa:	3302      	adds	r3, #2
 80015fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001600:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001604:	f003 0303 	and.w	r3, r3, #3
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	220f      	movs	r2, #15
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	43db      	mvns	r3, r3
 8001612:	68fa      	ldr	r2, [r7, #12]
 8001614:	4013      	ands	r3, r2
 8001616:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4a40      	ldr	r2, [pc, #256]	; (800171c <HAL_GPIO_Init+0x2c0>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d013      	beq.n	8001648 <HAL_GPIO_Init+0x1ec>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	4a3f      	ldr	r2, [pc, #252]	; (8001720 <HAL_GPIO_Init+0x2c4>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d00d      	beq.n	8001644 <HAL_GPIO_Init+0x1e8>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	4a3e      	ldr	r2, [pc, #248]	; (8001724 <HAL_GPIO_Init+0x2c8>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d007      	beq.n	8001640 <HAL_GPIO_Init+0x1e4>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4a3d      	ldr	r2, [pc, #244]	; (8001728 <HAL_GPIO_Init+0x2cc>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d101      	bne.n	800163c <HAL_GPIO_Init+0x1e0>
 8001638:	2303      	movs	r3, #3
 800163a:	e006      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 800163c:	2304      	movs	r3, #4
 800163e:	e004      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 8001640:	2302      	movs	r3, #2
 8001642:	e002      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 8001644:	2301      	movs	r3, #1
 8001646:	e000      	b.n	800164a <HAL_GPIO_Init+0x1ee>
 8001648:	2300      	movs	r3, #0
 800164a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800164c:	f002 0203 	and.w	r2, r2, #3
 8001650:	0092      	lsls	r2, r2, #2
 8001652:	4093      	lsls	r3, r2
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	4313      	orrs	r3, r2
 8001658:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800165a:	492f      	ldr	r1, [pc, #188]	; (8001718 <HAL_GPIO_Init+0x2bc>)
 800165c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165e:	089b      	lsrs	r3, r3, #2
 8001660:	3302      	adds	r3, #2
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d006      	beq.n	8001682 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001674:	4b2d      	ldr	r3, [pc, #180]	; (800172c <HAL_GPIO_Init+0x2d0>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	492c      	ldr	r1, [pc, #176]	; (800172c <HAL_GPIO_Init+0x2d0>)
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	4313      	orrs	r3, r2
 800167e:	600b      	str	r3, [r1, #0]
 8001680:	e006      	b.n	8001690 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001682:	4b2a      	ldr	r3, [pc, #168]	; (800172c <HAL_GPIO_Init+0x2d0>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	43db      	mvns	r3, r3
 800168a:	4928      	ldr	r1, [pc, #160]	; (800172c <HAL_GPIO_Init+0x2d0>)
 800168c:	4013      	ands	r3, r2
 800168e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d006      	beq.n	80016aa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800169c:	4b23      	ldr	r3, [pc, #140]	; (800172c <HAL_GPIO_Init+0x2d0>)
 800169e:	685a      	ldr	r2, [r3, #4]
 80016a0:	4922      	ldr	r1, [pc, #136]	; (800172c <HAL_GPIO_Init+0x2d0>)
 80016a2:	69bb      	ldr	r3, [r7, #24]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
 80016a8:	e006      	b.n	80016b8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80016aa:	4b20      	ldr	r3, [pc, #128]	; (800172c <HAL_GPIO_Init+0x2d0>)
 80016ac:	685a      	ldr	r2, [r3, #4]
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	43db      	mvns	r3, r3
 80016b2:	491e      	ldr	r1, [pc, #120]	; (800172c <HAL_GPIO_Init+0x2d0>)
 80016b4:	4013      	ands	r3, r2
 80016b6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d006      	beq.n	80016d2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80016c4:	4b19      	ldr	r3, [pc, #100]	; (800172c <HAL_GPIO_Init+0x2d0>)
 80016c6:	689a      	ldr	r2, [r3, #8]
 80016c8:	4918      	ldr	r1, [pc, #96]	; (800172c <HAL_GPIO_Init+0x2d0>)
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	608b      	str	r3, [r1, #8]
 80016d0:	e006      	b.n	80016e0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80016d2:	4b16      	ldr	r3, [pc, #88]	; (800172c <HAL_GPIO_Init+0x2d0>)
 80016d4:	689a      	ldr	r2, [r3, #8]
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	43db      	mvns	r3, r3
 80016da:	4914      	ldr	r1, [pc, #80]	; (800172c <HAL_GPIO_Init+0x2d0>)
 80016dc:	4013      	ands	r3, r2
 80016de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d021      	beq.n	8001730 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80016ec:	4b0f      	ldr	r3, [pc, #60]	; (800172c <HAL_GPIO_Init+0x2d0>)
 80016ee:	68da      	ldr	r2, [r3, #12]
 80016f0:	490e      	ldr	r1, [pc, #56]	; (800172c <HAL_GPIO_Init+0x2d0>)
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	4313      	orrs	r3, r2
 80016f6:	60cb      	str	r3, [r1, #12]
 80016f8:	e021      	b.n	800173e <HAL_GPIO_Init+0x2e2>
 80016fa:	bf00      	nop
 80016fc:	10320000 	.word	0x10320000
 8001700:	10310000 	.word	0x10310000
 8001704:	10220000 	.word	0x10220000
 8001708:	10210000 	.word	0x10210000
 800170c:	10120000 	.word	0x10120000
 8001710:	10110000 	.word	0x10110000
 8001714:	40021000 	.word	0x40021000
 8001718:	40010000 	.word	0x40010000
 800171c:	40010800 	.word	0x40010800
 8001720:	40010c00 	.word	0x40010c00
 8001724:	40011000 	.word	0x40011000
 8001728:	40011400 	.word	0x40011400
 800172c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001730:	4b0b      	ldr	r3, [pc, #44]	; (8001760 <HAL_GPIO_Init+0x304>)
 8001732:	68da      	ldr	r2, [r3, #12]
 8001734:	69bb      	ldr	r3, [r7, #24]
 8001736:	43db      	mvns	r3, r3
 8001738:	4909      	ldr	r1, [pc, #36]	; (8001760 <HAL_GPIO_Init+0x304>)
 800173a:	4013      	ands	r3, r2
 800173c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800173e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001740:	3301      	adds	r3, #1
 8001742:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174a:	fa22 f303 	lsr.w	r3, r2, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	f47f ae8e 	bne.w	8001470 <HAL_GPIO_Init+0x14>
  }
}
 8001754:	bf00      	nop
 8001756:	bf00      	nop
 8001758:	372c      	adds	r7, #44	; 0x2c
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr
 8001760:	40010400 	.word	0x40010400

08001764 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	807b      	strh	r3, [r7, #2]
 8001770:	4613      	mov	r3, r2
 8001772:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001774:	787b      	ldrb	r3, [r7, #1]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d003      	beq.n	8001782 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800177a:	887a      	ldrh	r2, [r7, #2]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001780:	e003      	b.n	800178a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001782:	887b      	ldrh	r3, [r7, #2]
 8001784:	041a      	lsls	r2, r3, #16
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	611a      	str	r2, [r3, #16]
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr

08001794 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800179e:	4b08      	ldr	r3, [pc, #32]	; (80017c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80017a0:	695a      	ldr	r2, [r3, #20]
 80017a2:	88fb      	ldrh	r3, [r7, #6]
 80017a4:	4013      	ands	r3, r2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d006      	beq.n	80017b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80017aa:	4a05      	ldr	r2, [pc, #20]	; (80017c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80017ac:	88fb      	ldrh	r3, [r7, #6]
 80017ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80017b0:	88fb      	ldrh	r3, [r7, #6]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff f95e 	bl	8000a74 <HAL_GPIO_EXTI_Callback>
  }
}
 80017b8:	bf00      	nop
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40010400 	.word	0x40010400

080017c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e272      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f000 8087 	beq.w	80018f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017e4:	4b92      	ldr	r3, [pc, #584]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f003 030c 	and.w	r3, r3, #12
 80017ec:	2b04      	cmp	r3, #4
 80017ee:	d00c      	beq.n	800180a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017f0:	4b8f      	ldr	r3, [pc, #572]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f003 030c 	and.w	r3, r3, #12
 80017f8:	2b08      	cmp	r3, #8
 80017fa:	d112      	bne.n	8001822 <HAL_RCC_OscConfig+0x5e>
 80017fc:	4b8c      	ldr	r3, [pc, #560]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001808:	d10b      	bne.n	8001822 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800180a:	4b89      	ldr	r3, [pc, #548]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d06c      	beq.n	80018f0 <HAL_RCC_OscConfig+0x12c>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d168      	bne.n	80018f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e24c      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800182a:	d106      	bne.n	800183a <HAL_RCC_OscConfig+0x76>
 800182c:	4b80      	ldr	r3, [pc, #512]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a7f      	ldr	r2, [pc, #508]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001832:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001836:	6013      	str	r3, [r2, #0]
 8001838:	e02e      	b.n	8001898 <HAL_RCC_OscConfig+0xd4>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10c      	bne.n	800185c <HAL_RCC_OscConfig+0x98>
 8001842:	4b7b      	ldr	r3, [pc, #492]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a7a      	ldr	r2, [pc, #488]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001848:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800184c:	6013      	str	r3, [r2, #0]
 800184e:	4b78      	ldr	r3, [pc, #480]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a77      	ldr	r2, [pc, #476]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001854:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001858:	6013      	str	r3, [r2, #0]
 800185a:	e01d      	b.n	8001898 <HAL_RCC_OscConfig+0xd4>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001864:	d10c      	bne.n	8001880 <HAL_RCC_OscConfig+0xbc>
 8001866:	4b72      	ldr	r3, [pc, #456]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a71      	ldr	r2, [pc, #452]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800186c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001870:	6013      	str	r3, [r2, #0]
 8001872:	4b6f      	ldr	r3, [pc, #444]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a6e      	ldr	r2, [pc, #440]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800187c:	6013      	str	r3, [r2, #0]
 800187e:	e00b      	b.n	8001898 <HAL_RCC_OscConfig+0xd4>
 8001880:	4b6b      	ldr	r3, [pc, #428]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a6a      	ldr	r2, [pc, #424]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001886:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800188a:	6013      	str	r3, [r2, #0]
 800188c:	4b68      	ldr	r3, [pc, #416]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a67      	ldr	r2, [pc, #412]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001892:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001896:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d013      	beq.n	80018c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a0:	f7ff fca0 	bl	80011e4 <HAL_GetTick>
 80018a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a6:	e008      	b.n	80018ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018a8:	f7ff fc9c 	bl	80011e4 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b64      	cmp	r3, #100	; 0x64
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e200      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ba:	4b5d      	ldr	r3, [pc, #372]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d0f0      	beq.n	80018a8 <HAL_RCC_OscConfig+0xe4>
 80018c6:	e014      	b.n	80018f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff fc8c 	bl	80011e4 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018d0:	f7ff fc88 	bl	80011e4 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b64      	cmp	r3, #100	; 0x64
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e1ec      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018e2:	4b53      	ldr	r3, [pc, #332]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f0      	bne.n	80018d0 <HAL_RCC_OscConfig+0x10c>
 80018ee:	e000      	b.n	80018f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d063      	beq.n	80019c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018fe:	4b4c      	ldr	r3, [pc, #304]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f003 030c 	and.w	r3, r3, #12
 8001906:	2b00      	cmp	r3, #0
 8001908:	d00b      	beq.n	8001922 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800190a:	4b49      	ldr	r3, [pc, #292]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f003 030c 	and.w	r3, r3, #12
 8001912:	2b08      	cmp	r3, #8
 8001914:	d11c      	bne.n	8001950 <HAL_RCC_OscConfig+0x18c>
 8001916:	4b46      	ldr	r3, [pc, #280]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d116      	bne.n	8001950 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001922:	4b43      	ldr	r3, [pc, #268]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	2b00      	cmp	r3, #0
 800192c:	d005      	beq.n	800193a <HAL_RCC_OscConfig+0x176>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	2b01      	cmp	r3, #1
 8001934:	d001      	beq.n	800193a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e1c0      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193a:	4b3d      	ldr	r3, [pc, #244]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	00db      	lsls	r3, r3, #3
 8001948:	4939      	ldr	r1, [pc, #228]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800194a:	4313      	orrs	r3, r2
 800194c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800194e:	e03a      	b.n	80019c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d020      	beq.n	800199a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001958:	4b36      	ldr	r3, [pc, #216]	; (8001a34 <HAL_RCC_OscConfig+0x270>)
 800195a:	2201      	movs	r2, #1
 800195c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195e:	f7ff fc41 	bl	80011e4 <HAL_GetTick>
 8001962:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001966:	f7ff fc3d 	bl	80011e4 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e1a1      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001978:	4b2d      	ldr	r3, [pc, #180]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0302 	and.w	r3, r3, #2
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0f0      	beq.n	8001966 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001984:	4b2a      	ldr	r3, [pc, #168]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	695b      	ldr	r3, [r3, #20]
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	4927      	ldr	r1, [pc, #156]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 8001994:	4313      	orrs	r3, r2
 8001996:	600b      	str	r3, [r1, #0]
 8001998:	e015      	b.n	80019c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800199a:	4b26      	ldr	r3, [pc, #152]	; (8001a34 <HAL_RCC_OscConfig+0x270>)
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a0:	f7ff fc20 	bl	80011e4 <HAL_GetTick>
 80019a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a6:	e008      	b.n	80019ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019a8:	f7ff fc1c 	bl	80011e4 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	1ad3      	subs	r3, r2, r3
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e180      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ba:	4b1d      	ldr	r3, [pc, #116]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1f0      	bne.n	80019a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0308 	and.w	r3, r3, #8
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d03a      	beq.n	8001a48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	699b      	ldr	r3, [r3, #24]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d019      	beq.n	8001a0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019da:	4b17      	ldr	r3, [pc, #92]	; (8001a38 <HAL_RCC_OscConfig+0x274>)
 80019dc:	2201      	movs	r2, #1
 80019de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e0:	f7ff fc00 	bl	80011e4 <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019e8:	f7ff fbfc 	bl	80011e4 <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e160      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019fa:	4b0d      	ldr	r3, [pc, #52]	; (8001a30 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d0f0      	beq.n	80019e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001a06:	2001      	movs	r0, #1
 8001a08:	f000 fad8 	bl	8001fbc <RCC_Delay>
 8001a0c:	e01c      	b.n	8001a48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <HAL_RCC_OscConfig+0x274>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a14:	f7ff fbe6 	bl	80011e4 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a1a:	e00f      	b.n	8001a3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a1c:	f7ff fbe2 	bl	80011e4 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d908      	bls.n	8001a3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e146      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
 8001a2e:	bf00      	nop
 8001a30:	40021000 	.word	0x40021000
 8001a34:	42420000 	.word	0x42420000
 8001a38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a3c:	4b92      	ldr	r3, [pc, #584]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1e9      	bne.n	8001a1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0304 	and.w	r3, r3, #4
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	f000 80a6 	beq.w	8001ba2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a56:	2300      	movs	r3, #0
 8001a58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a5a:	4b8b      	ldr	r3, [pc, #556]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d10d      	bne.n	8001a82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a66:	4b88      	ldr	r3, [pc, #544]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	4a87      	ldr	r2, [pc, #540]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a70:	61d3      	str	r3, [r2, #28]
 8001a72:	4b85      	ldr	r3, [pc, #532]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a82:	4b82      	ldr	r3, [pc, #520]	; (8001c8c <HAL_RCC_OscConfig+0x4c8>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d118      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a8e:	4b7f      	ldr	r3, [pc, #508]	; (8001c8c <HAL_RCC_OscConfig+0x4c8>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a7e      	ldr	r2, [pc, #504]	; (8001c8c <HAL_RCC_OscConfig+0x4c8>)
 8001a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a9a:	f7ff fba3 	bl	80011e4 <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aa2:	f7ff fb9f 	bl	80011e4 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b64      	cmp	r3, #100	; 0x64
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e103      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ab4:	4b75      	ldr	r3, [pc, #468]	; (8001c8c <HAL_RCC_OscConfig+0x4c8>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0f0      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d106      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x312>
 8001ac8:	4b6f      	ldr	r3, [pc, #444]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	4a6e      	ldr	r2, [pc, #440]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001ace:	f043 0301 	orr.w	r3, r3, #1
 8001ad2:	6213      	str	r3, [r2, #32]
 8001ad4:	e02d      	b.n	8001b32 <HAL_RCC_OscConfig+0x36e>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d10c      	bne.n	8001af8 <HAL_RCC_OscConfig+0x334>
 8001ade:	4b6a      	ldr	r3, [pc, #424]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	4a69      	ldr	r2, [pc, #420]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001ae4:	f023 0301 	bic.w	r3, r3, #1
 8001ae8:	6213      	str	r3, [r2, #32]
 8001aea:	4b67      	ldr	r3, [pc, #412]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001aec:	6a1b      	ldr	r3, [r3, #32]
 8001aee:	4a66      	ldr	r2, [pc, #408]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001af0:	f023 0304 	bic.w	r3, r3, #4
 8001af4:	6213      	str	r3, [r2, #32]
 8001af6:	e01c      	b.n	8001b32 <HAL_RCC_OscConfig+0x36e>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	2b05      	cmp	r3, #5
 8001afe:	d10c      	bne.n	8001b1a <HAL_RCC_OscConfig+0x356>
 8001b00:	4b61      	ldr	r3, [pc, #388]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	4a60      	ldr	r2, [pc, #384]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b06:	f043 0304 	orr.w	r3, r3, #4
 8001b0a:	6213      	str	r3, [r2, #32]
 8001b0c:	4b5e      	ldr	r3, [pc, #376]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b0e:	6a1b      	ldr	r3, [r3, #32]
 8001b10:	4a5d      	ldr	r2, [pc, #372]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	6213      	str	r3, [r2, #32]
 8001b18:	e00b      	b.n	8001b32 <HAL_RCC_OscConfig+0x36e>
 8001b1a:	4b5b      	ldr	r3, [pc, #364]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b1c:	6a1b      	ldr	r3, [r3, #32]
 8001b1e:	4a5a      	ldr	r2, [pc, #360]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b20:	f023 0301 	bic.w	r3, r3, #1
 8001b24:	6213      	str	r3, [r2, #32]
 8001b26:	4b58      	ldr	r3, [pc, #352]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	4a57      	ldr	r2, [pc, #348]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b2c:	f023 0304 	bic.w	r3, r3, #4
 8001b30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d015      	beq.n	8001b66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b3a:	f7ff fb53 	bl	80011e4 <HAL_GetTick>
 8001b3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b40:	e00a      	b.n	8001b58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b42:	f7ff fb4f 	bl	80011e4 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e0b1      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b58:	4b4b      	ldr	r3, [pc, #300]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b5a:	6a1b      	ldr	r3, [r3, #32]
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d0ee      	beq.n	8001b42 <HAL_RCC_OscConfig+0x37e>
 8001b64:	e014      	b.n	8001b90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b66:	f7ff fb3d 	bl	80011e4 <HAL_GetTick>
 8001b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b6c:	e00a      	b.n	8001b84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b6e:	f7ff fb39 	bl	80011e4 <HAL_GetTick>
 8001b72:	4602      	mov	r2, r0
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d901      	bls.n	8001b84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e09b      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b84:	4b40      	ldr	r3, [pc, #256]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1ee      	bne.n	8001b6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b90:	7dfb      	ldrb	r3, [r7, #23]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d105      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b96:	4b3c      	ldr	r3, [pc, #240]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	4a3b      	ldr	r2, [pc, #236]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001b9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ba0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 8087 	beq.w	8001cba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bac:	4b36      	ldr	r3, [pc, #216]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 030c 	and.w	r3, r3, #12
 8001bb4:	2b08      	cmp	r3, #8
 8001bb6:	d061      	beq.n	8001c7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	69db      	ldr	r3, [r3, #28]
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d146      	bne.n	8001c4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc0:	4b33      	ldr	r3, [pc, #204]	; (8001c90 <HAL_RCC_OscConfig+0x4cc>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc6:	f7ff fb0d 	bl	80011e4 <HAL_GetTick>
 8001bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bcc:	e008      	b.n	8001be0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bce:	f7ff fb09 	bl	80011e4 <HAL_GetTick>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d901      	bls.n	8001be0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e06d      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be0:	4b29      	ldr	r3, [pc, #164]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d1f0      	bne.n	8001bce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a1b      	ldr	r3, [r3, #32]
 8001bf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf4:	d108      	bne.n	8001c08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001bf6:	4b24      	ldr	r3, [pc, #144]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	4921      	ldr	r1, [pc, #132]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001c04:	4313      	orrs	r3, r2
 8001c06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c08:	4b1f      	ldr	r3, [pc, #124]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6a19      	ldr	r1, [r3, #32]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c18:	430b      	orrs	r3, r1
 8001c1a:	491b      	ldr	r1, [pc, #108]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001c1c:	4313      	orrs	r3, r2
 8001c1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c20:	4b1b      	ldr	r3, [pc, #108]	; (8001c90 <HAL_RCC_OscConfig+0x4cc>)
 8001c22:	2201      	movs	r2, #1
 8001c24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c26:	f7ff fadd 	bl	80011e4 <HAL_GetTick>
 8001c2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c2c:	e008      	b.n	8001c40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c2e:	f7ff fad9 	bl	80011e4 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e03d      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c40:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d0f0      	beq.n	8001c2e <HAL_RCC_OscConfig+0x46a>
 8001c4c:	e035      	b.n	8001cba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c4e:	4b10      	ldr	r3, [pc, #64]	; (8001c90 <HAL_RCC_OscConfig+0x4cc>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c54:	f7ff fac6 	bl	80011e4 <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c5c:	f7ff fac2 	bl	80011e4 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e026      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c6e:	4b06      	ldr	r3, [pc, #24]	; (8001c88 <HAL_RCC_OscConfig+0x4c4>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d1f0      	bne.n	8001c5c <HAL_RCC_OscConfig+0x498>
 8001c7a:	e01e      	b.n	8001cba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	69db      	ldr	r3, [r3, #28]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d107      	bne.n	8001c94 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e019      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40007000 	.word	0x40007000
 8001c90:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c94:	4b0b      	ldr	r3, [pc, #44]	; (8001cc4 <HAL_RCC_OscConfig+0x500>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d106      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d001      	beq.n	8001cba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3718      	adds	r7, #24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40021000 	.word	0x40021000

08001cc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d101      	bne.n	8001cdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e0d0      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cdc:	4b6a      	ldr	r3, [pc, #424]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0307 	and.w	r3, r3, #7
 8001ce4:	683a      	ldr	r2, [r7, #0]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d910      	bls.n	8001d0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cea:	4b67      	ldr	r3, [pc, #412]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f023 0207 	bic.w	r2, r3, #7
 8001cf2:	4965      	ldr	r1, [pc, #404]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cfa:	4b63      	ldr	r3, [pc, #396]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0307 	and.w	r3, r3, #7
 8001d02:	683a      	ldr	r2, [r7, #0]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d001      	beq.n	8001d0c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e0b8      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d020      	beq.n	8001d5a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0304 	and.w	r3, r3, #4
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d005      	beq.n	8001d30 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d24:	4b59      	ldr	r3, [pc, #356]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	4a58      	ldr	r2, [pc, #352]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d2a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d2e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0308 	and.w	r3, r3, #8
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d005      	beq.n	8001d48 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d3c:	4b53      	ldr	r3, [pc, #332]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	4a52      	ldr	r2, [pc, #328]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d42:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d46:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d48:	4b50      	ldr	r3, [pc, #320]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	494d      	ldr	r1, [pc, #308]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d56:	4313      	orrs	r3, r2
 8001d58:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d040      	beq.n	8001de8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d107      	bne.n	8001d7e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d6e:	4b47      	ldr	r3, [pc, #284]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d115      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e07f      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d107      	bne.n	8001d96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d86:	4b41      	ldr	r3, [pc, #260]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d109      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e073      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d96:	4b3d      	ldr	r3, [pc, #244]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0302 	and.w	r3, r3, #2
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e06b      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001da6:	4b39      	ldr	r3, [pc, #228]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f023 0203 	bic.w	r2, r3, #3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	4936      	ldr	r1, [pc, #216]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001db8:	f7ff fa14 	bl	80011e4 <HAL_GetTick>
 8001dbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dbe:	e00a      	b.n	8001dd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dc0:	f7ff fa10 	bl	80011e4 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e053      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dd6:	4b2d      	ldr	r3, [pc, #180]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f003 020c 	and.w	r2, r3, #12
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d1eb      	bne.n	8001dc0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001de8:	4b27      	ldr	r3, [pc, #156]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	683a      	ldr	r2, [r7, #0]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d210      	bcs.n	8001e18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001df6:	4b24      	ldr	r3, [pc, #144]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f023 0207 	bic.w	r2, r3, #7
 8001dfe:	4922      	ldr	r1, [pc, #136]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e06:	4b20      	ldr	r3, [pc, #128]	; (8001e88 <HAL_RCC_ClockConfig+0x1c0>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d001      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e032      	b.n	8001e7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d008      	beq.n	8001e36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e24:	4b19      	ldr	r3, [pc, #100]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	4916      	ldr	r1, [pc, #88]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d009      	beq.n	8001e56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e42:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	00db      	lsls	r3, r3, #3
 8001e50:	490e      	ldr	r1, [pc, #56]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e56:	f000 f821 	bl	8001e9c <HAL_RCC_GetSysClockFreq>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <HAL_RCC_ClockConfig+0x1c4>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	091b      	lsrs	r3, r3, #4
 8001e62:	f003 030f 	and.w	r3, r3, #15
 8001e66:	490a      	ldr	r1, [pc, #40]	; (8001e90 <HAL_RCC_ClockConfig+0x1c8>)
 8001e68:	5ccb      	ldrb	r3, [r1, r3]
 8001e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e6e:	4a09      	ldr	r2, [pc, #36]	; (8001e94 <HAL_RCC_ClockConfig+0x1cc>)
 8001e70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e72:	4b09      	ldr	r3, [pc, #36]	; (8001e98 <HAL_RCC_ClockConfig+0x1d0>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff f972 	bl	8001160 <HAL_InitTick>

  return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3710      	adds	r7, #16
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40022000 	.word	0x40022000
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	08005280 	.word	0x08005280
 8001e94:	20000018 	.word	0x20000018
 8001e98:	2000001c 	.word	0x2000001c

08001e9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e9c:	b490      	push	{r4, r7}
 8001e9e:	b08a      	sub	sp, #40	; 0x28
 8001ea0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ea2:	4b29      	ldr	r3, [pc, #164]	; (8001f48 <HAL_RCC_GetSysClockFreq+0xac>)
 8001ea4:	1d3c      	adds	r4, r7, #4
 8001ea6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ea8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001eac:	f240 2301 	movw	r3, #513	; 0x201
 8001eb0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61fb      	str	r3, [r7, #28]
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61bb      	str	r3, [r7, #24]
 8001eba:	2300      	movs	r3, #0
 8001ebc:	627b      	str	r3, [r7, #36]	; 0x24
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001ec6:	4b21      	ldr	r3, [pc, #132]	; (8001f4c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f003 030c 	and.w	r3, r3, #12
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d002      	beq.n	8001edc <HAL_RCC_GetSysClockFreq+0x40>
 8001ed6:	2b08      	cmp	r3, #8
 8001ed8:	d003      	beq.n	8001ee2 <HAL_RCC_GetSysClockFreq+0x46>
 8001eda:	e02b      	b.n	8001f34 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001edc:	4b1c      	ldr	r3, [pc, #112]	; (8001f50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ede:	623b      	str	r3, [r7, #32]
      break;
 8001ee0:	e02b      	b.n	8001f3a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	0c9b      	lsrs	r3, r3, #18
 8001ee6:	f003 030f 	and.w	r3, r3, #15
 8001eea:	3328      	adds	r3, #40	; 0x28
 8001eec:	443b      	add	r3, r7
 8001eee:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001ef2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d012      	beq.n	8001f24 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001efe:	4b13      	ldr	r3, [pc, #76]	; (8001f4c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	0c5b      	lsrs	r3, r3, #17
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	3328      	adds	r3, #40	; 0x28
 8001f0a:	443b      	add	r3, r7
 8001f0c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001f10:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	4a0e      	ldr	r2, [pc, #56]	; (8001f50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f16:	fb03 f202 	mul.w	r2, r3, r2
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f20:	627b      	str	r3, [r7, #36]	; 0x24
 8001f22:	e004      	b.n	8001f2e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	4a0b      	ldr	r2, [pc, #44]	; (8001f54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f28:	fb02 f303 	mul.w	r3, r2, r3
 8001f2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f30:	623b      	str	r3, [r7, #32]
      break;
 8001f32:	e002      	b.n	8001f3a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f34:	4b06      	ldr	r3, [pc, #24]	; (8001f50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001f36:	623b      	str	r3, [r7, #32]
      break;
 8001f38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f3a:	6a3b      	ldr	r3, [r7, #32]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3728      	adds	r7, #40	; 0x28
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc90      	pop	{r4, r7}
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	08005270 	.word	0x08005270
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	007a1200 	.word	0x007a1200
 8001f54:	003d0900 	.word	0x003d0900

08001f58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f5c:	4b02      	ldr	r3, [pc, #8]	; (8001f68 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr
 8001f68:	20000018 	.word	0x20000018

08001f6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f70:	f7ff fff2 	bl	8001f58 <HAL_RCC_GetHCLKFreq>
 8001f74:	4602      	mov	r2, r0
 8001f76:	4b05      	ldr	r3, [pc, #20]	; (8001f8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	0a1b      	lsrs	r3, r3, #8
 8001f7c:	f003 0307 	and.w	r3, r3, #7
 8001f80:	4903      	ldr	r1, [pc, #12]	; (8001f90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f82:	5ccb      	ldrb	r3, [r1, r3]
 8001f84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	08005290 	.word	0x08005290

08001f94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f98:	f7ff ffde 	bl	8001f58 <HAL_RCC_GetHCLKFreq>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	4b05      	ldr	r3, [pc, #20]	; (8001fb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	0adb      	lsrs	r3, r3, #11
 8001fa4:	f003 0307 	and.w	r3, r3, #7
 8001fa8:	4903      	ldr	r1, [pc, #12]	; (8001fb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001faa:	5ccb      	ldrb	r3, [r1, r3]
 8001fac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	08005290 	.word	0x08005290

08001fbc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fc4:	4b0a      	ldr	r3, [pc, #40]	; (8001ff0 <RCC_Delay+0x34>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a0a      	ldr	r2, [pc, #40]	; (8001ff4 <RCC_Delay+0x38>)
 8001fca:	fba2 2303 	umull	r2, r3, r2, r3
 8001fce:	0a5b      	lsrs	r3, r3, #9
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	fb02 f303 	mul.w	r3, r2, r3
 8001fd6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001fd8:	bf00      	nop
  }
  while (Delay --);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1e5a      	subs	r2, r3, #1
 8001fde:	60fa      	str	r2, [r7, #12]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d1f9      	bne.n	8001fd8 <RCC_Delay+0x1c>
}
 8001fe4:	bf00      	nop
 8001fe6:	bf00      	nop
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr
 8001ff0:	20000018 	.word	0x20000018
 8001ff4:	10624dd3 	.word	0x10624dd3

08001ff8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d101      	bne.n	800200a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e076      	b.n	80020f8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200e:	2b00      	cmp	r3, #0
 8002010:	d108      	bne.n	8002024 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800201a:	d009      	beq.n	8002030 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	61da      	str	r2, [r3, #28]
 8002022:	e005      	b.n	8002030 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800203c:	b2db      	uxtb	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d106      	bne.n	8002050 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7fe fd5c 	bl	8000b08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2202      	movs	r2, #2
 8002054:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002066:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002078:	431a      	orrs	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002082:	431a      	orrs	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	f003 0302 	and.w	r3, r3, #2
 800208c:	431a      	orrs	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	431a      	orrs	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020a0:	431a      	orrs	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80020aa:	431a      	orrs	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020b4:	ea42 0103 	orr.w	r1, r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020bc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	430a      	orrs	r2, r1
 80020c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	0c1a      	lsrs	r2, r3, #16
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f002 0204 	and.w	r2, r2, #4
 80020d6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	69da      	ldr	r2, [r3, #28]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020e6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2201      	movs	r2, #1
 80020f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3708      	adds	r7, #8
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}

08002100 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b088      	sub	sp, #32
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	603b      	str	r3, [r7, #0]
 800210c:	4613      	mov	r3, r2
 800210e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002110:	2300      	movs	r3, #0
 8002112:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800211a:	2b01      	cmp	r3, #1
 800211c:	d101      	bne.n	8002122 <HAL_SPI_Transmit+0x22>
 800211e:	2302      	movs	r3, #2
 8002120:	e126      	b.n	8002370 <HAL_SPI_Transmit+0x270>
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2201      	movs	r2, #1
 8002126:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800212a:	f7ff f85b 	bl	80011e4 <HAL_GetTick>
 800212e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002130:	88fb      	ldrh	r3, [r7, #6]
 8002132:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800213a:	b2db      	uxtb	r3, r3
 800213c:	2b01      	cmp	r3, #1
 800213e:	d002      	beq.n	8002146 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002140:	2302      	movs	r3, #2
 8002142:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002144:	e10b      	b.n	800235e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d002      	beq.n	8002152 <HAL_SPI_Transmit+0x52>
 800214c:	88fb      	ldrh	r3, [r7, #6]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d102      	bne.n	8002158 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002156:	e102      	b.n	800235e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2203      	movs	r2, #3
 800215c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2200      	movs	r2, #0
 8002164:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	68ba      	ldr	r2, [r7, #8]
 800216a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	88fa      	ldrh	r2, [r7, #6]
 8002170:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	88fa      	ldrh	r2, [r7, #6]
 8002176:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2200      	movs	r2, #0
 800217c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2200      	movs	r2, #0
 8002182:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2200      	movs	r2, #0
 8002188:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2200      	movs	r2, #0
 8002194:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800219e:	d10f      	bne.n	80021c0 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021ae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80021be:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ca:	2b40      	cmp	r3, #64	; 0x40
 80021cc:	d007      	beq.n	80021de <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021e6:	d14b      	bne.n	8002280 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d002      	beq.n	80021f6 <HAL_SPI_Transmit+0xf6>
 80021f0:	8afb      	ldrh	r3, [r7, #22]
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d13e      	bne.n	8002274 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fa:	881a      	ldrh	r2, [r3, #0]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	1c9a      	adds	r2, r3, #2
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002210:	b29b      	uxth	r3, r3
 8002212:	3b01      	subs	r3, #1
 8002214:	b29a      	uxth	r2, r3
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800221a:	e02b      	b.n	8002274 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b02      	cmp	r3, #2
 8002228:	d112      	bne.n	8002250 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	881a      	ldrh	r2, [r3, #0]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223a:	1c9a      	adds	r2, r3, #2
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002244:	b29b      	uxth	r3, r3
 8002246:	3b01      	subs	r3, #1
 8002248:	b29a      	uxth	r2, r3
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	86da      	strh	r2, [r3, #54]	; 0x36
 800224e:	e011      	b.n	8002274 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002250:	f7fe ffc8 	bl	80011e4 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	683a      	ldr	r2, [r7, #0]
 800225c:	429a      	cmp	r2, r3
 800225e:	d803      	bhi.n	8002268 <HAL_SPI_Transmit+0x168>
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002266:	d102      	bne.n	800226e <HAL_SPI_Transmit+0x16e>
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d102      	bne.n	8002274 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002272:	e074      	b.n	800235e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002278:	b29b      	uxth	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1ce      	bne.n	800221c <HAL_SPI_Transmit+0x11c>
 800227e:	e04c      	b.n	800231a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d002      	beq.n	800228e <HAL_SPI_Transmit+0x18e>
 8002288:	8afb      	ldrh	r3, [r7, #22]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d140      	bne.n	8002310 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	330c      	adds	r3, #12
 8002298:	7812      	ldrb	r2, [r2, #0]
 800229a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a0:	1c5a      	adds	r2, r3, #1
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	3b01      	subs	r3, #1
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80022b4:	e02c      	b.n	8002310 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f003 0302 	and.w	r3, r3, #2
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d113      	bne.n	80022ec <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	330c      	adds	r3, #12
 80022ce:	7812      	ldrb	r2, [r2, #0]
 80022d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	1c5a      	adds	r2, r3, #1
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	3b01      	subs	r3, #1
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	86da      	strh	r2, [r3, #54]	; 0x36
 80022ea:	e011      	b.n	8002310 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80022ec:	f7fe ff7a 	bl	80011e4 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	683a      	ldr	r2, [r7, #0]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d803      	bhi.n	8002304 <HAL_SPI_Transmit+0x204>
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002302:	d102      	bne.n	800230a <HAL_SPI_Transmit+0x20a>
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d102      	bne.n	8002310 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800230e:	e026      	b.n	800235e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002314:	b29b      	uxth	r3, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1cd      	bne.n	80022b6 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	6839      	ldr	r1, [r7, #0]
 800231e:	68f8      	ldr	r0, [r7, #12]
 8002320:	f000 f8b2 	bl	8002488 <SPI_EndRxTxTransaction>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d002      	beq.n	8002330 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2220      	movs	r2, #32
 800232e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d10a      	bne.n	800234e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002338:	2300      	movs	r3, #0
 800233a:	613b      	str	r3, [r7, #16]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	613b      	str	r3, [r7, #16]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002352:	2b00      	cmp	r3, #0
 8002354:	d002      	beq.n	800235c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	77fb      	strb	r3, [r7, #31]
 800235a:	e000      	b.n	800235e <HAL_SPI_Transmit+0x25e>
  }

error:
 800235c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2201      	movs	r2, #1
 8002362:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800236e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3720      	adds	r7, #32
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	603b      	str	r3, [r7, #0]
 8002384:	4613      	mov	r3, r2
 8002386:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002388:	f7fe ff2c 	bl	80011e4 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002390:	1a9b      	subs	r3, r3, r2
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	4413      	add	r3, r2
 8002396:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002398:	f7fe ff24 	bl	80011e4 <HAL_GetTick>
 800239c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800239e:	4b39      	ldr	r3, [pc, #228]	; (8002484 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	015b      	lsls	r3, r3, #5
 80023a4:	0d1b      	lsrs	r3, r3, #20
 80023a6:	69fa      	ldr	r2, [r7, #28]
 80023a8:	fb02 f303 	mul.w	r3, r2, r3
 80023ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80023ae:	e054      	b.n	800245a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023b6:	d050      	beq.n	800245a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80023b8:	f7fe ff14 	bl	80011e4 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	69bb      	ldr	r3, [r7, #24]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	69fa      	ldr	r2, [r7, #28]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d902      	bls.n	80023ce <SPI_WaitFlagStateUntilTimeout+0x56>
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d13d      	bne.n	800244a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	685a      	ldr	r2, [r3, #4]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80023dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023e6:	d111      	bne.n	800240c <SPI_WaitFlagStateUntilTimeout+0x94>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023f0:	d004      	beq.n	80023fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023fa:	d107      	bne.n	800240c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800240a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002410:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002414:	d10f      	bne.n	8002436 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002434:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e017      	b.n	800247a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d101      	bne.n	8002454 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002450:	2300      	movs	r3, #0
 8002452:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	3b01      	subs	r3, #1
 8002458:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	4013      	ands	r3, r2
 8002464:	68ba      	ldr	r2, [r7, #8]
 8002466:	429a      	cmp	r2, r3
 8002468:	bf0c      	ite	eq
 800246a:	2301      	moveq	r3, #1
 800246c:	2300      	movne	r3, #0
 800246e:	b2db      	uxtb	r3, r3
 8002470:	461a      	mov	r2, r3
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	429a      	cmp	r2, r3
 8002476:	d19b      	bne.n	80023b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3720      	adds	r7, #32
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20000018 	.word	0x20000018

08002488 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af02      	add	r7, sp, #8
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	2200      	movs	r2, #0
 800249c:	2180      	movs	r1, #128	; 0x80
 800249e:	68f8      	ldr	r0, [r7, #12]
 80024a0:	f7ff ff6a 	bl	8002378 <SPI_WaitFlagStateUntilTimeout>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d007      	beq.n	80024ba <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ae:	f043 0220 	orr.w	r2, r3, #32
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e000      	b.n	80024bc <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3710      	adds	r7, #16
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e041      	b.n	800255a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d106      	bne.n	80024f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7fe fb4a 	bl	8000b84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	3304      	adds	r3, #4
 8002500:	4619      	mov	r1, r3
 8002502:	4610      	mov	r0, r2
 8002504:	f000 fa70 	bl	80029e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
	...

08002564 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b01      	cmp	r3, #1
 8002576:	d001      	beq.n	800257c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e03a      	b.n	80025f2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2202      	movs	r2, #2
 8002580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	68da      	ldr	r2, [r3, #12]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 0201 	orr.w	r2, r2, #1
 8002592:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a18      	ldr	r2, [pc, #96]	; (80025fc <HAL_TIM_Base_Start_IT+0x98>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d00e      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x58>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025a6:	d009      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x58>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a14      	ldr	r2, [pc, #80]	; (8002600 <HAL_TIM_Base_Start_IT+0x9c>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d004      	beq.n	80025bc <HAL_TIM_Base_Start_IT+0x58>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a13      	ldr	r2, [pc, #76]	; (8002604 <HAL_TIM_Base_Start_IT+0xa0>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d111      	bne.n	80025e0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2b06      	cmp	r3, #6
 80025cc:	d010      	beq.n	80025f0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f042 0201 	orr.w	r2, r2, #1
 80025dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025de:	e007      	b.n	80025f0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f042 0201 	orr.w	r2, r2, #1
 80025ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3714      	adds	r7, #20
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr
 80025fc:	40012c00 	.word	0x40012c00
 8002600:	40000400 	.word	0x40000400
 8002604:	40000800 	.word	0x40000800

08002608 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b02      	cmp	r3, #2
 800261c:	d122      	bne.n	8002664 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b02      	cmp	r3, #2
 800262a:	d11b      	bne.n	8002664 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f06f 0202 	mvn.w	r2, #2
 8002634:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2201      	movs	r2, #1
 800263a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	699b      	ldr	r3, [r3, #24]
 8002642:	f003 0303 	and.w	r3, r3, #3
 8002646:	2b00      	cmp	r3, #0
 8002648:	d003      	beq.n	8002652 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f9b1 	bl	80029b2 <HAL_TIM_IC_CaptureCallback>
 8002650:	e005      	b.n	800265e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f000 f9a4 	bl	80029a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f000 f9b3 	bl	80029c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	f003 0304 	and.w	r3, r3, #4
 800266e:	2b04      	cmp	r3, #4
 8002670:	d122      	bne.n	80026b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	f003 0304 	and.w	r3, r3, #4
 800267c:	2b04      	cmp	r3, #4
 800267e:	d11b      	bne.n	80026b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f06f 0204 	mvn.w	r2, #4
 8002688:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2202      	movs	r2, #2
 800268e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800269a:	2b00      	cmp	r3, #0
 800269c:	d003      	beq.n	80026a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 f987 	bl	80029b2 <HAL_TIM_IC_CaptureCallback>
 80026a4:	e005      	b.n	80026b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f97a 	bl	80029a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f000 f989 	bl	80029c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	f003 0308 	and.w	r3, r3, #8
 80026c2:	2b08      	cmp	r3, #8
 80026c4:	d122      	bne.n	800270c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	f003 0308 	and.w	r3, r3, #8
 80026d0:	2b08      	cmp	r3, #8
 80026d2:	d11b      	bne.n	800270c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f06f 0208 	mvn.w	r2, #8
 80026dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2204      	movs	r2, #4
 80026e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	f003 0303 	and.w	r3, r3, #3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d003      	beq.n	80026fa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f000 f95d 	bl	80029b2 <HAL_TIM_IC_CaptureCallback>
 80026f8:	e005      	b.n	8002706 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f950 	bl	80029a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 f95f 	bl	80029c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	f003 0310 	and.w	r3, r3, #16
 8002716:	2b10      	cmp	r3, #16
 8002718:	d122      	bne.n	8002760 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	f003 0310 	and.w	r3, r3, #16
 8002724:	2b10      	cmp	r3, #16
 8002726:	d11b      	bne.n	8002760 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f06f 0210 	mvn.w	r2, #16
 8002730:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2208      	movs	r2, #8
 8002736:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	69db      	ldr	r3, [r3, #28]
 800273e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002742:	2b00      	cmp	r3, #0
 8002744:	d003      	beq.n	800274e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 f933 	bl	80029b2 <HAL_TIM_IC_CaptureCallback>
 800274c:	e005      	b.n	800275a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f000 f926 	bl	80029a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f000 f935 	bl	80029c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	2b01      	cmp	r3, #1
 800276c:	d10e      	bne.n	800278c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	f003 0301 	and.w	r3, r3, #1
 8002778:	2b01      	cmp	r3, #1
 800277a:	d107      	bne.n	800278c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f06f 0201 	mvn.w	r2, #1
 8002784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7fe f95e 	bl	8000a48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002796:	2b80      	cmp	r3, #128	; 0x80
 8002798:	d10e      	bne.n	80027b8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027a4:	2b80      	cmp	r3, #128	; 0x80
 80027a6:	d107      	bne.n	80027b8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 fa77 	bl	8002ca6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027c2:	2b40      	cmp	r3, #64	; 0x40
 80027c4:	d10e      	bne.n	80027e4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027d0:	2b40      	cmp	r3, #64	; 0x40
 80027d2:	d107      	bne.n	80027e4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f8f9 	bl	80029d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	691b      	ldr	r3, [r3, #16]
 80027ea:	f003 0320 	and.w	r3, r3, #32
 80027ee:	2b20      	cmp	r3, #32
 80027f0:	d10e      	bne.n	8002810 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	f003 0320 	and.w	r3, r3, #32
 80027fc:	2b20      	cmp	r3, #32
 80027fe:	d107      	bne.n	8002810 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f06f 0220 	mvn.w	r2, #32
 8002808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f000 fa42 	bl	8002c94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002810:	bf00      	nop
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002828:	2b01      	cmp	r3, #1
 800282a:	d101      	bne.n	8002830 <HAL_TIM_ConfigClockSource+0x18>
 800282c:	2302      	movs	r3, #2
 800282e:	e0b3      	b.n	8002998 <HAL_TIM_ConfigClockSource+0x180>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2202      	movs	r2, #2
 800283c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800284e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002856:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	68fa      	ldr	r2, [r7, #12]
 800285e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002868:	d03e      	beq.n	80028e8 <HAL_TIM_ConfigClockSource+0xd0>
 800286a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800286e:	f200 8087 	bhi.w	8002980 <HAL_TIM_ConfigClockSource+0x168>
 8002872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002876:	f000 8085 	beq.w	8002984 <HAL_TIM_ConfigClockSource+0x16c>
 800287a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800287e:	d87f      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x168>
 8002880:	2b70      	cmp	r3, #112	; 0x70
 8002882:	d01a      	beq.n	80028ba <HAL_TIM_ConfigClockSource+0xa2>
 8002884:	2b70      	cmp	r3, #112	; 0x70
 8002886:	d87b      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x168>
 8002888:	2b60      	cmp	r3, #96	; 0x60
 800288a:	d050      	beq.n	800292e <HAL_TIM_ConfigClockSource+0x116>
 800288c:	2b60      	cmp	r3, #96	; 0x60
 800288e:	d877      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x168>
 8002890:	2b50      	cmp	r3, #80	; 0x50
 8002892:	d03c      	beq.n	800290e <HAL_TIM_ConfigClockSource+0xf6>
 8002894:	2b50      	cmp	r3, #80	; 0x50
 8002896:	d873      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x168>
 8002898:	2b40      	cmp	r3, #64	; 0x40
 800289a:	d058      	beq.n	800294e <HAL_TIM_ConfigClockSource+0x136>
 800289c:	2b40      	cmp	r3, #64	; 0x40
 800289e:	d86f      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x168>
 80028a0:	2b30      	cmp	r3, #48	; 0x30
 80028a2:	d064      	beq.n	800296e <HAL_TIM_ConfigClockSource+0x156>
 80028a4:	2b30      	cmp	r3, #48	; 0x30
 80028a6:	d86b      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x168>
 80028a8:	2b20      	cmp	r3, #32
 80028aa:	d060      	beq.n	800296e <HAL_TIM_ConfigClockSource+0x156>
 80028ac:	2b20      	cmp	r3, #32
 80028ae:	d867      	bhi.n	8002980 <HAL_TIM_ConfigClockSource+0x168>
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d05c      	beq.n	800296e <HAL_TIM_ConfigClockSource+0x156>
 80028b4:	2b10      	cmp	r3, #16
 80028b6:	d05a      	beq.n	800296e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80028b8:	e062      	b.n	8002980 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6818      	ldr	r0, [r3, #0]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	6899      	ldr	r1, [r3, #8]
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	685a      	ldr	r2, [r3, #4]
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	f000 f966 	bl	8002b9a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028dc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	609a      	str	r2, [r3, #8]
      break;
 80028e6:	e04e      	b.n	8002986 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6818      	ldr	r0, [r3, #0]
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	6899      	ldr	r1, [r3, #8]
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	f000 f94f 	bl	8002b9a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800290a:	609a      	str	r2, [r3, #8]
      break;
 800290c:	e03b      	b.n	8002986 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6818      	ldr	r0, [r3, #0]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	6859      	ldr	r1, [r3, #4]
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	461a      	mov	r2, r3
 800291c:	f000 f8c6 	bl	8002aac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2150      	movs	r1, #80	; 0x50
 8002926:	4618      	mov	r0, r3
 8002928:	f000 f91d 	bl	8002b66 <TIM_ITRx_SetConfig>
      break;
 800292c:	e02b      	b.n	8002986 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6818      	ldr	r0, [r3, #0]
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	6859      	ldr	r1, [r3, #4]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	461a      	mov	r2, r3
 800293c:	f000 f8e4 	bl	8002b08 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2160      	movs	r1, #96	; 0x60
 8002946:	4618      	mov	r0, r3
 8002948:	f000 f90d 	bl	8002b66 <TIM_ITRx_SetConfig>
      break;
 800294c:	e01b      	b.n	8002986 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6818      	ldr	r0, [r3, #0]
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	6859      	ldr	r1, [r3, #4]
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	461a      	mov	r2, r3
 800295c:	f000 f8a6 	bl	8002aac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2140      	movs	r1, #64	; 0x40
 8002966:	4618      	mov	r0, r3
 8002968:	f000 f8fd 	bl	8002b66 <TIM_ITRx_SetConfig>
      break;
 800296c:	e00b      	b.n	8002986 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4619      	mov	r1, r3
 8002978:	4610      	mov	r0, r2
 800297a:	f000 f8f4 	bl	8002b66 <TIM_ITRx_SetConfig>
        break;
 800297e:	e002      	b.n	8002986 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002980:	bf00      	nop
 8002982:	e000      	b.n	8002986 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002984:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc80      	pop	{r7}
 80029b0:	4770      	bx	lr

080029b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029b2:	b480      	push	{r7}
 80029b4:	b083      	sub	sp, #12
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr

080029c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bc80      	pop	{r7}
 80029d4:	4770      	bx	lr

080029d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029d6:	b480      	push	{r7}
 80029d8:	b083      	sub	sp, #12
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029de:	bf00      	nop
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr

080029e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b085      	sub	sp, #20
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4a29      	ldr	r2, [pc, #164]	; (8002aa0 <TIM_Base_SetConfig+0xb8>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d00b      	beq.n	8002a18 <TIM_Base_SetConfig+0x30>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a06:	d007      	beq.n	8002a18 <TIM_Base_SetConfig+0x30>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a26      	ldr	r2, [pc, #152]	; (8002aa4 <TIM_Base_SetConfig+0xbc>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d003      	beq.n	8002a18 <TIM_Base_SetConfig+0x30>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a25      	ldr	r2, [pc, #148]	; (8002aa8 <TIM_Base_SetConfig+0xc0>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d108      	bne.n	8002a2a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a1c      	ldr	r2, [pc, #112]	; (8002aa0 <TIM_Base_SetConfig+0xb8>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d00b      	beq.n	8002a4a <TIM_Base_SetConfig+0x62>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a38:	d007      	beq.n	8002a4a <TIM_Base_SetConfig+0x62>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a19      	ldr	r2, [pc, #100]	; (8002aa4 <TIM_Base_SetConfig+0xbc>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d003      	beq.n	8002a4a <TIM_Base_SetConfig+0x62>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a18      	ldr	r2, [pc, #96]	; (8002aa8 <TIM_Base_SetConfig+0xc0>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d108      	bne.n	8002a5c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a07      	ldr	r2, [pc, #28]	; (8002aa0 <TIM_Base_SetConfig+0xb8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d103      	bne.n	8002a90 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	691a      	ldr	r2, [r3, #16]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	615a      	str	r2, [r3, #20]
}
 8002a96:	bf00      	nop
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr
 8002aa0:	40012c00 	.word	0x40012c00
 8002aa4:	40000400 	.word	0x40000400
 8002aa8:	40000800 	.word	0x40000800

08002aac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b087      	sub	sp, #28
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6a1b      	ldr	r3, [r3, #32]
 8002abc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	f023 0201 	bic.w	r2, r3, #1
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ad6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	011b      	lsls	r3, r3, #4
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	f023 030a 	bic.w	r3, r3, #10
 8002ae8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	697a      	ldr	r2, [r7, #20]
 8002afc:	621a      	str	r2, [r3, #32]
}
 8002afe:	bf00      	nop
 8002b00:	371c      	adds	r7, #28
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bc80      	pop	{r7}
 8002b06:	4770      	bx	lr

08002b08 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b087      	sub	sp, #28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	60b9      	str	r1, [r7, #8]
 8002b12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6a1b      	ldr	r3, [r3, #32]
 8002b18:	f023 0210 	bic.w	r2, r3, #16
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6a1b      	ldr	r3, [r3, #32]
 8002b2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	031b      	lsls	r3, r3, #12
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b44:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	011b      	lsls	r3, r3, #4
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	697a      	ldr	r2, [r7, #20]
 8002b54:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	621a      	str	r2, [r3, #32]
}
 8002b5c:	bf00      	nop
 8002b5e:	371c      	adds	r7, #28
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr

08002b66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b085      	sub	sp, #20
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
 8002b6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b7e:	683a      	ldr	r2, [r7, #0]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	f043 0307 	orr.w	r3, r3, #7
 8002b88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	609a      	str	r2, [r3, #8]
}
 8002b90:	bf00      	nop
 8002b92:	3714      	adds	r7, #20
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bc80      	pop	{r7}
 8002b98:	4770      	bx	lr

08002b9a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b087      	sub	sp, #28
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	60f8      	str	r0, [r7, #12]
 8002ba2:	60b9      	str	r1, [r7, #8]
 8002ba4:	607a      	str	r2, [r7, #4]
 8002ba6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bb4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	021a      	lsls	r2, r3, #8
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	431a      	orrs	r2, r3
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	697a      	ldr	r2, [r7, #20]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	609a      	str	r2, [r3, #8]
}
 8002bce:	bf00      	nop
 8002bd0:	371c      	adds	r7, #28
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr

08002bd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b085      	sub	sp, #20
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d101      	bne.n	8002bf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bec:	2302      	movs	r3, #2
 8002bee:	e046      	b.n	8002c7e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a16      	ldr	r2, [pc, #88]	; (8002c88 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d00e      	beq.n	8002c52 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c3c:	d009      	beq.n	8002c52 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a12      	ldr	r2, [pc, #72]	; (8002c8c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d004      	beq.n	8002c52 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a10      	ldr	r2, [pc, #64]	; (8002c90 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d10c      	bne.n	8002c6c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68ba      	ldr	r2, [r7, #8]
 8002c6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3714      	adds	r7, #20
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bc80      	pop	{r7}
 8002c86:	4770      	bx	lr
 8002c88:	40012c00 	.word	0x40012c00
 8002c8c:	40000400 	.word	0x40000400
 8002c90:	40000800 	.word	0x40000800

08002c94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c9c:	bf00      	nop
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bc80      	pop	{r7}
 8002ca4:	4770      	bx	lr

08002ca6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b083      	sub	sp, #12
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cae:	bf00      	nop
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bc80      	pop	{r7}
 8002cb6:	4770      	bx	lr

08002cb8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d101      	bne.n	8002cca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e03f      	b.n	8002d4a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d106      	bne.n	8002ce4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f7fd ff6c 	bl	8000bbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2224      	movs	r2, #36	; 0x24
 8002ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002cfa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f000 f905 	bl	8002f0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	691a      	ldr	r2, [r3, #16]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	695a      	ldr	r2, [r3, #20]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68da      	ldr	r2, [r3, #12]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2220      	movs	r2, #32
 8002d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2220      	movs	r2, #32
 8002d44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b08a      	sub	sp, #40	; 0x28
 8002d56:	af02      	add	r7, sp, #8
 8002d58:	60f8      	str	r0, [r7, #12]
 8002d5a:	60b9      	str	r1, [r7, #8]
 8002d5c:	603b      	str	r3, [r7, #0]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d62:	2300      	movs	r3, #0
 8002d64:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	2b20      	cmp	r3, #32
 8002d70:	d17c      	bne.n	8002e6c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d002      	beq.n	8002d7e <HAL_UART_Transmit+0x2c>
 8002d78:	88fb      	ldrh	r3, [r7, #6]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e075      	b.n	8002e6e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d101      	bne.n	8002d90 <HAL_UART_Transmit+0x3e>
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	e06e      	b.n	8002e6e <HAL_UART_Transmit+0x11c>
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2201      	movs	r2, #1
 8002d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2221      	movs	r2, #33	; 0x21
 8002da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002da6:	f7fe fa1d 	bl	80011e4 <HAL_GetTick>
 8002daa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	88fa      	ldrh	r2, [r7, #6]
 8002db0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	88fa      	ldrh	r2, [r7, #6]
 8002db6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dc0:	d108      	bne.n	8002dd4 <HAL_UART_Transmit+0x82>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d104      	bne.n	8002dd4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	61bb      	str	r3, [r7, #24]
 8002dd2:	e003      	b.n	8002ddc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2200      	movs	r2, #0
 8002de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002de4:	e02a      	b.n	8002e3c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	9300      	str	r3, [sp, #0]
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	2200      	movs	r2, #0
 8002dee:	2180      	movs	r1, #128	; 0x80
 8002df0:	68f8      	ldr	r0, [r7, #12]
 8002df2:	f000 f840 	bl	8002e76 <UART_WaitOnFlagUntilTimeout>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	e036      	b.n	8002e6e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10b      	bne.n	8002e1e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	881b      	ldrh	r3, [r3, #0]
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e14:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	3302      	adds	r3, #2
 8002e1a:	61bb      	str	r3, [r7, #24]
 8002e1c:	e007      	b.n	8002e2e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	781a      	ldrb	r2, [r3, #0]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	3b01      	subs	r3, #1
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1cf      	bne.n	8002de6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	9300      	str	r3, [sp, #0]
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	2140      	movs	r1, #64	; 0x40
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f000 f810 	bl	8002e76 <UART_WaitOnFlagUntilTimeout>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e006      	b.n	8002e6e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2220      	movs	r2, #32
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	e000      	b.n	8002e6e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002e6c:	2302      	movs	r3, #2
  }
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3720      	adds	r7, #32
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b084      	sub	sp, #16
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	60f8      	str	r0, [r7, #12]
 8002e7e:	60b9      	str	r1, [r7, #8]
 8002e80:	603b      	str	r3, [r7, #0]
 8002e82:	4613      	mov	r3, r2
 8002e84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e86:	e02c      	b.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e8e:	d028      	beq.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d007      	beq.n	8002ea6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e96:	f7fe f9a5 	bl	80011e4 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d21d      	bcs.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	68da      	ldr	r2, [r3, #12]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002eb4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	695a      	ldr	r2, [r3, #20]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0201 	bic.w	r2, r2, #1
 8002ec4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e00f      	b.n	8002f02 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	4013      	ands	r3, r2
 8002eec:	68ba      	ldr	r2, [r7, #8]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	bf0c      	ite	eq
 8002ef2:	2301      	moveq	r3, #1
 8002ef4:	2300      	movne	r3, #0
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	461a      	mov	r2, r3
 8002efa:	79fb      	ldrb	r3, [r7, #7]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d0c3      	beq.n	8002e88 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
	...

08002f0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	691b      	ldr	r3, [r3, #16]
 8002f1a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68da      	ldr	r2, [r3, #12]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689a      	ldr	r2, [r3, #8]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	691b      	ldr	r3, [r3, #16]
 8002f32:	431a      	orrs	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	695b      	ldr	r3, [r3, #20]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002f46:	f023 030c 	bic.w	r3, r3, #12
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	6812      	ldr	r2, [r2, #0]
 8002f4e:	68b9      	ldr	r1, [r7, #8]
 8002f50:	430b      	orrs	r3, r1
 8002f52:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	699a      	ldr	r2, [r3, #24]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a2c      	ldr	r2, [pc, #176]	; (8003020 <UART_SetConfig+0x114>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d103      	bne.n	8002f7c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002f74:	f7ff f80e 	bl	8001f94 <HAL_RCC_GetPCLK2Freq>
 8002f78:	60f8      	str	r0, [r7, #12]
 8002f7a:	e002      	b.n	8002f82 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002f7c:	f7fe fff6 	bl	8001f6c <HAL_RCC_GetPCLK1Freq>
 8002f80:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	4613      	mov	r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	4413      	add	r3, r2
 8002f8a:	009a      	lsls	r2, r3, #2
 8002f8c:	441a      	add	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f98:	4a22      	ldr	r2, [pc, #136]	; (8003024 <UART_SetConfig+0x118>)
 8002f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9e:	095b      	lsrs	r3, r3, #5
 8002fa0:	0119      	lsls	r1, r3, #4
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	4413      	add	r3, r2
 8002faa:	009a      	lsls	r2, r3, #2
 8002fac:	441a      	add	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fb8:	4b1a      	ldr	r3, [pc, #104]	; (8003024 <UART_SetConfig+0x118>)
 8002fba:	fba3 0302 	umull	r0, r3, r3, r2
 8002fbe:	095b      	lsrs	r3, r3, #5
 8002fc0:	2064      	movs	r0, #100	; 0x64
 8002fc2:	fb00 f303 	mul.w	r3, r0, r3
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	011b      	lsls	r3, r3, #4
 8002fca:	3332      	adds	r3, #50	; 0x32
 8002fcc:	4a15      	ldr	r2, [pc, #84]	; (8003024 <UART_SetConfig+0x118>)
 8002fce:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd2:	095b      	lsrs	r3, r3, #5
 8002fd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fd8:	4419      	add	r1, r3
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4413      	add	r3, r2
 8002fe2:	009a      	lsls	r2, r3, #2
 8002fe4:	441a      	add	r2, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ff0:	4b0c      	ldr	r3, [pc, #48]	; (8003024 <UART_SetConfig+0x118>)
 8002ff2:	fba3 0302 	umull	r0, r3, r3, r2
 8002ff6:	095b      	lsrs	r3, r3, #5
 8002ff8:	2064      	movs	r0, #100	; 0x64
 8002ffa:	fb00 f303 	mul.w	r3, r0, r3
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	011b      	lsls	r3, r3, #4
 8003002:	3332      	adds	r3, #50	; 0x32
 8003004:	4a07      	ldr	r2, [pc, #28]	; (8003024 <UART_SetConfig+0x118>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	095b      	lsrs	r3, r3, #5
 800300c:	f003 020f 	and.w	r2, r3, #15
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	440a      	add	r2, r1
 8003016:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003018:	bf00      	nop
 800301a:	3710      	adds	r7, #16
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	40013800 	.word	0x40013800
 8003024:	51eb851f 	.word	0x51eb851f

08003028 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	7c1b      	ldrb	r3, [r3, #16]
 8003036:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800303e:	461a      	mov	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	fb02 f303 	mul.w	r3, r2, r3
 8003046:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	00db      	lsls	r3, r3, #3
 800304c:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	2100      	movs	r1, #0
 8003056:	4618      	mov	r0, r3
 8003058:	f001 fc3c 	bl	80048d4 <memset>
}
 800305c:	bf00      	nop
 800305e:	3710      	adds	r7, #16
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af02      	add	r7, sp, #8
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	460b      	mov	r3, r1
 800306e:	70fb      	strb	r3, [r7, #3]
 8003070:	4613      	mov	r3, r2
 8003072:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	7c1b      	ldrb	r3, [r3, #16]
 800307a:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 800307c:	78fb      	ldrb	r3, [r7, #3]
 800307e:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003084:	60bb      	str	r3, [r7, #8]
  offset *= w;
 8003086:	7bfb      	ldrb	r3, [r7, #15]
 8003088:	b29b      	uxth	r3, r3
 800308a:	89ba      	ldrh	r2, [r7, #12]
 800308c:	fb02 f303 	mul.w	r3, r2, r3
 8003090:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 8003092:	89bb      	ldrh	r3, [r7, #12]
 8003094:	00db      	lsls	r3, r3, #3
 8003096:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 8003098:	89bb      	ldrh	r3, [r7, #12]
 800309a:	68ba      	ldr	r2, [r7, #8]
 800309c:	4413      	add	r3, r2
 800309e:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 80030a0:	7bf9      	ldrb	r1, [r7, #15]
 80030a2:	78ba      	ldrb	r2, [r7, #2]
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	460b      	mov	r3, r1
 80030aa:	2100      	movs	r1, #0
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f001 fb19 	bl	80046e4 <u8x8_DrawTile>
}
 80030b2:	bf00      	nop
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}

080030ba <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b084      	sub	sp, #16
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 80030c2:	2300      	movs	r3, #0
 80030c4:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030cc:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80030d4:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	7c5b      	ldrb	r3, [r3, #17]
 80030dc:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 80030de:	7bba      	ldrb	r2, [r7, #14]
 80030e0:	7bfb      	ldrb	r3, [r7, #15]
 80030e2:	4619      	mov	r1, r3
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f7ff ffbd 	bl	8003064 <u8g2_send_tile_row>
    src_row++;
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
 80030ec:	3301      	adds	r3, #1
 80030ee:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 80030f0:	7bbb      	ldrb	r3, [r7, #14]
 80030f2:	3301      	adds	r3, #1
 80030f4:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 80030f6:	7bfa      	ldrb	r2, [r7, #15]
 80030f8:	7b7b      	ldrb	r3, [r7, #13]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d203      	bcs.n	8003106 <u8g2_send_buffer+0x4c>
 80030fe:	7bba      	ldrb	r2, [r7, #14]
 8003100:	7b3b      	ldrb	r3, [r7, #12]
 8003102:	429a      	cmp	r2, r3
 8003104:	d3eb      	bcc.n	80030de <u8g2_send_buffer+0x24>
}
 8003106:	bf00      	nop
 8003108:	3710      	adds	r7, #16
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <u8g2_SetBufferCurrTileRow>:
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
}

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b082      	sub	sp, #8
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
 8003116:	460b      	mov	r3, r1
 8003118:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	78fa      	ldrb	r2, [r7, #3]
 800311e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  u8g2->cb->update_dimension(u8g2);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	4798      	blx	r3
}
 8003136:	bf00      	nop
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b082      	sub	sp, #8
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 800314c:	2b00      	cmp	r3, #0
 800314e:	d002      	beq.n	8003156 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f7ff ff69 	bl	8003028 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8003156:	2100      	movs	r1, #0
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f7ff ffd8 	bl	800310e <u8g2_SetBufferCurrTileRow>
}
 800315e:	bf00      	nop
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b084      	sub	sp, #16
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7ff ffa3 	bl	80030ba <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800317a:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8003182:	7bfb      	ldrb	r3, [r7, #15]
 8003184:	4413      	add	r3, r2
 8003186:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	7c5b      	ldrb	r3, [r3, #17]
 800318e:	7bfa      	ldrb	r2, [r7, #15]
 8003190:	429a      	cmp	r2, r3
 8003192:	d304      	bcc.n	800319e <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f001 faf6 	bl	8004786 <u8x8_RefreshDisplay>
    return 0;
 800319a:	2300      	movs	r3, #0
 800319c:	e00d      	b.n	80031ba <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f7ff ff3d 	bl	8003028 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
 80031b0:	4619      	mov	r1, r3
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f7ff ffab 	bl	800310e <u8g2_SetBufferCurrTileRow>
  return 1;
 80031b8:	2301      	movs	r3, #1
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
	...

080031c4 <u8g2_m_16_8_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_8_f(uint8_t *page_cnt)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 8;
  return 0;
  #else
  static uint8_t buf[1024];
  *page_cnt = 8;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2208      	movs	r2, #8
 80031d0:	701a      	strb	r2, [r3, #0]
  return buf;
 80031d2:	4b03      	ldr	r3, [pc, #12]	; (80031e0 <u8g2_m_16_8_f+0x1c>)
  #endif
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	200002e0 	.word	0x200002e0

080031e4 <u8g2_Setup_ssd1306_128x64_noname_f>:
  buf = u8g2_m_16_8_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1306 f */
void u8g2_Setup_ssd1306_128x64_noname_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b088      	sub	sp, #32
 80031e8:	af02      	add	r7, sp, #8
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	607a      	str	r2, [r7, #4]
 80031f0:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1306_128x64_noname, u8x8_cad_001, byte_cb, gpio_and_delay_cb);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	9300      	str	r3, [sp, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a0b      	ldr	r2, [pc, #44]	; (8003228 <u8g2_Setup_ssd1306_128x64_noname_f+0x44>)
 80031fa:	490c      	ldr	r1, [pc, #48]	; (800322c <u8g2_Setup_ssd1306_128x64_noname_f+0x48>)
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f001 fb21 	bl	8004844 <u8x8_Setup>
  buf = u8g2_m_16_8_f(&tile_buf_height);
 8003202:	f107 0313 	add.w	r3, r7, #19
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff ffdc 	bl	80031c4 <u8g2_m_16_8_f>
 800320c:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 800320e:	7cfa      	ldrb	r2, [r7, #19]
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	4b06      	ldr	r3, [pc, #24]	; (8003230 <u8g2_Setup_ssd1306_128x64_noname_f+0x4c>)
 8003216:	6979      	ldr	r1, [r7, #20]
 8003218:	68f8      	ldr	r0, [r7, #12]
 800321a:	f000 feac 	bl	8003f76 <u8g2_SetupBuffer>
}
 800321e:	bf00      	nop
 8003220:	3718      	adds	r7, #24
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	08004409 	.word	0x08004409
 800322c:	080045e1 	.word	0x080045e1
 8003230:	08003dfb 	.word	0x08003dfb

08003234 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8003240:	78fb      	ldrb	r3, [r7, #3]
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	4413      	add	r3, r2
 8003246:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	781b      	ldrb	r3, [r3, #0]
}
 800324c:	4618      	mov	r0, r3
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	bc80      	pop	{r7}
 8003254:	4770      	bx	lr

08003256 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8003256:	b480      	push	{r7}
 8003258:	b085      	sub	sp, #20
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	460b      	mov	r3, r1
 8003260:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8003262:	78fb      	ldrb	r3, [r7, #3]
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	4413      	add	r3, r2
 8003268:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	81fb      	strh	r3, [r7, #14]
    font++;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	3301      	adds	r3, #1
 8003274:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8003276:	89fb      	ldrh	r3, [r7, #14]
 8003278:	021b      	lsls	r3, r3, #8
 800327a:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	b29a      	uxth	r2, r3
 8003282:	89fb      	ldrh	r3, [r7, #14]
 8003284:	4413      	add	r3, r2
 8003286:	81fb      	strh	r3, [r7, #14]
    return pos;
 8003288:	89fb      	ldrh	r3, [r7, #14]
}
 800328a:	4618      	mov	r0, r3
 800328c:	3714      	adds	r7, #20
 800328e:	46bd      	mov	sp, r7
 8003290:	bc80      	pop	{r7}
 8003292:	4770      	bx	lr

08003294 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 800329e:	2100      	movs	r1, #0
 80032a0:	6838      	ldr	r0, [r7, #0]
 80032a2:	f7ff ffc7 	bl	8003234 <u8g2_font_get_byte>
 80032a6:	4603      	mov	r3, r0
 80032a8:	461a      	mov	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 80032ae:	2101      	movs	r1, #1
 80032b0:	6838      	ldr	r0, [r7, #0]
 80032b2:	f7ff ffbf 	bl	8003234 <u8g2_font_get_byte>
 80032b6:	4603      	mov	r3, r0
 80032b8:	461a      	mov	r2, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 80032be:	2102      	movs	r1, #2
 80032c0:	6838      	ldr	r0, [r7, #0]
 80032c2:	f7ff ffb7 	bl	8003234 <u8g2_font_get_byte>
 80032c6:	4603      	mov	r3, r0
 80032c8:	461a      	mov	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 80032ce:	2103      	movs	r1, #3
 80032d0:	6838      	ldr	r0, [r7, #0]
 80032d2:	f7ff ffaf 	bl	8003234 <u8g2_font_get_byte>
 80032d6:	4603      	mov	r3, r0
 80032d8:	461a      	mov	r2, r3
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 80032de:	2104      	movs	r1, #4
 80032e0:	6838      	ldr	r0, [r7, #0]
 80032e2:	f7ff ffa7 	bl	8003234 <u8g2_font_get_byte>
 80032e6:	4603      	mov	r3, r0
 80032e8:	461a      	mov	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 80032ee:	2105      	movs	r1, #5
 80032f0:	6838      	ldr	r0, [r7, #0]
 80032f2:	f7ff ff9f 	bl	8003234 <u8g2_font_get_byte>
 80032f6:	4603      	mov	r3, r0
 80032f8:	461a      	mov	r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 80032fe:	2106      	movs	r1, #6
 8003300:	6838      	ldr	r0, [r7, #0]
 8003302:	f7ff ff97 	bl	8003234 <u8g2_font_get_byte>
 8003306:	4603      	mov	r3, r0
 8003308:	461a      	mov	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 800330e:	2107      	movs	r1, #7
 8003310:	6838      	ldr	r0, [r7, #0]
 8003312:	f7ff ff8f 	bl	8003234 <u8g2_font_get_byte>
 8003316:	4603      	mov	r3, r0
 8003318:	461a      	mov	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 800331e:	2108      	movs	r1, #8
 8003320:	6838      	ldr	r0, [r7, #0]
 8003322:	f7ff ff87 	bl	8003234 <u8g2_font_get_byte>
 8003326:	4603      	mov	r3, r0
 8003328:	461a      	mov	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 800332e:	2109      	movs	r1, #9
 8003330:	6838      	ldr	r0, [r7, #0]
 8003332:	f7ff ff7f 	bl	8003234 <u8g2_font_get_byte>
 8003336:	4603      	mov	r3, r0
 8003338:	b25a      	sxtb	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 800333e:	210a      	movs	r1, #10
 8003340:	6838      	ldr	r0, [r7, #0]
 8003342:	f7ff ff77 	bl	8003234 <u8g2_font_get_byte>
 8003346:	4603      	mov	r3, r0
 8003348:	b25a      	sxtb	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 800334e:	210b      	movs	r1, #11
 8003350:	6838      	ldr	r0, [r7, #0]
 8003352:	f7ff ff6f 	bl	8003234 <u8g2_font_get_byte>
 8003356:	4603      	mov	r3, r0
 8003358:	b25a      	sxtb	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 800335e:	210c      	movs	r1, #12
 8003360:	6838      	ldr	r0, [r7, #0]
 8003362:	f7ff ff67 	bl	8003234 <u8g2_font_get_byte>
 8003366:	4603      	mov	r3, r0
 8003368:	b25a      	sxtb	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 800336e:	210d      	movs	r1, #13
 8003370:	6838      	ldr	r0, [r7, #0]
 8003372:	f7ff ff5f 	bl	8003234 <u8g2_font_get_byte>
 8003376:	4603      	mov	r3, r0
 8003378:	b25a      	sxtb	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 800337e:	210e      	movs	r1, #14
 8003380:	6838      	ldr	r0, [r7, #0]
 8003382:	f7ff ff57 	bl	8003234 <u8g2_font_get_byte>
 8003386:	4603      	mov	r3, r0
 8003388:	b25a      	sxtb	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 800338e:	210f      	movs	r1, #15
 8003390:	6838      	ldr	r0, [r7, #0]
 8003392:	f7ff ff4f 	bl	8003234 <u8g2_font_get_byte>
 8003396:	4603      	mov	r3, r0
 8003398:	b25a      	sxtb	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 800339e:	2110      	movs	r1, #16
 80033a0:	6838      	ldr	r0, [r7, #0]
 80033a2:	f7ff ff47 	bl	8003234 <u8g2_font_get_byte>
 80033a6:	4603      	mov	r3, r0
 80033a8:	b25a      	sxtb	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 80033ae:	2111      	movs	r1, #17
 80033b0:	6838      	ldr	r0, [r7, #0]
 80033b2:	f7ff ff50 	bl	8003256 <u8g2_font_get_word>
 80033b6:	4603      	mov	r3, r0
 80033b8:	461a      	mov	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80033be:	2113      	movs	r1, #19
 80033c0:	6838      	ldr	r0, [r7, #0]
 80033c2:	f7ff ff48 	bl	8003256 <u8g2_font_get_word>
 80033c6:	4603      	mov	r3, r0
 80033c8:	461a      	mov	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 80033ce:	2115      	movs	r1, #21
 80033d0:	6838      	ldr	r0, [r7, #0]
 80033d2:	f7ff ff40 	bl	8003256 <u8g2_font_get_word>
 80033d6:	4603      	mov	r3, r0
 80033d8:	461a      	mov	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	82da      	strh	r2, [r3, #22]
#endif
}
 80033de:	bf00      	nop
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}

080033e6 <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 80033e6:	b480      	push	{r7}
 80033e8:	b085      	sub	sp, #20
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
 80033ee:	460b      	mov	r3, r1
 80033f0:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	7b1b      	ldrb	r3, [r3, #12]
 80033f6:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 8003400:	7bfa      	ldrb	r2, [r7, #15]
 8003402:	7b7b      	ldrb	r3, [r7, #13]
 8003404:	fa42 f303 	asr.w	r3, r2, r3
 8003408:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 800340a:	7b7b      	ldrb	r3, [r7, #13]
 800340c:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 800340e:	7bba      	ldrb	r2, [r7, #14]
 8003410:	78fb      	ldrb	r3, [r7, #3]
 8003412:	4413      	add	r3, r2
 8003414:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 8003416:	7bbb      	ldrb	r3, [r7, #14]
 8003418:	2b07      	cmp	r3, #7
 800341a:	d91a      	bls.n	8003452 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 800341c:	2308      	movs	r3, #8
 800341e:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8003420:	7b3a      	ldrb	r2, [r7, #12]
 8003422:	7b7b      	ldrb	r3, [r7, #13]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	1c5a      	adds	r2, r3, #1
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	461a      	mov	r2, r3
 800343a:	7b3b      	ldrb	r3, [r7, #12]
 800343c:	fa02 f303 	lsl.w	r3, r2, r3
 8003440:	b25a      	sxtb	r2, r3
 8003442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003446:	4313      	orrs	r3, r2
 8003448:	b25b      	sxtb	r3, r3
 800344a:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 800344c:	7bbb      	ldrb	r3, [r7, #14]
 800344e:	3b08      	subs	r3, #8
 8003450:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8003452:	78fb      	ldrb	r3, [r7, #3]
 8003454:	f04f 32ff 	mov.w	r2, #4294967295
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	b2db      	uxtb	r3, r3
 800345e:	43db      	mvns	r3, r3
 8003460:	b2da      	uxtb	r2, r3
 8003462:	7bfb      	ldrb	r3, [r7, #15]
 8003464:	4013      	ands	r3, r2
 8003466:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	7bba      	ldrb	r2, [r7, #14]
 800346c:	731a      	strb	r2, [r3, #12]
  return val;
 800346e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3714      	adds	r7, #20
 8003474:	46bd      	mov	sp, r7
 8003476:	bc80      	pop	{r7}
 8003478:	4770      	bx	lr

0800347a <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b084      	sub	sp, #16
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
 8003482:	460b      	mov	r3, r1
 8003484:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 8003486:	78fb      	ldrb	r3, [r7, #3]
 8003488:	4619      	mov	r1, r3
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f7ff ffab 	bl	80033e6 <u8g2_font_decode_get_unsigned_bits>
 8003490:	4603      	mov	r3, r0
 8003492:	73fb      	strb	r3, [r7, #15]
  d = 1;
 8003494:	2301      	movs	r3, #1
 8003496:	73bb      	strb	r3, [r7, #14]
  cnt--;
 8003498:	78fb      	ldrb	r3, [r7, #3]
 800349a:	3b01      	subs	r3, #1
 800349c:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 800349e:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80034a2:	78fb      	ldrb	r3, [r7, #3]
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	73bb      	strb	r3, [r7, #14]
  v -= d;
 80034aa:	7bfa      	ldrb	r2, [r7, #15]
 80034ac:	7bbb      	ldrb	r3, [r7, #14]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	73fb      	strb	r3, [r7, #15]
  return v;
 80034b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <u8g2_font_2x_decode_len>:
  decode->y = ly;  
}


void u8g2_font_2x_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b088      	sub	sp, #32
 80034c4:	af02      	add	r7, sp, #8
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	460b      	mov	r3, r1
 80034ca:	70fb      	strb	r3, [r7, #3]
 80034cc:	4613      	mov	r3, r2
 80034ce:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	3360      	adds	r3, #96	; 0x60
 80034d4:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80034d6:	78fb      	ldrb	r3, [r7, #3]
 80034d8:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80034e0:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80034e8:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80034f0:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 80034f2:	7bfa      	ldrb	r2, [r7, #15]
 80034f4:	7d7b      	ldrb	r3, [r7, #21]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80034fa:	7bfb      	ldrb	r3, [r7, #15]
 80034fc:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 80034fe:	7dfa      	ldrb	r2, [r7, #23]
 8003500:	7bfb      	ldrb	r3, [r7, #15]
 8003502:	429a      	cmp	r2, r3
 8003504:	d201      	bcs.n	800350a <u8g2_font_2x_decode_len+0x4a>
      current = cnt;
 8003506:	7dfb      	ldrb	r3, [r7, #23]
 8003508:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	889b      	ldrh	r3, [r3, #4]
 800350e:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	88db      	ldrh	r3, [r3, #6]
 8003514:	817b      	strh	r3, [r7, #10]

    x += lx*2;
 8003516:	7d7b      	ldrb	r3, [r7, #21]
 8003518:	b29b      	uxth	r3, r3
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	b29a      	uxth	r2, r3
 800351e:	89bb      	ldrh	r3, [r7, #12]
 8003520:	4413      	add	r3, r2
 8003522:	81bb      	strh	r3, [r7, #12]
    y += ly*2;
 8003524:	7d3b      	ldrb	r3, [r7, #20]
 8003526:	b29b      	uxth	r3, r3
 8003528:	005b      	lsls	r3, r3, #1
 800352a:	b29a      	uxth	r2, r3
 800352c:	897b      	ldrh	r3, [r7, #10]
 800352e:	4413      	add	r3, r2
 8003530:	817b      	strh	r3, [r7, #10]
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8003532:	78bb      	ldrb	r3, [r7, #2]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d01d      	beq.n	8003574 <u8g2_font_2x_decode_len+0xb4>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	7b9a      	ldrb	r2, [r3, #14]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 8003542:	7dbb      	ldrb	r3, [r7, #22]
 8003544:	b29b      	uxth	r3, r3
 8003546:	005b      	lsls	r3, r3, #1
 8003548:	b29b      	uxth	r3, r3
 800354a:	897a      	ldrh	r2, [r7, #10]
 800354c:	89b9      	ldrh	r1, [r7, #12]
 800354e:	2000      	movs	r0, #0
 8003550:	9000      	str	r0, [sp, #0]
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 fb68 	bl	8003c28 <u8g2_DrawHVLine>
	x, 
	y, 
	current*2, 
	0
      );
      u8g2_DrawHVLine(u8g2, 
 8003558:	897b      	ldrh	r3, [r7, #10]
 800355a:	3301      	adds	r3, #1
 800355c:	b29a      	uxth	r2, r3
 800355e:	7dbb      	ldrb	r3, [r7, #22]
 8003560:	b29b      	uxth	r3, r3
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	b29b      	uxth	r3, r3
 8003566:	89b9      	ldrh	r1, [r7, #12]
 8003568:	2000      	movs	r0, #0
 800356a:	9000      	str	r0, [sp, #0]
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f000 fb5b 	bl	8003c28 <u8g2_DrawHVLine>
 8003572:	e020      	b.n	80035b6 <u8g2_font_2x_decode_len+0xf6>
	y+1, 
	current*2, 
	0
      );
    }
    else if ( decode->is_transparent == 0 )    
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	7b5b      	ldrb	r3, [r3, #13]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d11c      	bne.n	80035b6 <u8g2_font_2x_decode_len+0xf6>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	7bda      	ldrb	r2, [r3, #15]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 8003586:	7dbb      	ldrb	r3, [r7, #22]
 8003588:	b29b      	uxth	r3, r3
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	b29b      	uxth	r3, r3
 800358e:	897a      	ldrh	r2, [r7, #10]
 8003590:	89b9      	ldrh	r1, [r7, #12]
 8003592:	2000      	movs	r0, #0
 8003594:	9000      	str	r0, [sp, #0]
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 fb46 	bl	8003c28 <u8g2_DrawHVLine>
	x, 
	y, 
	current*2, 
	0
      );   
      u8g2_DrawHVLine(u8g2, 
 800359c:	897b      	ldrh	r3, [r7, #10]
 800359e:	3301      	adds	r3, #1
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	7dbb      	ldrb	r3, [r7, #22]
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	005b      	lsls	r3, r3, #1
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	89b9      	ldrh	r1, [r7, #12]
 80035ac:	2000      	movs	r0, #0
 80035ae:	9000      	str	r0, [sp, #0]
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f000 fb39 	bl	8003c28 <u8g2_DrawHVLine>
	0
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 80035b6:	7dfa      	ldrb	r2, [r7, #23]
 80035b8:	7bfb      	ldrb	r3, [r7, #15]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d309      	bcc.n	80035d2 <u8g2_font_2x_decode_len+0x112>
      break;
    cnt -= rem;
 80035be:	7dfa      	ldrb	r2, [r7, #23]
 80035c0:	7bfb      	ldrb	r3, [r7, #15]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 80035c6:	2300      	movs	r3, #0
 80035c8:	757b      	strb	r3, [r7, #21]
    ly++;
 80035ca:	7d3b      	ldrb	r3, [r7, #20]
 80035cc:	3301      	adds	r3, #1
 80035ce:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 80035d0:	e78b      	b.n	80034ea <u8g2_font_2x_decode_len+0x2a>
      break;
 80035d2:	bf00      	nop
  }
  lx += cnt;
 80035d4:	7d7a      	ldrb	r2, [r7, #21]
 80035d6:	7dfb      	ldrb	r3, [r7, #23]
 80035d8:	4413      	add	r3, r2
 80035da:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 80035dc:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	721a      	strb	r2, [r3, #8]
  decode->y = ly;
 80035e4:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	725a      	strb	r2, [r3, #9]
  
}
 80035ec:	bf00      	nop
 80035ee:	3718      	adds	r7, #24
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <u8g2_font_setup_decode>:


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	3360      	adds	r3, #96	; 0x60
 8003602:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8003616:	4619      	mov	r1, r3
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f7ff fee4 	bl	80033e6 <u8g2_font_decode_get_unsigned_bits>
 800361e:	4603      	mov	r3, r0
 8003620:	b25a      	sxtb	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 800362c:	4619      	mov	r1, r3
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f7ff fed9 	bl	80033e6 <u8g2_font_decode_get_unsigned_bits>
 8003634:	4603      	mov	r3, r0
 8003636:	b25a      	sxtb	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 2092 	ldrb.w	r2, [r3, #146]	; 0x92
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	7b9b      	ldrb	r3, [r3, #14]
 800364a:	2b00      	cmp	r3, #0
 800364c:	bf0c      	ite	eq
 800364e:	2301      	moveq	r3, #1
 8003650:	2300      	movne	r3, #0
 8003652:	b2db      	uxtb	r3, r3
 8003654:	461a      	mov	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	73da      	strb	r2, [r3, #15]
}
 800365a:	bf00      	nop
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}

08003662 <u8g2_font_2x_decode_glyph>:
  return d;
}


int8_t u8g2_font_2x_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8003662:	b580      	push	{r7, lr}
 8003664:	b08a      	sub	sp, #40	; 0x28
 8003666:	af02      	add	r7, sp, #8
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3360      	adds	r3, #96	; 0x60
 8003670:	61fb      	str	r3, [r7, #28]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8003672:	6839      	ldr	r1, [r7, #0]
 8003674:	6878      	ldr	r0, [r7, #4]
 8003676:	f7ff ffbd 	bl	80035f4 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8003680:	76fb      	strb	r3, [r7, #27]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 8003688:	4619      	mov	r1, r3
 800368a:	69f8      	ldr	r0, [r7, #28]
 800368c:	f7ff fef5 	bl	800347a <u8g2_font_decode_get_signed_bits>
 8003690:	4603      	mov	r3, r0
 8003692:	76bb      	strb	r3, [r7, #26]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 800369a:	4619      	mov	r1, r3
 800369c:	69f8      	ldr	r0, [r7, #28]
 800369e:	f7ff feec 	bl	800347a <u8g2_font_decode_get_signed_bits>
 80036a2:	4603      	mov	r3, r0
 80036a4:	767b      	strb	r3, [r7, #25]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80036ac:	4619      	mov	r1, r3
 80036ae:	69f8      	ldr	r0, [r7, #28]
 80036b0:	f7ff fee3 	bl	800347a <u8g2_font_decode_get_signed_bits>
 80036b4:	4603      	mov	r3, r0
 80036b6:	763b      	strb	r3, [r7, #24]
  
  if ( decode->glyph_width > 0 )
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	dd7b      	ble.n	80037ba <u8g2_font_2x_decode_glyph+0x158>
  {
    decode->target_x += x;
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	889a      	ldrh	r2, [r3, #4]
 80036c6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	4413      	add	r3, r2
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	69fb      	ldr	r3, [r7, #28]
 80036d2:	809a      	strh	r2, [r3, #4]
    decode->target_y -= 2*h+y;
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	88da      	ldrh	r2, [r3, #6]
 80036d8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80036dc:	b29b      	uxth	r3, r3
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	b299      	uxth	r1, r3
 80036e2:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	440b      	add	r3, r1
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	b29a      	uxth	r2, r3
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	80da      	strh	r2, [r3, #6]

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	889b      	ldrh	r3, [r3, #4]
 80036f8:	82fb      	strh	r3, [r7, #22]
      y0 = decode->target_y;
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	88db      	ldrh	r3, [r3, #6]
 80036fe:	82bb      	strh	r3, [r7, #20]
      x1 = x0;
 8003700:	8afb      	ldrh	r3, [r7, #22]
 8003702:	827b      	strh	r3, [r7, #18]
      y1 = y0;
 8003704:	8abb      	ldrh	r3, [r7, #20]
 8003706:	823b      	strh	r3, [r7, #16]
      
      x1 += 2*decode->glyph_width;
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800370e:	b29b      	uxth	r3, r3
 8003710:	005b      	lsls	r3, r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	8a7b      	ldrh	r3, [r7, #18]
 8003716:	4413      	add	r3, r2
 8003718:	827b      	strh	r3, [r7, #18]
      y1 += 2*h;      
 800371a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800371e:	b29b      	uxth	r3, r3
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	b29a      	uxth	r2, r3
 8003724:	8a3b      	ldrh	r3, [r7, #16]
 8003726:	4413      	add	r3, r2
 8003728:	823b      	strh	r3, [r7, #16]
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 800372a:	8a78      	ldrh	r0, [r7, #18]
 800372c:	8aba      	ldrh	r2, [r7, #20]
 800372e:	8af9      	ldrh	r1, [r7, #22]
 8003730:	8a3b      	ldrh	r3, [r7, #16]
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	4603      	mov	r3, r0
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 fb34 	bl	8003da4 <u8g2_IsIntersection>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d102      	bne.n	8003748 <u8g2_font_2x_decode_glyph+0xe6>
	return d;
 8003742:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8003746:	e03c      	b.n	80037c2 <u8g2_font_2x_decode_glyph+0x160>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	2200      	movs	r2, #0
 800374c:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	2200      	movs	r2, #0
 8003752:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 800375a:	4619      	mov	r1, r3
 800375c:	69f8      	ldr	r0, [r7, #28]
 800375e:	f7ff fe42 	bl	80033e6 <u8g2_font_decode_get_unsigned_bits>
 8003762:	4603      	mov	r3, r0
 8003764:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 800376c:	4619      	mov	r1, r3
 800376e:	69f8      	ldr	r0, [r7, #28]
 8003770:	f7ff fe39 	bl	80033e6 <u8g2_font_decode_get_unsigned_bits>
 8003774:	4603      	mov	r3, r0
 8003776:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_2x_decode_len(u8g2, a, 0);
 8003778:	7bfb      	ldrb	r3, [r7, #15]
 800377a:	2200      	movs	r2, #0
 800377c:	4619      	mov	r1, r3
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f7ff fe9e 	bl	80034c0 <u8g2_font_2x_decode_len>
	u8g2_font_2x_decode_len(u8g2, b, 1);
 8003784:	7bbb      	ldrb	r3, [r7, #14]
 8003786:	2201      	movs	r2, #1
 8003788:	4619      	mov	r1, r3
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7ff fe98 	bl	80034c0 <u8g2_font_2x_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8003790:	2101      	movs	r1, #1
 8003792:	69f8      	ldr	r0, [r7, #28]
 8003794:	f7ff fe27 	bl	80033e6 <u8g2_font_decode_get_unsigned_bits>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1ec      	bne.n	8003778 <u8g2_font_2x_decode_glyph+0x116>

      if ( decode->y >= h )
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80037a4:	f997 201b 	ldrsb.w	r2, [r7, #27]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	dd00      	ble.n	80037ae <u8g2_font_2x_decode_glyph+0x14c>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 80037ac:	e7d2      	b.n	8003754 <u8g2_font_2x_decode_glyph+0xf2>
	break;
 80037ae:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	7b9a      	ldrb	r2, [r3, #14]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  }
  return d*2;
 80037ba:	7e3b      	ldrb	r3, [r7, #24]
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	b25b      	sxtb	r3, r3
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3720      	adds	r7, #32
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b086      	sub	sp, #24
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
 80037d2:	460b      	mov	r3, r1
 80037d4:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037da:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	3317      	adds	r3, #23
 80037e0:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 80037e2:	887b      	ldrh	r3, [r7, #2]
 80037e4:	2bff      	cmp	r3, #255	; 0xff
 80037e6:	d82a      	bhi.n	800383e <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 80037e8:	887b      	ldrh	r3, [r7, #2]
 80037ea:	2b60      	cmp	r3, #96	; 0x60
 80037ec:	d907      	bls.n	80037fe <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80037f4:	461a      	mov	r2, r3
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	4413      	add	r3, r2
 80037fa:	617b      	str	r3, [r7, #20]
 80037fc:	e009      	b.n	8003812 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 80037fe:	887b      	ldrh	r3, [r7, #2]
 8003800:	2b40      	cmp	r3, #64	; 0x40
 8003802:	d906      	bls.n	8003812 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 800380a:	461a      	mov	r2, r3
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	4413      	add	r3, r2
 8003810:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	3301      	adds	r3, #1
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d04e      	beq.n	80038ba <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	b29b      	uxth	r3, r3
 8003822:	887a      	ldrh	r2, [r7, #2]
 8003824:	429a      	cmp	r2, r3
 8003826:	d102      	bne.n	800382e <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	3302      	adds	r3, #2
 800382c:	e049      	b.n	80038c2 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	3301      	adds	r3, #1
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	461a      	mov	r2, r3
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	4413      	add	r3, r2
 800383a:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 800383c:	e7e9      	b.n	8003812 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 8003844:	461a      	mov	r2, r3
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	4413      	add	r3, r2
 800384a:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8003850:	2100      	movs	r1, #0
 8003852:	6938      	ldr	r0, [r7, #16]
 8003854:	f7ff fcff 	bl	8003256 <u8g2_font_get_word>
 8003858:	4603      	mov	r3, r0
 800385a:	461a      	mov	r2, r3
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	4413      	add	r3, r2
 8003860:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8003862:	2102      	movs	r1, #2
 8003864:	6938      	ldr	r0, [r7, #16]
 8003866:	f7ff fcf6 	bl	8003256 <u8g2_font_get_word>
 800386a:	4603      	mov	r3, r0
 800386c:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	3304      	adds	r3, #4
 8003872:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8003874:	89fa      	ldrh	r2, [r7, #14]
 8003876:	887b      	ldrh	r3, [r7, #2]
 8003878:	429a      	cmp	r2, r3
 800387a:	d3e9      	bcc.n	8003850 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8003882:	89fb      	ldrh	r3, [r7, #14]
 8003884:	021b      	lsls	r3, r3, #8
 8003886:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	3301      	adds	r3, #1
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	b29a      	uxth	r2, r3
 8003890:	89fb      	ldrh	r3, [r7, #14]
 8003892:	4313      	orrs	r3, r2
 8003894:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8003896:	89fb      	ldrh	r3, [r7, #14]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d010      	beq.n	80038be <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 800389c:	89fa      	ldrh	r2, [r7, #14]
 800389e:	887b      	ldrh	r3, [r7, #2]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d102      	bne.n	80038aa <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	3303      	adds	r3, #3
 80038a8:	e00b      	b.n	80038c2 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	3302      	adds	r3, #2
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	461a      	mov	r2, r3
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	4413      	add	r3, r2
 80038b6:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 80038b8:	e7e0      	b.n	800387c <u8g2_font_get_glyph_data+0xb2>
	break;
 80038ba:	bf00      	nop
 80038bc:	e000      	b.n	80038c0 <u8g2_font_get_glyph_data+0xf6>
	break;
 80038be:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3718      	adds	r7, #24
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <u8g2_font_2x_draw_glyph>:
  }
  return dx;
}

static u8g2_uint_t u8g2_font_2x_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b086      	sub	sp, #24
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	60f8      	str	r0, [r7, #12]
 80038d2:	4608      	mov	r0, r1
 80038d4:	4611      	mov	r1, r2
 80038d6:	461a      	mov	r2, r3
 80038d8:	4603      	mov	r3, r0
 80038da:	817b      	strh	r3, [r7, #10]
 80038dc:	460b      	mov	r3, r1
 80038de:	813b      	strh	r3, [r7, #8]
 80038e0:	4613      	mov	r3, r2
 80038e2:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 80038e4:	2300      	movs	r3, #0
 80038e6:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	897a      	ldrh	r2, [r7, #10]
 80038ec:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  u8g2->font_decode.target_y = y;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	893a      	ldrh	r2, [r7, #8]
 80038f4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 80038f8:	88fb      	ldrh	r3, [r7, #6]
 80038fa:	4619      	mov	r1, r3
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f7ff ff64 	bl	80037ca <u8g2_font_get_glyph_data>
 8003902:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d005      	beq.n	8003916 <u8g2_font_2x_draw_glyph+0x4c>
  {
    dx = u8g2_font_2x_decode_glyph(u8g2, glyph_data);
 800390a:	6939      	ldr	r1, [r7, #16]
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f7ff fea8 	bl	8003662 <u8g2_font_2x_decode_glyph>
 8003912:	4603      	mov	r3, r0
 8003914:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8003916:	8afb      	ldrh	r3, [r7, #22]
}
 8003918:	4618      	mov	r0, r3
 800391a:	3718      	adds	r7, #24
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <u8g2_DrawGlyphX2>:
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
}

u8g2_uint_t u8g2_DrawGlyphX2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	4608      	mov	r0, r1
 800392a:	4611      	mov	r1, r2
 800392c:	461a      	mov	r2, r3
 800392e:	4603      	mov	r3, r0
 8003930:	817b      	strh	r3, [r7, #10]
 8003932:	460b      	mov	r3, r1
 8003934:	813b      	strh	r3, [r7, #8]
 8003936:	4613      	mov	r3, r2
 8003938:	80fb      	strh	r3, [r7, #6]
  y += 2*u8g2->font_calc_vref(u8g2);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	4798      	blx	r3
 8003942:	4603      	mov	r3, r0
 8003944:	005b      	lsls	r3, r3, #1
 8003946:	b29a      	uxth	r2, r3
 8003948:	893b      	ldrh	r3, [r7, #8]
 800394a:	4413      	add	r3, r2
 800394c:	813b      	strh	r3, [r7, #8]
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
 800394e:	88fb      	ldrh	r3, [r7, #6]
 8003950:	893a      	ldrh	r2, [r7, #8]
 8003952:	8979      	ldrh	r1, [r7, #10]
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f7ff ffb8 	bl	80038ca <u8g2_font_2x_draw_glyph>
 800395a:	4603      	mov	r3, r0
}
 800395c:	4618      	mov	r0, r3
 800395e:	3710      	adds	r7, #16
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <u8g2_draw_string_2x>:
  return sum;
}

static u8g2_uint_t u8g2_draw_string_2x(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string_2x(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	607b      	str	r3, [r7, #4]
 800396e:	460b      	mov	r3, r1
 8003970:	817b      	strh	r3, [r7, #10]
 8003972:	4613      	mov	r3, r2
 8003974:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f000 fc43 	bl	8004202 <u8x8_utf8_init>
  sum = 0;
 800397c:	2300      	movs	r3, #0
 800397e:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	7812      	ldrb	r2, [r2, #0]
 8003988:	4611      	mov	r1, r2
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	4798      	blx	r3
 800398e:	4603      	mov	r3, r0
 8003990:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8003992:	8abb      	ldrh	r3, [r7, #20]
 8003994:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003998:	4293      	cmp	r3, r2
 800399a:	d018      	beq.n	80039ce <u8g2_draw_string_2x+0x6a>
      break;
    str++;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	3301      	adds	r3, #1
 80039a0:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 80039a2:	8abb      	ldrh	r3, [r7, #20]
 80039a4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d0e9      	beq.n	8003980 <u8g2_draw_string_2x+0x1c>
    {
      delta = u8g2_DrawGlyphX2(u8g2, x, y, e);
 80039ac:	8abb      	ldrh	r3, [r7, #20]
 80039ae:	893a      	ldrh	r2, [r7, #8]
 80039b0:	8979      	ldrh	r1, [r7, #10]
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f7ff ffb4 	bl	8003920 <u8g2_DrawGlyphX2>
 80039b8:	4603      	mov	r3, r0
 80039ba:	827b      	strh	r3, [r7, #18]
      x += delta;
 80039bc:	897a      	ldrh	r2, [r7, #10]
 80039be:	8a7b      	ldrh	r3, [r7, #18]
 80039c0:	4413      	add	r3, r2
 80039c2:	817b      	strh	r3, [r7, #10]
      sum += delta;    
 80039c4:	8afa      	ldrh	r2, [r7, #22]
 80039c6:	8a7b      	ldrh	r3, [r7, #18]
 80039c8:	4413      	add	r3, r2
 80039ca:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80039cc:	e7d8      	b.n	8003980 <u8g2_draw_string_2x+0x1c>
      break;
 80039ce:	bf00      	nop
    }
  }
  return sum;
 80039d0:	8afb      	ldrh	r3, [r7, #22]
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3718      	adds	r7, #24
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
	...

080039dc <u8g2_DrawStrX2>:
  u8g2->u8x8.next_cb = u8x8_ascii_next;
  return u8g2_draw_string(u8g2, x, y, str);
}

u8g2_uint_t u8g2_DrawStrX2(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	607b      	str	r3, [r7, #4]
 80039e6:	460b      	mov	r3, r1
 80039e8:	817b      	strh	r3, [r7, #10]
 80039ea:	4613      	mov	r3, r2
 80039ec:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	4a06      	ldr	r2, [pc, #24]	; (8003a0c <u8g2_DrawStrX2+0x30>)
 80039f2:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string_2x(u8g2, x, y, str);
 80039f4:	893a      	ldrh	r2, [r7, #8]
 80039f6:	8979      	ldrh	r1, [r7, #10]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f7ff ffb2 	bl	8003964 <u8g2_draw_string_2x>
 8003a00:	4603      	mov	r3, r0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3710      	adds	r7, #16
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	0800421d 	.word	0x0800421d

08003a10 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d05d      	beq.n	8003adc <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f993 2081 	ldrsb.w	r2, [r3, #129]	; 0x81
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d04d      	beq.n	8003ade <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d11c      	bne.n	8003a86 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f993 208e 	ldrsb.w	r2, [r3, #142]	; 0x8e
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f993 3083 	ldrsb.w	r3, [r3, #131]	; 0x83
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	da05      	bge.n	8003a68 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8003a74:	429a      	cmp	r2, r3
 8003a76:	dd32      	ble.n	8003ade <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8003a84:	e02b      	b.n	8003ade <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f993 308e 	ldrsb.w	r3, [r3, #142]	; 0x8e
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 8003a94:	4619      	mov	r1, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8003a9c:	440b      	add	r3, r1
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	da0d      	bge.n	8003abe <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 8003aa8:	b2da      	uxtb	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	4413      	add	r3, r2
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	b25a      	sxtb	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8003aca:	429a      	cmp	r2, r3
 8003acc:	dd07      	ble.n	8003ade <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f993 2080 	ldrsb.w	r2, [r3, #128]	; 0x80
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8003ada:	e000      	b.n	8003ade <u8g2_UpdateRefHeight+0xce>
    return;
 8003adc:	bf00      	nop
  }  
}
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bc80      	pop	{r7}
 8003ae4:	4770      	bx	lr

08003ae6 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b083      	sub	sp, #12
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
  return 0;
 8003aee:	2300      	movs	r3, #0
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bc80      	pop	{r7}
 8003af8:	4770      	bx	lr
	...

08003afc <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4a03      	ldr	r2, [pc, #12]	; (8003b14 <u8g2_SetFontPosBaseline+0x18>)
 8003b08:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003b0a:	bf00      	nop
 8003b0c:	370c      	adds	r7, #12
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bc80      	pop	{r7}
 8003b12:	4770      	bx	lr
 8003b14:	08003ae7 	.word	0x08003ae7

08003b18 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d00b      	beq.n	8003b44 <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	683a      	ldr	r2, [r7, #0]
 8003b30:	659a      	str	r2, [r3, #88]	; 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	3374      	adds	r3, #116	; 0x74
 8003b36:	6839      	ldr	r1, [r7, #0]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff fbab 	bl	8003294 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f7ff ff66 	bl	8003a10 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 8003b44:	bf00      	nop
 8003b46:	3708      	adds	r7, #8
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b087      	sub	sp, #28
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	4611      	mov	r1, r2
 8003b58:	461a      	mov	r2, r3
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	80fb      	strh	r3, [r7, #6]
 8003b5e:	4613      	mov	r3, r2
 8003b60:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	881b      	ldrh	r3, [r3, #0]
 8003b66:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 8003b68:	8afb      	ldrh	r3, [r7, #22]
 8003b6a:	82bb      	strh	r3, [r7, #20]
  b += *len;
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	881a      	ldrh	r2, [r3, #0]
 8003b70:	8abb      	ldrh	r3, [r7, #20]
 8003b72:	4413      	add	r3, r2
 8003b74:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 8003b76:	8afa      	ldrh	r2, [r7, #22]
 8003b78:	8abb      	ldrh	r3, [r7, #20]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d90b      	bls.n	8003b96 <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8003b7e:	8afa      	ldrh	r2, [r7, #22]
 8003b80:	88bb      	ldrh	r3, [r7, #4]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d205      	bcs.n	8003b92 <u8g2_clip_intersection2+0x46>
    {
      b = d;
 8003b86:	88bb      	ldrh	r3, [r7, #4]
 8003b88:	82bb      	strh	r3, [r7, #20]
      b--;
 8003b8a:	8abb      	ldrh	r3, [r7, #20]
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	82bb      	strh	r3, [r7, #20]
 8003b90:	e001      	b.n	8003b96 <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 8003b92:	88fb      	ldrh	r3, [r7, #6]
 8003b94:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 8003b96:	8afa      	ldrh	r2, [r7, #22]
 8003b98:	88bb      	ldrh	r3, [r7, #4]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d301      	bcc.n	8003ba2 <u8g2_clip_intersection2+0x56>
    return 0;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	e01c      	b.n	8003bdc <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 8003ba2:	8aba      	ldrh	r2, [r7, #20]
 8003ba4:	88fb      	ldrh	r3, [r7, #6]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d801      	bhi.n	8003bae <u8g2_clip_intersection2+0x62>
    return 0;
 8003baa:	2300      	movs	r3, #0
 8003bac:	e016      	b.n	8003bdc <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 8003bae:	8afa      	ldrh	r2, [r7, #22]
 8003bb0:	88fb      	ldrh	r3, [r7, #6]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d201      	bcs.n	8003bba <u8g2_clip_intersection2+0x6e>
    a = c;
 8003bb6:	88fb      	ldrh	r3, [r7, #6]
 8003bb8:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 8003bba:	8aba      	ldrh	r2, [r7, #20]
 8003bbc:	88bb      	ldrh	r3, [r7, #4]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d901      	bls.n	8003bc6 <u8g2_clip_intersection2+0x7a>
    b = d;
 8003bc2:	88bb      	ldrh	r3, [r7, #4]
 8003bc4:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8afa      	ldrh	r2, [r7, #22]
 8003bca:	801a      	strh	r2, [r3, #0]
  b -= a;
 8003bcc:	8aba      	ldrh	r2, [r7, #20]
 8003bce:	8afb      	ldrh	r3, [r7, #22]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	82bb      	strh	r3, [r7, #20]
  *len = b;
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	8aba      	ldrh	r2, [r7, #20]
 8003bd8:	801a      	strh	r2, [r3, #0]
  return 1;
 8003bda:	2301      	movs	r3, #1
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	371c      	adds	r7, #28
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bc80      	pop	{r7}
 8003be4:	4770      	bx	lr

08003be6 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8003be6:	b590      	push	{r4, r7, lr}
 8003be8:	b087      	sub	sp, #28
 8003bea:	af02      	add	r7, sp, #8
 8003bec:	60f8      	str	r0, [r7, #12]
 8003bee:	4608      	mov	r0, r1
 8003bf0:	4611      	mov	r1, r2
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	817b      	strh	r3, [r7, #10]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	813b      	strh	r3, [r7, #8]
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c04:	893a      	ldrh	r2, [r7, #8]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8003c0e:	88f8      	ldrh	r0, [r7, #6]
 8003c10:	893a      	ldrh	r2, [r7, #8]
 8003c12:	8979      	ldrh	r1, [r7, #10]
 8003c14:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003c18:	9300      	str	r3, [sp, #0]
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	68f8      	ldr	r0, [r7, #12]
 8003c1e:	47a0      	blx	r4
}
 8003c20:	bf00      	nop
 8003c22:	3714      	adds	r7, #20
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd90      	pop	{r4, r7, pc}

08003c28 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8003c28:	b590      	push	{r4, r7, lr}
 8003c2a:	b087      	sub	sp, #28
 8003c2c:	af02      	add	r7, sp, #8
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	4608      	mov	r0, r1
 8003c32:	4611      	mov	r1, r2
 8003c34:	461a      	mov	r2, r3
 8003c36:	4603      	mov	r3, r0
 8003c38:	817b      	strh	r3, [r7, #10]
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	813b      	strh	r3, [r7, #8]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d075      	beq.n	8003d38 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8003c4c:	88fb      	ldrh	r3, [r7, #6]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d072      	beq.n	8003d38 <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 8003c52:	88fb      	ldrh	r3, [r7, #6]
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d91a      	bls.n	8003c8e <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 8003c58:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d109      	bne.n	8003c74 <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 8003c60:	897a      	ldrh	r2, [r7, #10]
 8003c62:	88fb      	ldrh	r3, [r7, #6]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	817b      	strh	r3, [r7, #10]
	  x++;
 8003c6a:	897b      	ldrh	r3, [r7, #10]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	817b      	strh	r3, [r7, #10]
 8003c72:	e00c      	b.n	8003c8e <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 8003c74:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003c78:	2b03      	cmp	r3, #3
 8003c7a:	d108      	bne.n	8003c8e <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 8003c7c:	893a      	ldrh	r2, [r7, #8]
 8003c7e:	88fb      	ldrh	r3, [r7, #6]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	b29b      	uxth	r3, r3
 8003c84:	813b      	strh	r3, [r7, #8]
	  y++;
 8003c86:	893b      	ldrh	r3, [r7, #8]
 8003c88:	3301      	adds	r3, #1
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 8003c8e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 8003c9a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d11a      	bne.n	8003cd8 <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8003ca8:	893b      	ldrh	r3, [r7, #8]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d83b      	bhi.n	8003d26 <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 8003cb4:	893b      	ldrh	r3, [r7, #8]
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d937      	bls.n	8003d2a <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8003cc6:	1db9      	adds	r1, r7, #6
 8003cc8:	f107 000a 	add.w	r0, r7, #10
 8003ccc:	f7ff ff3e 	bl	8003b4c <u8g2_clip_intersection2>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d11a      	bne.n	8003d0c <u8g2_DrawHVLine+0xe4>
	  return;
 8003cd6:	e02f      	b.n	8003d38 <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8003cde:	897b      	ldrh	r3, [r7, #10]
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d824      	bhi.n	8003d2e <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8003cea:	897b      	ldrh	r3, [r7, #10]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d920      	bls.n	8003d32 <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 8003cfc:	1db9      	adds	r1, r7, #6
 8003cfe:	f107 0008 	add.w	r0, r7, #8
 8003d02:	f7ff ff23 	bl	8003b4c <u8g2_clip_intersection2>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d014      	beq.n	8003d36 <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d10:	689c      	ldr	r4, [r3, #8]
 8003d12:	8979      	ldrh	r1, [r7, #10]
 8003d14:	893a      	ldrh	r2, [r7, #8]
 8003d16:	88f8      	ldrh	r0, [r7, #6]
 8003d18:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003d1c:	9300      	str	r3, [sp, #0]
 8003d1e:	4603      	mov	r3, r0
 8003d20:	68f8      	ldr	r0, [r7, #12]
 8003d22:	47a0      	blx	r4
 8003d24:	e008      	b.n	8003d38 <u8g2_DrawHVLine+0x110>
	  return;
 8003d26:	bf00      	nop
 8003d28:	e006      	b.n	8003d38 <u8g2_DrawHVLine+0x110>
	  return;
 8003d2a:	bf00      	nop
 8003d2c:	e004      	b.n	8003d38 <u8g2_DrawHVLine+0x110>
	  return;
 8003d2e:	bf00      	nop
 8003d30:	e002      	b.n	8003d38 <u8g2_DrawHVLine+0x110>
	  return;
 8003d32:	bf00      	nop
 8003d34:	e000      	b.n	8003d38 <u8g2_DrawHVLine+0x110>
	  return;
 8003d36:	bf00      	nop
    }
}
 8003d38:	3714      	adds	r7, #20
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd90      	pop	{r4, r7, pc}

08003d3e <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 8003d3e:	b490      	push	{r4, r7}
 8003d40:	b082      	sub	sp, #8
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	4604      	mov	r4, r0
 8003d46:	4608      	mov	r0, r1
 8003d48:	4611      	mov	r1, r2
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	4623      	mov	r3, r4
 8003d4e:	80fb      	strh	r3, [r7, #6]
 8003d50:	4603      	mov	r3, r0
 8003d52:	80bb      	strh	r3, [r7, #4]
 8003d54:	460b      	mov	r3, r1
 8003d56:	807b      	strh	r3, [r7, #2]
 8003d58:	4613      	mov	r3, r2
 8003d5a:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 8003d5c:	887a      	ldrh	r2, [r7, #2]
 8003d5e:	88bb      	ldrh	r3, [r7, #4]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d20d      	bcs.n	8003d80 <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 8003d64:	883a      	ldrh	r2, [r7, #0]
 8003d66:	88fb      	ldrh	r3, [r7, #6]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d901      	bls.n	8003d70 <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e014      	b.n	8003d9a <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 8003d70:	887a      	ldrh	r2, [r7, #2]
 8003d72:	883b      	ldrh	r3, [r7, #0]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d901      	bls.n	8003d7c <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e00e      	b.n	8003d9a <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	e00c      	b.n	8003d9a <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 8003d80:	883a      	ldrh	r2, [r7, #0]
 8003d82:	88fb      	ldrh	r3, [r7, #6]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d907      	bls.n	8003d98 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 8003d88:	887a      	ldrh	r2, [r7, #2]
 8003d8a:	883b      	ldrh	r3, [r7, #0]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d901      	bls.n	8003d94 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e002      	b.n	8003d9a <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8003d94:	2300      	movs	r3, #0
 8003d96:	e000      	b.n	8003d9a <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8003d98:	2300      	movs	r3, #0
    }
  }
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3708      	adds	r7, #8
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bc90      	pop	{r4, r7}
 8003da2:	4770      	bx	lr

08003da4 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	4608      	mov	r0, r1
 8003dae:	4611      	mov	r1, r2
 8003db0:	461a      	mov	r2, r3
 8003db2:	4603      	mov	r3, r0
 8003db4:	817b      	strh	r3, [r7, #10]
 8003db6:	460b      	mov	r3, r1
 8003db8:	813b      	strh	r3, [r7, #8]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f8b3 004c 	ldrh.w	r0, [r3, #76]	; 0x4c
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f8b3 104e 	ldrh.w	r1, [r3, #78]	; 0x4e
 8003dca:	8b3b      	ldrh	r3, [r7, #24]
 8003dcc:	893a      	ldrh	r2, [r7, #8]
 8003dce:	f7ff ffb6 	bl	8003d3e <u8g2_is_intersection_decision_tree>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <u8g2_IsIntersection+0x38>
    return 0; 
 8003dd8:	2300      	movs	r3, #0
 8003dda:	e00a      	b.n	8003df2 <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f8b3 0048 	ldrh.w	r0, [r3, #72]	; 0x48
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f8b3 104a 	ldrh.w	r1, [r3, #74]	; 0x4a
 8003de8:	88fb      	ldrh	r3, [r7, #6]
 8003dea:	897a      	ldrh	r2, [r7, #10]
 8003dec:	f7ff ffa7 	bl	8003d3e <u8g2_is_intersection_decision_tree>
 8003df0:	4603      	mov	r3, r0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}

08003dfa <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b089      	sub	sp, #36	; 0x24
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	60f8      	str	r0, [r7, #12]
 8003e02:	4608      	mov	r0, r1
 8003e04:	4611      	mov	r1, r2
 8003e06:	461a      	mov	r2, r3
 8003e08:	4603      	mov	r3, r0
 8003e0a:	817b      	strh	r3, [r7, #10]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	813b      	strh	r3, [r7, #8]
 8003e10:	4613      	mov	r3, r2
 8003e12:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8003e14:	893b      	ldrh	r3, [r7, #8]
 8003e16:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8003e18:	7efb      	ldrb	r3, [r7, #27]
 8003e1a:	f003 0307 	and.w	r3, r3, #7
 8003e1e:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 8003e20:	2301      	movs	r3, #1
 8003e22:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8003e24:	7e3a      	ldrb	r2, [r7, #24]
 8003e26:	7efb      	ldrb	r3, [r7, #27]
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 8003e32:	2300      	movs	r3, #0
 8003e34:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d801      	bhi.n	8003e44 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 8003e40:	7e3b      	ldrb	r3, [r7, #24]
 8003e42:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d001      	beq.n	8003e52 <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 8003e4e:	7e3b      	ldrb	r3, [r7, #24]
 8003e50:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 8003e52:	893b      	ldrh	r3, [r7, #8]
 8003e54:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 8003e56:	8afb      	ldrh	r3, [r7, #22]
 8003e58:	f023 0307 	bic.w	r3, r3, #7
 8003e5c:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	7c1b      	ldrb	r3, [r3, #16]
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	8afa      	ldrh	r2, [r7, #22]
 8003e68:	fb02 f303 	mul.w	r3, r2, r3
 8003e6c:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e72:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 8003e74:	8afb      	ldrh	r3, [r7, #22]
 8003e76:	69fa      	ldr	r2, [r7, #28]
 8003e78:	4413      	add	r3, r2
 8003e7a:	61fb      	str	r3, [r7, #28]
  ptr += x;
 8003e7c:	897b      	ldrh	r3, [r7, #10]
 8003e7e:	69fa      	ldr	r2, [r7, #28]
 8003e80:	4413      	add	r3, r2
 8003e82:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 8003e84:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d117      	bne.n	8003ebc <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	781a      	ldrb	r2, [r3, #0]
 8003e90:	7ebb      	ldrb	r3, [r7, #26]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	781a      	ldrb	r2, [r3, #0]
 8003e9e:	7e7b      	ldrb	r3, [r7, #25]
 8003ea0:	4053      	eors	r3, r2
 8003ea2:	b2da      	uxtb	r2, r3
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	701a      	strb	r2, [r3, #0]
	ptr++;
 8003ea8:	69fb      	ldr	r3, [r7, #28]
 8003eaa:	3301      	adds	r3, #1
 8003eac:	61fb      	str	r3, [r7, #28]
	len--;
 8003eae:	88fb      	ldrh	r3, [r7, #6]
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 8003eb4:	88fb      	ldrh	r3, [r7, #6]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d1e8      	bne.n	8003e8c <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8003eba:	e038      	b.n	8003f2e <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	781a      	ldrb	r2, [r3, #0]
 8003ec0:	7ebb      	ldrb	r3, [r7, #26]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	b2da      	uxtb	r2, r3
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	781a      	ldrb	r2, [r3, #0]
 8003ece:	7e7b      	ldrb	r3, [r7, #25]
 8003ed0:	4053      	eors	r3, r2
 8003ed2:	b2da      	uxtb	r2, r3
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8003ed8:	7efb      	ldrb	r3, [r7, #27]
 8003eda:	3301      	adds	r3, #1
 8003edc:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 8003ede:	7efb      	ldrb	r3, [r7, #27]
 8003ee0:	f003 0307 	and.w	r3, r3, #7
 8003ee4:	76fb      	strb	r3, [r7, #27]
      len--;
 8003ee6:	88fb      	ldrh	r3, [r7, #6]
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8003eec:	7efb      	ldrb	r3, [r7, #27]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d114      	bne.n	8003f1c <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	4413      	add	r3, r2
 8003efc:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d801      	bhi.n	8003f0c <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d008      	beq.n	8003f28 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8003f16:	2301      	movs	r3, #1
 8003f18:	767b      	strb	r3, [r7, #25]
 8003f1a:	e005      	b.n	8003f28 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8003f1c:	7ebb      	ldrb	r3, [r7, #26]
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 8003f22:	7e7b      	ldrb	r3, [r7, #25]
 8003f24:	005b      	lsls	r3, r3, #1
 8003f26:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 8003f28:	88fb      	ldrh	r3, [r7, #6]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1c6      	bne.n	8003ebc <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 8003f2e:	bf00      	nop
 8003f30:	3724      	adds	r7, #36	; 0x24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bc80      	pop	{r7}
 8003f36:	4770      	bx	lr

08003f38 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  u8g2->clip_y0 = 0;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f56:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f60:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  
  u8g2->cb->update_page_win(u8g2);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	4798      	blx	r3
}
 8003f6e:	bf00      	nop
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b084      	sub	sp, #16
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	60f8      	str	r0, [r7, #12]
 8003f7e:	60b9      	str	r1, [r7, #8]
 8003f80:	603b      	str	r3, [r7, #0]
 8003f82:	4613      	mov	r3, r2
 8003f84:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	659a      	str	r2, [r3, #88]	; 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	68ba      	ldr	r2, [r7, #8]
 8003f96:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	79fa      	ldrb	r2, [r7, #7]
 8003f9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  u8g2->tile_curr_row = 0;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
  u8g2->bitmap_transparency = 0;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
  u8g2->draw_color = 1;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  u8g2->is_auto_page_clear = 1;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
  
  u8g2->cb = u8g2_cb;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	69ba      	ldr	r2, [r7, #24]
 8003fd4:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68f8      	ldr	r0, [r7, #12]
 8003fde:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f7ff ffa9 	bl	8003f38 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8003fe6:	68f8      	ldr	r0, [r7, #12]
 8003fe8:	f7ff fd88 	bl	8003afc <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#endif
}
 8003ff4:	bf00      	nop
 8003ff6:	3710      	adds	r7, #16
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b085      	sub	sp, #20
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004010:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8004012:	89fb      	ldrh	r3, [r7, #14]
 8004014:	00db      	lsls	r3, r3, #3
 8004016:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	89fa      	ldrh	r2, [r7, #14]
 800401c:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  t = display_info->tile_width;
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	7c1b      	ldrb	r3, [r3, #16]
 8004022:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8004024:	89fb      	ldrh	r3, [r7, #14]
 8004026:	00db      	lsls	r3, r3, #3
 8004028:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	89fa      	ldrh	r2, [r7, #14]
 800402e:	875a      	strh	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004036:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8004038:	89fb      	ldrh	r3, [r7, #14]
 800403a:	00db      	lsls	r3, r3, #3
 800403c:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	89fa      	ldrh	r2, [r7, #14]
 8004042:	87da      	strh	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_buf_height;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800404a:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 800404c:	89fb      	ldrh	r3, [r7, #14]
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 8004054:	4413      	add	r3, r2
 8004056:	68ba      	ldr	r2, [r7, #8]
 8004058:	7c52      	ldrb	r2, [r2, #17]
 800405a:	4293      	cmp	r3, r2
 800405c:	dd08      	ble.n	8004070 <u8g2_update_dimension_common+0x74>
    t = display_info->tile_height - u8g2->tile_curr_row;
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	7c5b      	ldrb	r3, [r3, #17]
 8004062:	b29a      	uxth	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800406a:	b29b      	uxth	r3, r3
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8004070:	89fb      	ldrh	r3, [r7, #14]
 8004072:	00db      	lsls	r3, r3, #3
 8004074:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 8004092:	89fb      	ldrh	r3, [r7, #14]
 8004094:	4413      	add	r3, r2
 8004096:	b29a      	uxth	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	8a9a      	ldrh	r2, [r3, #20]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  u8g2->height = display_info->pixel_height;
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	8ada      	ldrh	r2, [r3, #22]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 80040b2:	bf00      	nop
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr

080040bc <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af02      	add	r7, sp, #8
 80040c2:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f8b3 0052 	ldrh.w	r0, [r3, #82]	; 0x52
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	4603      	mov	r3, r0
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f7ff fe5f 	bl	8003da4 <u8g2_IsIntersection>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d104      	bne.n	80040f6 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 80040f4:	e03b      	b.n	800416e <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800410a:	429a      	cmp	r2, r3
 800410c:	d205      	bcs.n	800411a <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004126:	429a      	cmp	r2, r3
 8004128:	d905      	bls.n	8004136 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004142:	429a      	cmp	r2, r3
 8004144:	d205      	bcs.n	8004152 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800415e:	429a      	cmp	r2, r3
 8004160:	d905      	bls.n	800416e <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
}
 800416e:	bf00      	nop
 8004170:	3708      	adds	r7, #8
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b082      	sub	sp, #8
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f7ff ff3c 	bl	8003ffc <u8g2_update_dimension_common>
}
 8004184:	bf00      	nop
 8004186:	3708      	adds	r7, #8
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
  
  u8g2->user_y0 = u8g2->buf_y0;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  u8g2->user_y1 = u8g2->buf_y1;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f7ff ff7b 	bl	80040bc <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 80041c6:	bf00      	nop
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}

080041ce <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80041ce:	b580      	push	{r7, lr}
 80041d0:	b086      	sub	sp, #24
 80041d2:	af02      	add	r7, sp, #8
 80041d4:	60f8      	str	r0, [r7, #12]
 80041d6:	4608      	mov	r0, r1
 80041d8:	4611      	mov	r1, r2
 80041da:	461a      	mov	r2, r3
 80041dc:	4603      	mov	r3, r0
 80041de:	817b      	strh	r3, [r7, #10]
 80041e0:	460b      	mov	r3, r1
 80041e2:	813b      	strh	r3, [r7, #8]
 80041e4:	4613      	mov	r3, r2
 80041e6:	80fb      	strh	r3, [r7, #6]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 80041e8:	88f8      	ldrh	r0, [r7, #6]
 80041ea:	893a      	ldrh	r2, [r7, #8]
 80041ec:	8979      	ldrh	r1, [r7, #10]
 80041ee:	7e3b      	ldrb	r3, [r7, #24]
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	4603      	mov	r3, r0
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	f7ff fcf6 	bl	8003be6 <u8g2_draw_hv_line_2dir>
}
 80041fa:	bf00      	nop
 80041fc:	3710      	adds	r7, #16
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}

08004202 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8004202:	b480      	push	{r7}
 8004204:	b083      	sub	sp, #12
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	bc80      	pop	{r7}
 800421a:	4770      	bx	lr

0800421c <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	460b      	mov	r3, r1
 8004226:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 8004228:	78fb      	ldrb	r3, [r7, #3]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d002      	beq.n	8004234 <u8x8_ascii_next+0x18>
 800422e:	78fb      	ldrb	r3, [r7, #3]
 8004230:	2b0a      	cmp	r3, #10
 8004232:	d102      	bne.n	800423a <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 8004234:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004238:	e001      	b.n	800423e <u8x8_ascii_next+0x22>
  return b;
 800423a:	78fb      	ldrb	r3, [r7, #3]
 800423c:	b29b      	uxth	r3, r3
}
 800423e:	4618      	mov	r0, r3
 8004240:	370c      	adds	r7, #12
 8004242:	46bd      	mov	sp, r7
 8004244:	bc80      	pop	{r7}
 8004246:	4770      	bx	lr

08004248 <u8x8_byte_SetDC>:
*/

#include "u8x8.h"

uint8_t u8x8_byte_SetDC(u8x8_t *u8x8, uint8_t dc)
{
 8004248:	b590      	push	{r4, r7, lr}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	460b      	mov	r3, r1
 8004252:	70fb      	strb	r3, [r7, #3]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	691c      	ldr	r4, [r3, #16]
 8004258:	78fa      	ldrb	r2, [r7, #3]
 800425a:	2300      	movs	r3, #0
 800425c:	2120      	movs	r1, #32
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	47a0      	blx	r4
 8004262:	4603      	mov	r3, r0
}
 8004264:	4618      	mov	r0, r3
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	bd90      	pop	{r4, r7, pc}

0800426c <u8x8_byte_SendBytes>:

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 800426c:	b590      	push	{r4, r7, lr}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	460b      	mov	r3, r1
 8004276:	607a      	str	r2, [r7, #4]
 8004278:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	691c      	ldr	r4, [r3, #16]
 800427e:	7afa      	ldrb	r2, [r7, #11]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2117      	movs	r1, #23
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	47a0      	blx	r4
 8004288:	4603      	mov	r3, r0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	bd90      	pop	{r4, r7, pc}

08004292 <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b082      	sub	sp, #8
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
 800429a:	460b      	mov	r3, r1
 800429c:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 800429e:	1cfb      	adds	r3, r7, #3
 80042a0:	461a      	mov	r2, r3
 80042a2:	2101      	movs	r1, #1
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f7ff ffe1 	bl	800426c <u8x8_byte_SendBytes>
 80042aa:	4603      	mov	r3, r0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3708      	adds	r7, #8
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 80042b4:	b590      	push	{r4, r7, lr}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	460b      	mov	r3, r1
 80042be:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	68dc      	ldr	r4, [r3, #12]
 80042c4:	78fa      	ldrb	r2, [r7, #3]
 80042c6:	2300      	movs	r3, #0
 80042c8:	2115      	movs	r1, #21
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	47a0      	blx	r4
 80042ce:	4603      	mov	r3, r0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd90      	pop	{r4, r7, pc}

080042d8 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 80042d8:	b590      	push	{r4, r7, lr}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	460b      	mov	r3, r1
 80042e2:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68dc      	ldr	r4, [r3, #12]
 80042e8:	78fa      	ldrb	r2, [r7, #3]
 80042ea:	2300      	movs	r3, #0
 80042ec:	2116      	movs	r1, #22
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	47a0      	blx	r4
 80042f2:	4603      	mov	r3, r0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd90      	pop	{r4, r7, pc}

080042fc <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 80042fc:	b590      	push	{r4, r7, lr}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	460b      	mov	r3, r1
 8004306:	607a      	str	r2, [r7, #4]
 8004308:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	68dc      	ldr	r4, [r3, #12]
 800430e:	7afa      	ldrb	r2, [r7, #11]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2117      	movs	r1, #23
 8004314:	68f8      	ldr	r0, [r7, #12]
 8004316:	47a0      	blx	r4
 8004318:	4603      	mov	r3, r0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3714      	adds	r7, #20
 800431e:	46bd      	mov	sp, r7
 8004320:	bd90      	pop	{r4, r7, pc}

08004322 <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8004322:	b590      	push	{r4, r7, lr}
 8004324:	b083      	sub	sp, #12
 8004326:	af00      	add	r7, sp, #0
 8004328:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	68dc      	ldr	r4, [r3, #12]
 800432e:	2300      	movs	r3, #0
 8004330:	2200      	movs	r2, #0
 8004332:	2118      	movs	r1, #24
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	47a0      	blx	r4
 8004338:	4603      	mov	r3, r0
}
 800433a:	4618      	mov	r0, r3
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	bd90      	pop	{r4, r7, pc}

08004342 <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8004342:	b590      	push	{r4, r7, lr}
 8004344:	b083      	sub	sp, #12
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	68dc      	ldr	r4, [r3, #12]
 800434e:	2300      	movs	r3, #0
 8004350:	2200      	movs	r2, #0
 8004352:	2119      	movs	r1, #25
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	47a0      	blx	r4
 8004358:	4603      	mov	r3, r0
}
 800435a:	4618      	mov	r0, r3
 800435c:	370c      	adds	r7, #12
 800435e:	46bd      	mov	sp, r7
 8004360:	bd90      	pop	{r4, r7, pc}

08004362 <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8004362:	b590      	push	{r4, r7, lr}
 8004364:	b085      	sub	sp, #20
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
 800436a:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	73fb      	strb	r3, [r7, #15]
    data++;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	3301      	adds	r3, #1
 8004376:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8004378:	7bfb      	ldrb	r3, [r7, #15]
 800437a:	2bfe      	cmp	r3, #254	; 0xfe
 800437c:	d031      	beq.n	80043e2 <u8x8_cad_SendSequence+0x80>
 800437e:	2bfe      	cmp	r3, #254	; 0xfe
 8004380:	dc3d      	bgt.n	80043fe <u8x8_cad_SendSequence+0x9c>
 8004382:	2b19      	cmp	r3, #25
 8004384:	dc3b      	bgt.n	80043fe <u8x8_cad_SendSequence+0x9c>
 8004386:	2b18      	cmp	r3, #24
 8004388:	da23      	bge.n	80043d2 <u8x8_cad_SendSequence+0x70>
 800438a:	2b16      	cmp	r3, #22
 800438c:	dc02      	bgt.n	8004394 <u8x8_cad_SendSequence+0x32>
 800438e:	2b15      	cmp	r3, #21
 8004390:	da03      	bge.n	800439a <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8004392:	e034      	b.n	80043fe <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8004394:	2b17      	cmp	r3, #23
 8004396:	d00e      	beq.n	80043b6 <u8x8_cad_SendSequence+0x54>
	return;
 8004398:	e031      	b.n	80043fe <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	68dc      	ldr	r4, [r3, #12]
 80043a4:	7bba      	ldrb	r2, [r7, #14]
 80043a6:	7bf9      	ldrb	r1, [r7, #15]
 80043a8:	2300      	movs	r3, #0
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	47a0      	blx	r4
	  data++;
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	3301      	adds	r3, #1
 80043b2:	603b      	str	r3, [r7, #0]
	  break;
 80043b4:	e022      	b.n	80043fc <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 80043bc:	f107 030e 	add.w	r3, r7, #14
 80043c0:	461a      	mov	r2, r3
 80043c2:	2101      	movs	r1, #1
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f7ff ff99 	bl	80042fc <u8x8_cad_SendData>
	  data++;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	3301      	adds	r3, #1
 80043ce:	603b      	str	r3, [r7, #0]
	  break;
 80043d0:	e014      	b.n	80043fc <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68dc      	ldr	r4, [r3, #12]
 80043d6:	7bf9      	ldrb	r1, [r7, #15]
 80043d8:	2300      	movs	r3, #0
 80043da:	2200      	movs	r2, #0
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	47a0      	blx	r4
	  break;
 80043e0:	e00c      	b.n	80043fc <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 80043e8:	7bbb      	ldrb	r3, [r7, #14]
 80043ea:	461a      	mov	r2, r3
 80043ec:	2129      	movs	r1, #41	; 0x29
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f000 f9d8 	bl	80047a4 <u8x8_gpio_call>
	  data++;
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	3301      	adds	r3, #1
 80043f8:	603b      	str	r3, [r7, #0]
	  break;
 80043fa:	bf00      	nop
    cmd = *data;
 80043fc:	e7b6      	b.n	800436c <u8x8_cad_SendSequence+0xa>
	return;
 80043fe:	bf00      	nop
    }
  }
}
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	bd90      	pop	{r4, r7, pc}
	...

08004408 <u8x8_cad_001>:
  convert to bytes by using 
    dc = 0 for commands and args and
    dc = 1 for data
*/
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8004408:	b590      	push	{r4, r7, lr}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	607b      	str	r3, [r7, #4]
 8004412:	460b      	mov	r3, r1
 8004414:	72fb      	strb	r3, [r7, #11]
 8004416:	4613      	mov	r3, r2
 8004418:	72bb      	strb	r3, [r7, #10]
  switch(msg)
 800441a:	7afb      	ldrb	r3, [r7, #11]
 800441c:	3b14      	subs	r3, #20
 800441e:	2b05      	cmp	r3, #5
 8004420:	d82f      	bhi.n	8004482 <u8x8_cad_001+0x7a>
 8004422:	a201      	add	r2, pc, #4	; (adr r2, 8004428 <u8x8_cad_001+0x20>)
 8004424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004428:	08004471 	.word	0x08004471
 800442c:	08004441 	.word	0x08004441
 8004430:	08004455 	.word	0x08004455
 8004434:	08004469 	.word	0x08004469
 8004438:	08004471 	.word	0x08004471
 800443c:	08004471 	.word	0x08004471
  {
    case U8X8_MSG_CAD_SEND_CMD:
      u8x8_byte_SetDC(u8x8, 0);
 8004440:	2100      	movs	r1, #0
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f7ff ff00 	bl	8004248 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 8004448:	7abb      	ldrb	r3, [r7, #10]
 800444a:	4619      	mov	r1, r3
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f7ff ff20 	bl	8004292 <u8x8_byte_SendByte>
      break;
 8004452:	e018      	b.n	8004486 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_ARG:
      u8x8_byte_SetDC(u8x8, 0);
 8004454:	2100      	movs	r1, #0
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f7ff fef6 	bl	8004248 <u8x8_byte_SetDC>
      u8x8_byte_SendByte(u8x8, arg_int);
 800445c:	7abb      	ldrb	r3, [r7, #10]
 800445e:	4619      	mov	r1, r3
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f7ff ff16 	bl	8004292 <u8x8_byte_SendByte>
      break;
 8004466:	e00e      	b.n	8004486 <u8x8_cad_001+0x7e>
    case U8X8_MSG_CAD_SEND_DATA:
      u8x8_byte_SetDC(u8x8, 1);
 8004468:	2101      	movs	r1, #1
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f7ff feec 	bl	8004248 <u8x8_byte_SetDC>
      //break;
      /* fall through */
    case U8X8_MSG_CAD_INIT:
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	691c      	ldr	r4, [r3, #16]
 8004474:	7aba      	ldrb	r2, [r7, #10]
 8004476:	7af9      	ldrb	r1, [r7, #11]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68f8      	ldr	r0, [r7, #12]
 800447c:	47a0      	blx	r4
 800447e:	4603      	mov	r3, r0
 8004480:	e002      	b.n	8004488 <u8x8_cad_001+0x80>
    default:
      return 0;
 8004482:	2300      	movs	r3, #0
 8004484:	e000      	b.n	8004488 <u8x8_cad_001+0x80>
  }
  return 1;
 8004486:	2301      	movs	r3, #1
}
 8004488:	4618      	mov	r0, r3
 800448a:	3714      	adds	r7, #20
 800448c:	46bd      	mov	sp, r7
 800448e:	bd90      	pop	{r4, r7, pc}

08004490 <u8x8_d_ssd1306_sh1106_generic>:
  U8X8_END_TRANSFER(),             	/* disable chip */
  U8X8_END()             			/* end of sequence */
};

static uint8_t u8x8_d_ssd1306_sh1106_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af00      	add	r7, sp, #0
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	607b      	str	r3, [r7, #4]
 800449a:	460b      	mov	r3, r1
 800449c:	72fb      	strb	r3, [r7, #11]
 800449e:	4613      	mov	r3, r2
 80044a0:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 80044a2:	7afb      	ldrb	r3, [r7, #11]
 80044a4:	3b0b      	subs	r3, #11
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	f200 808a 	bhi.w	80045c0 <u8x8_d_ssd1306_sh1106_generic+0x130>
 80044ac:	a201      	add	r2, pc, #4	; (adr r2, 80044b4 <u8x8_d_ssd1306_sh1106_generic+0x24>)
 80044ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044b2:	bf00      	nop
 80044b4:	080044c9 	.word	0x080044c9
 80044b8:	080045c1 	.word	0x080045c1
 80044bc:	080044e3 	.word	0x080044e3
 80044c0:	08004515 	.word	0x08004515
 80044c4:	08004535 	.word	0x08004535
      u8x8_d_helper_display_init(u8x8);
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
      break;
    */
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 80044c8:	7abb      	ldrb	r3, [r7, #10]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d104      	bne.n	80044d8 <u8x8_d_ssd1306_sh1106_generic+0x48>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave0_seq);
 80044ce:	4940      	ldr	r1, [pc, #256]	; (80045d0 <u8x8_d_ssd1306_sh1106_generic+0x140>)
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f7ff ff46 	bl	8004362 <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
      break;
 80044d6:	e075      	b.n	80045c4 <u8x8_d_ssd1306_sh1106_generic+0x134>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_powersave1_seq);
 80044d8:	493e      	ldr	r1, [pc, #248]	; (80045d4 <u8x8_d_ssd1306_sh1106_generic+0x144>)
 80044da:	68f8      	ldr	r0, [r7, #12]
 80044dc:	f7ff ff41 	bl	8004362 <u8x8_cad_SendSequence>
      break;
 80044e0:	e070      	b.n	80045c4 <u8x8_d_ssd1306_sh1106_generic+0x134>
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 80044e2:	7abb      	ldrb	r3, [r7, #10]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d10a      	bne.n	80044fe <u8x8_d_ssd1306_sh1106_generic+0x6e>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip0_seq);
 80044e8:	493b      	ldr	r1, [pc, #236]	; (80045d8 <u8x8_d_ssd1306_sh1106_generic+0x148>)
 80044ea:	68f8      	ldr	r0, [r7, #12]
 80044ec:	f7ff ff39 	bl	8004362 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	7c9a      	ldrb	r2, [r3, #18]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 80044fc:	e062      	b.n	80045c4 <u8x8_d_ssd1306_sh1106_generic+0x134>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_flip1_seq);
 80044fe:	4937      	ldr	r1, [pc, #220]	; (80045dc <u8x8_d_ssd1306_sh1106_generic+0x14c>)
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f7ff ff2e 	bl	8004362 <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	7cda      	ldrb	r2, [r3, #19]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      break;
 8004512:	e057      	b.n	80045c4 <u8x8_d_ssd1306_sh1106_generic+0x134>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f7ff ff04 	bl	8004322 <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 800451a:	2181      	movs	r1, #129	; 0x81
 800451c:	68f8      	ldr	r0, [r7, #12]
 800451e:	f7ff fec9 	bl	80042b4 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1306 has range from 0 to 255 */
 8004522:	7abb      	ldrb	r3, [r7, #10]
 8004524:	4619      	mov	r1, r3
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f7ff fed6 	bl	80042d8 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f7ff ff08 	bl	8004342 <u8x8_cad_EndTransfer>
      break;
 8004532:	e047      	b.n	80045c4 <u8x8_d_ssd1306_sh1106_generic+0x134>
#endif
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f7ff fef4 	bl	8004322 <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	795b      	ldrb	r3, [r3, #5]
 800453e:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 8004540:	7dfb      	ldrb	r3, [r7, #23]
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800454c:	7dfb      	ldrb	r3, [r7, #23]
 800454e:	4413      	add	r3, r2
 8004550:	75fb      	strb	r3, [r7, #23]
    
      u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 8004552:	2140      	movs	r1, #64	; 0x40
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f7ff fead 	bl	80042b4 <u8x8_cad_SendCmd>
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 800455a:	7dfb      	ldrb	r3, [r7, #23]
 800455c:	091b      	lsrs	r3, r3, #4
 800455e:	b2db      	uxtb	r3, r3
 8004560:	f043 0310 	orr.w	r3, r3, #16
 8004564:	b2db      	uxtb	r3, r3
 8004566:	4619      	mov	r1, r3
 8004568:	68f8      	ldr	r0, [r7, #12]
 800456a:	f7ff fea3 	bl	80042b4 <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));					/* probably wrong, should be SendCmd */
 800456e:	7dfb      	ldrb	r3, [r7, #23]
 8004570:	f003 030f 	and.w	r3, r3, #15
 8004574:	b2db      	uxtb	r3, r3
 8004576:	4619      	mov	r1, r3
 8004578:	68f8      	ldr	r0, [r7, #12]
 800457a:	f7ff fead 	bl	80042d8 <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos));	/* probably wrong, should be SendCmd */
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	799b      	ldrb	r3, [r3, #6]
 8004582:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8004586:	b2db      	uxtb	r3, r3
 8004588:	4619      	mov	r1, r3
 800458a:	68f8      	ldr	r0, [r7, #12]
 800458c:	f7ff fea4 	bl	80042d8 <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	791b      	ldrb	r3, [r3, #4]
 8004594:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 800459c:	7dbb      	ldrb	r3, [r7, #22]
 800459e:	00db      	lsls	r3, r3, #3
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	4619      	mov	r1, r3
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f7ff fea8 	bl	80042fc <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 80045ac:	7abb      	ldrb	r3, [r7, #10]
 80045ae:	3b01      	subs	r3, #1
 80045b0:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 80045b2:	7abb      	ldrb	r3, [r7, #10]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d1eb      	bne.n	8004590 <u8x8_d_ssd1306_sh1106_generic+0x100>
      
      u8x8_cad_EndTransfer(u8x8);
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f7ff fec2 	bl	8004342 <u8x8_cad_EndTransfer>
      break;
 80045be:	e001      	b.n	80045c4 <u8x8_d_ssd1306_sh1106_generic+0x134>
    default:
      return 0;
 80045c0:	2300      	movs	r3, #0
 80045c2:	e000      	b.n	80045c6 <u8x8_d_ssd1306_sh1106_generic+0x136>
  }
  return 1;
 80045c4:	2301      	movs	r3, #1
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3718      	adds	r7, #24
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	08005600 	.word	0x08005600
 80045d4:	08005608 	.word	0x08005608
 80045d8:	08005610 	.word	0x08005610
 80045dc:	08005618 	.word	0x08005618

080045e0 <u8x8_d_ssd1306_128x64_noname>:
  /* pixel_width = */ 128,
  /* pixel_height = */ 64
};

uint8_t u8x8_d_ssd1306_128x64_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	607b      	str	r3, [r7, #4]
 80045ea:	460b      	mov	r3, r1
 80045ec:	72fb      	strb	r3, [r7, #11]
 80045ee:	4613      	mov	r3, r2
 80045f0:	72bb      	strb	r3, [r7, #10]
    
  if ( u8x8_d_ssd1306_sh1106_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 80045f2:	7aba      	ldrb	r2, [r7, #10]
 80045f4:	7af9      	ldrb	r1, [r7, #11]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f7ff ff49 	bl	8004490 <u8x8_d_ssd1306_sh1106_generic>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <u8x8_d_ssd1306_128x64_noname+0x28>
    return 1;
 8004604:	2301      	movs	r3, #1
 8004606:	e014      	b.n	8004632 <u8x8_d_ssd1306_128x64_noname+0x52>
  
  switch(msg)
 8004608:	7afb      	ldrb	r3, [r7, #11]
 800460a:	2b09      	cmp	r3, #9
 800460c:	d009      	beq.n	8004622 <u8x8_d_ssd1306_128x64_noname+0x42>
 800460e:	2b0a      	cmp	r3, #10
 8004610:	d10c      	bne.n	800462c <u8x8_d_ssd1306_128x64_noname+0x4c>
  {
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 f829 	bl	800466a <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1306_128x64_noname_init_seq);    
 8004618:	4908      	ldr	r1, [pc, #32]	; (800463c <u8x8_d_ssd1306_128x64_noname+0x5c>)
 800461a:	68f8      	ldr	r0, [r7, #12]
 800461c:	f7ff fea1 	bl	8004362 <u8x8_cad_SendSequence>
      break;
 8004620:	e006      	b.n	8004630 <u8x8_d_ssd1306_128x64_noname+0x50>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1306_128x64_noname_display_info);
 8004622:	4907      	ldr	r1, [pc, #28]	; (8004640 <u8x8_d_ssd1306_128x64_noname+0x60>)
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f000 f80d 	bl	8004644 <u8x8_d_helper_display_setup_memory>
      break;
 800462a:	e001      	b.n	8004630 <u8x8_d_ssd1306_128x64_noname+0x50>
    default:
      return 0;
 800462c:	2300      	movs	r3, #0
 800462e:	e000      	b.n	8004632 <u8x8_d_ssd1306_128x64_noname+0x52>
  }
  return 1;
 8004630:	2301      	movs	r3, #1
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	080055c8 	.word	0x080055c8
 8004640:	08005620 	.word	0x08005620

08004644 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8004644:	b480      	push	{r7}
 8004646:	b083      	sub	sp, #12
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	7c9a      	ldrb	r2, [r3, #18]
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	bc80      	pop	{r7}
 8004668:	4770      	bx	lr

0800466a <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 800466a:	b590      	push	{r4, r7, lr}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	695c      	ldr	r4, [r3, #20]
 8004676:	2300      	movs	r3, #0
 8004678:	2200      	movs	r2, #0
 800467a:	2128      	movs	r1, #40	; 0x28
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	68dc      	ldr	r4, [r3, #12]
 8004684:	2300      	movs	r3, #0
 8004686:	2200      	movs	r2, #0
 8004688:	2114      	movs	r1, #20
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 800468e:	2201      	movs	r2, #1
 8004690:	214b      	movs	r1, #75	; 0x4b
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f000 f886 	bl	80047a4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	791b      	ldrb	r3, [r3, #4]
 800469e:	461a      	mov	r2, r3
 80046a0:	2129      	movs	r1, #41	; 0x29
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 f87e 	bl	80047a4 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 80046a8:	2200      	movs	r2, #0
 80046aa:	214b      	movs	r1, #75	; 0x4b
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 f879 	bl	80047a4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	791b      	ldrb	r3, [r3, #4]
 80046b8:	461a      	mov	r2, r3
 80046ba:	2129      	movs	r1, #41	; 0x29
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 f871 	bl	80047a4 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 80046c2:	2201      	movs	r2, #1
 80046c4:	214b      	movs	r1, #75	; 0x4b
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f86c 	bl	80047a4 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	795b      	ldrb	r3, [r3, #5]
 80046d2:	461a      	mov	r2, r3
 80046d4:	2129      	movs	r1, #41	; 0x29
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f864 	bl	80047a4 <u8x8_gpio_call>
}    
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd90      	pop	{r4, r7, pc}

080046e4 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 80046e4:	b590      	push	{r4, r7, lr}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	4608      	mov	r0, r1
 80046ee:	4611      	mov	r1, r2
 80046f0:	461a      	mov	r2, r3
 80046f2:	4603      	mov	r3, r0
 80046f4:	70fb      	strb	r3, [r7, #3]
 80046f6:	460b      	mov	r3, r1
 80046f8:	70bb      	strb	r3, [r7, #2]
 80046fa:	4613      	mov	r3, r2
 80046fc:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 80046fe:	78fb      	ldrb	r3, [r7, #3]
 8004700:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8004702:	78bb      	ldrb	r3, [r7, #2]
 8004704:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8004706:	787b      	ldrb	r3, [r7, #1]
 8004708:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 800470a:	6a3b      	ldr	r3, [r7, #32]
 800470c:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689c      	ldr	r4, [r3, #8]
 8004712:	f107 0308 	add.w	r3, r7, #8
 8004716:	2201      	movs	r2, #1
 8004718:	210f      	movs	r1, #15
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	47a0      	blx	r4
 800471e:	4603      	mov	r3, r0
}
 8004720:	4618      	mov	r0, r3
 8004722:	3714      	adds	r7, #20
 8004724:	46bd      	mov	sp, r7
 8004726:	bd90      	pop	{r4, r7, pc}

08004728 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8004728:	b590      	push	{r4, r7, lr}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	689c      	ldr	r4, [r3, #8]
 8004734:	2300      	movs	r3, #0
 8004736:	2200      	movs	r2, #0
 8004738:	2109      	movs	r1, #9
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	47a0      	blx	r4
}
 800473e:	bf00      	nop
 8004740:	370c      	adds	r7, #12
 8004742:	46bd      	mov	sp, r7
 8004744:	bd90      	pop	{r4, r7, pc}

08004746 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8004746:	b590      	push	{r4, r7, lr}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	689c      	ldr	r4, [r3, #8]
 8004752:	2300      	movs	r3, #0
 8004754:	2200      	movs	r2, #0
 8004756:	210a      	movs	r1, #10
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 800475c:	bf00      	nop
 800475e:	370c      	adds	r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	bd90      	pop	{r4, r7, pc}

08004764 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8004764:	b590      	push	{r4, r7, lr}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	460b      	mov	r3, r1
 800476e:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	689c      	ldr	r4, [r3, #8]
 8004774:	78fa      	ldrb	r2, [r7, #3]
 8004776:	2300      	movs	r3, #0
 8004778:	210b      	movs	r1, #11
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	47a0      	blx	r4
}
 800477e:	bf00      	nop
 8004780:	370c      	adds	r7, #12
 8004782:	46bd      	mov	sp, r7
 8004784:	bd90      	pop	{r4, r7, pc}

08004786 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8004786:	b590      	push	{r4, r7, lr}
 8004788:	b083      	sub	sp, #12
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	689c      	ldr	r4, [r3, #8]
 8004792:	2300      	movs	r3, #0
 8004794:	2200      	movs	r2, #0
 8004796:	2110      	movs	r1, #16
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	47a0      	blx	r4
}
 800479c:	bf00      	nop
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd90      	pop	{r4, r7, pc}

080047a4 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80047a4:	b590      	push	{r4, r7, lr}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	460b      	mov	r3, r1
 80047ae:	70fb      	strb	r3, [r7, #3]
 80047b0:	4613      	mov	r3, r2
 80047b2:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	695c      	ldr	r4, [r3, #20]
 80047b8:	78ba      	ldrb	r2, [r7, #2]
 80047ba:	78f9      	ldrb	r1, [r7, #3]
 80047bc:	2300      	movs	r3, #0
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	47a0      	blx	r4
}
 80047c2:	bf00      	nop
 80047c4:	370c      	adds	r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd90      	pop	{r4, r7, pc}

080047ca <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80047ca:	b480      	push	{r7}
 80047cc:	b085      	sub	sp, #20
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	60f8      	str	r0, [r7, #12]
 80047d2:	607b      	str	r3, [r7, #4]
 80047d4:	460b      	mov	r3, r1
 80047d6:	72fb      	strb	r3, [r7, #11]
 80047d8:	4613      	mov	r3, r2
 80047da:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 80047dc:	2300      	movs	r3, #0
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3714      	adds	r7, #20
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bc80      	pop	{r7}
 80047e6:	4770      	bx	lr

080047e8 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 80047e8:	b480      	push	{r7}
 80047ea:	b083      	sub	sp, #12
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a11      	ldr	r2, [pc, #68]	; (8004840 <u8x8_SetupDefaults+0x58>)
 80047fa:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a10      	ldr	r2, [pc, #64]	; (8004840 <u8x8_SetupDefaults+0x58>)
 8004800:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a0e      	ldr	r2, [pc, #56]	; (8004840 <u8x8_SetupDefaults+0x58>)
 8004806:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a0d      	ldr	r2, [pc, #52]	; (8004840 <u8x8_SetupDefaults+0x58>)
 800480c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	22ff      	movs	r2, #255	; 0xff
 8004828:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	22ff      	movs	r2, #255	; 0xff
 8004830:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8004834:	bf00      	nop
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	bc80      	pop	{r7}
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	080047cb 	.word	0x080047cb

08004844 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
 8004850:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f7ff ffc8 	bl	80047e8 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	68ba      	ldr	r2, [r7, #8]
 800485c:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8004870:	68f8      	ldr	r0, [r7, #12]
 8004872:	f7ff ff59 	bl	8004728 <u8x8_SetupMemory>
}
 8004876:	bf00      	nop
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
	...

08004880 <__errno>:
 8004880:	4b01      	ldr	r3, [pc, #4]	; (8004888 <__errno+0x8>)
 8004882:	6818      	ldr	r0, [r3, #0]
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	20000024 	.word	0x20000024

0800488c <__libc_init_array>:
 800488c:	b570      	push	{r4, r5, r6, lr}
 800488e:	2600      	movs	r6, #0
 8004890:	4d0c      	ldr	r5, [pc, #48]	; (80048c4 <__libc_init_array+0x38>)
 8004892:	4c0d      	ldr	r4, [pc, #52]	; (80048c8 <__libc_init_array+0x3c>)
 8004894:	1b64      	subs	r4, r4, r5
 8004896:	10a4      	asrs	r4, r4, #2
 8004898:	42a6      	cmp	r6, r4
 800489a:	d109      	bne.n	80048b0 <__libc_init_array+0x24>
 800489c:	f000 fc9c 	bl	80051d8 <_init>
 80048a0:	2600      	movs	r6, #0
 80048a2:	4d0a      	ldr	r5, [pc, #40]	; (80048cc <__libc_init_array+0x40>)
 80048a4:	4c0a      	ldr	r4, [pc, #40]	; (80048d0 <__libc_init_array+0x44>)
 80048a6:	1b64      	subs	r4, r4, r5
 80048a8:	10a4      	asrs	r4, r4, #2
 80048aa:	42a6      	cmp	r6, r4
 80048ac:	d105      	bne.n	80048ba <__libc_init_array+0x2e>
 80048ae:	bd70      	pop	{r4, r5, r6, pc}
 80048b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80048b4:	4798      	blx	r3
 80048b6:	3601      	adds	r6, #1
 80048b8:	e7ee      	b.n	8004898 <__libc_init_array+0xc>
 80048ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80048be:	4798      	blx	r3
 80048c0:	3601      	adds	r6, #1
 80048c2:	e7f2      	b.n	80048aa <__libc_init_array+0x1e>
 80048c4:	080056cc 	.word	0x080056cc
 80048c8:	080056cc 	.word	0x080056cc
 80048cc:	080056cc 	.word	0x080056cc
 80048d0:	080056d0 	.word	0x080056d0

080048d4 <memset>:
 80048d4:	4603      	mov	r3, r0
 80048d6:	4402      	add	r2, r0
 80048d8:	4293      	cmp	r3, r2
 80048da:	d100      	bne.n	80048de <memset+0xa>
 80048dc:	4770      	bx	lr
 80048de:	f803 1b01 	strb.w	r1, [r3], #1
 80048e2:	e7f9      	b.n	80048d8 <memset+0x4>

080048e4 <siprintf>:
 80048e4:	b40e      	push	{r1, r2, r3}
 80048e6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80048ea:	b500      	push	{lr}
 80048ec:	b09c      	sub	sp, #112	; 0x70
 80048ee:	ab1d      	add	r3, sp, #116	; 0x74
 80048f0:	9002      	str	r0, [sp, #8]
 80048f2:	9006      	str	r0, [sp, #24]
 80048f4:	9107      	str	r1, [sp, #28]
 80048f6:	9104      	str	r1, [sp, #16]
 80048f8:	4808      	ldr	r0, [pc, #32]	; (800491c <siprintf+0x38>)
 80048fa:	4909      	ldr	r1, [pc, #36]	; (8004920 <siprintf+0x3c>)
 80048fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004900:	9105      	str	r1, [sp, #20]
 8004902:	6800      	ldr	r0, [r0, #0]
 8004904:	a902      	add	r1, sp, #8
 8004906:	9301      	str	r3, [sp, #4]
 8004908:	f000 f8fe 	bl	8004b08 <_svfiprintf_r>
 800490c:	2200      	movs	r2, #0
 800490e:	9b02      	ldr	r3, [sp, #8]
 8004910:	701a      	strb	r2, [r3, #0]
 8004912:	b01c      	add	sp, #112	; 0x70
 8004914:	f85d eb04 	ldr.w	lr, [sp], #4
 8004918:	b003      	add	sp, #12
 800491a:	4770      	bx	lr
 800491c:	20000024 	.word	0x20000024
 8004920:	ffff0208 	.word	0xffff0208

08004924 <__retarget_lock_acquire_recursive>:
 8004924:	4770      	bx	lr

08004926 <__retarget_lock_release_recursive>:
 8004926:	4770      	bx	lr

08004928 <sbrk_aligned>:
 8004928:	b570      	push	{r4, r5, r6, lr}
 800492a:	4e0e      	ldr	r6, [pc, #56]	; (8004964 <sbrk_aligned+0x3c>)
 800492c:	460c      	mov	r4, r1
 800492e:	6831      	ldr	r1, [r6, #0]
 8004930:	4605      	mov	r5, r0
 8004932:	b911      	cbnz	r1, 800493a <sbrk_aligned+0x12>
 8004934:	f000 fb7e 	bl	8005034 <_sbrk_r>
 8004938:	6030      	str	r0, [r6, #0]
 800493a:	4621      	mov	r1, r4
 800493c:	4628      	mov	r0, r5
 800493e:	f000 fb79 	bl	8005034 <_sbrk_r>
 8004942:	1c43      	adds	r3, r0, #1
 8004944:	d00a      	beq.n	800495c <sbrk_aligned+0x34>
 8004946:	1cc4      	adds	r4, r0, #3
 8004948:	f024 0403 	bic.w	r4, r4, #3
 800494c:	42a0      	cmp	r0, r4
 800494e:	d007      	beq.n	8004960 <sbrk_aligned+0x38>
 8004950:	1a21      	subs	r1, r4, r0
 8004952:	4628      	mov	r0, r5
 8004954:	f000 fb6e 	bl	8005034 <_sbrk_r>
 8004958:	3001      	adds	r0, #1
 800495a:	d101      	bne.n	8004960 <sbrk_aligned+0x38>
 800495c:	f04f 34ff 	mov.w	r4, #4294967295
 8004960:	4620      	mov	r0, r4
 8004962:	bd70      	pop	{r4, r5, r6, pc}
 8004964:	200006e8 	.word	0x200006e8

08004968 <_malloc_r>:
 8004968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800496c:	1ccd      	adds	r5, r1, #3
 800496e:	f025 0503 	bic.w	r5, r5, #3
 8004972:	3508      	adds	r5, #8
 8004974:	2d0c      	cmp	r5, #12
 8004976:	bf38      	it	cc
 8004978:	250c      	movcc	r5, #12
 800497a:	2d00      	cmp	r5, #0
 800497c:	4607      	mov	r7, r0
 800497e:	db01      	blt.n	8004984 <_malloc_r+0x1c>
 8004980:	42a9      	cmp	r1, r5
 8004982:	d905      	bls.n	8004990 <_malloc_r+0x28>
 8004984:	230c      	movs	r3, #12
 8004986:	2600      	movs	r6, #0
 8004988:	603b      	str	r3, [r7, #0]
 800498a:	4630      	mov	r0, r6
 800498c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004990:	4e2e      	ldr	r6, [pc, #184]	; (8004a4c <_malloc_r+0xe4>)
 8004992:	f000 fb95 	bl	80050c0 <__malloc_lock>
 8004996:	6833      	ldr	r3, [r6, #0]
 8004998:	461c      	mov	r4, r3
 800499a:	bb34      	cbnz	r4, 80049ea <_malloc_r+0x82>
 800499c:	4629      	mov	r1, r5
 800499e:	4638      	mov	r0, r7
 80049a0:	f7ff ffc2 	bl	8004928 <sbrk_aligned>
 80049a4:	1c43      	adds	r3, r0, #1
 80049a6:	4604      	mov	r4, r0
 80049a8:	d14d      	bne.n	8004a46 <_malloc_r+0xde>
 80049aa:	6834      	ldr	r4, [r6, #0]
 80049ac:	4626      	mov	r6, r4
 80049ae:	2e00      	cmp	r6, #0
 80049b0:	d140      	bne.n	8004a34 <_malloc_r+0xcc>
 80049b2:	6823      	ldr	r3, [r4, #0]
 80049b4:	4631      	mov	r1, r6
 80049b6:	4638      	mov	r0, r7
 80049b8:	eb04 0803 	add.w	r8, r4, r3
 80049bc:	f000 fb3a 	bl	8005034 <_sbrk_r>
 80049c0:	4580      	cmp	r8, r0
 80049c2:	d13a      	bne.n	8004a3a <_malloc_r+0xd2>
 80049c4:	6821      	ldr	r1, [r4, #0]
 80049c6:	3503      	adds	r5, #3
 80049c8:	1a6d      	subs	r5, r5, r1
 80049ca:	f025 0503 	bic.w	r5, r5, #3
 80049ce:	3508      	adds	r5, #8
 80049d0:	2d0c      	cmp	r5, #12
 80049d2:	bf38      	it	cc
 80049d4:	250c      	movcc	r5, #12
 80049d6:	4638      	mov	r0, r7
 80049d8:	4629      	mov	r1, r5
 80049da:	f7ff ffa5 	bl	8004928 <sbrk_aligned>
 80049de:	3001      	adds	r0, #1
 80049e0:	d02b      	beq.n	8004a3a <_malloc_r+0xd2>
 80049e2:	6823      	ldr	r3, [r4, #0]
 80049e4:	442b      	add	r3, r5
 80049e6:	6023      	str	r3, [r4, #0]
 80049e8:	e00e      	b.n	8004a08 <_malloc_r+0xa0>
 80049ea:	6822      	ldr	r2, [r4, #0]
 80049ec:	1b52      	subs	r2, r2, r5
 80049ee:	d41e      	bmi.n	8004a2e <_malloc_r+0xc6>
 80049f0:	2a0b      	cmp	r2, #11
 80049f2:	d916      	bls.n	8004a22 <_malloc_r+0xba>
 80049f4:	1961      	adds	r1, r4, r5
 80049f6:	42a3      	cmp	r3, r4
 80049f8:	6025      	str	r5, [r4, #0]
 80049fa:	bf18      	it	ne
 80049fc:	6059      	strne	r1, [r3, #4]
 80049fe:	6863      	ldr	r3, [r4, #4]
 8004a00:	bf08      	it	eq
 8004a02:	6031      	streq	r1, [r6, #0]
 8004a04:	5162      	str	r2, [r4, r5]
 8004a06:	604b      	str	r3, [r1, #4]
 8004a08:	4638      	mov	r0, r7
 8004a0a:	f104 060b 	add.w	r6, r4, #11
 8004a0e:	f000 fb5d 	bl	80050cc <__malloc_unlock>
 8004a12:	f026 0607 	bic.w	r6, r6, #7
 8004a16:	1d23      	adds	r3, r4, #4
 8004a18:	1af2      	subs	r2, r6, r3
 8004a1a:	d0b6      	beq.n	800498a <_malloc_r+0x22>
 8004a1c:	1b9b      	subs	r3, r3, r6
 8004a1e:	50a3      	str	r3, [r4, r2]
 8004a20:	e7b3      	b.n	800498a <_malloc_r+0x22>
 8004a22:	6862      	ldr	r2, [r4, #4]
 8004a24:	42a3      	cmp	r3, r4
 8004a26:	bf0c      	ite	eq
 8004a28:	6032      	streq	r2, [r6, #0]
 8004a2a:	605a      	strne	r2, [r3, #4]
 8004a2c:	e7ec      	b.n	8004a08 <_malloc_r+0xa0>
 8004a2e:	4623      	mov	r3, r4
 8004a30:	6864      	ldr	r4, [r4, #4]
 8004a32:	e7b2      	b.n	800499a <_malloc_r+0x32>
 8004a34:	4634      	mov	r4, r6
 8004a36:	6876      	ldr	r6, [r6, #4]
 8004a38:	e7b9      	b.n	80049ae <_malloc_r+0x46>
 8004a3a:	230c      	movs	r3, #12
 8004a3c:	4638      	mov	r0, r7
 8004a3e:	603b      	str	r3, [r7, #0]
 8004a40:	f000 fb44 	bl	80050cc <__malloc_unlock>
 8004a44:	e7a1      	b.n	800498a <_malloc_r+0x22>
 8004a46:	6025      	str	r5, [r4, #0]
 8004a48:	e7de      	b.n	8004a08 <_malloc_r+0xa0>
 8004a4a:	bf00      	nop
 8004a4c:	200006e4 	.word	0x200006e4

08004a50 <__ssputs_r>:
 8004a50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a54:	688e      	ldr	r6, [r1, #8]
 8004a56:	4682      	mov	sl, r0
 8004a58:	429e      	cmp	r6, r3
 8004a5a:	460c      	mov	r4, r1
 8004a5c:	4690      	mov	r8, r2
 8004a5e:	461f      	mov	r7, r3
 8004a60:	d838      	bhi.n	8004ad4 <__ssputs_r+0x84>
 8004a62:	898a      	ldrh	r2, [r1, #12]
 8004a64:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004a68:	d032      	beq.n	8004ad0 <__ssputs_r+0x80>
 8004a6a:	6825      	ldr	r5, [r4, #0]
 8004a6c:	6909      	ldr	r1, [r1, #16]
 8004a6e:	3301      	adds	r3, #1
 8004a70:	eba5 0901 	sub.w	r9, r5, r1
 8004a74:	6965      	ldr	r5, [r4, #20]
 8004a76:	444b      	add	r3, r9
 8004a78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a7c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004a80:	106d      	asrs	r5, r5, #1
 8004a82:	429d      	cmp	r5, r3
 8004a84:	bf38      	it	cc
 8004a86:	461d      	movcc	r5, r3
 8004a88:	0553      	lsls	r3, r2, #21
 8004a8a:	d531      	bpl.n	8004af0 <__ssputs_r+0xa0>
 8004a8c:	4629      	mov	r1, r5
 8004a8e:	f7ff ff6b 	bl	8004968 <_malloc_r>
 8004a92:	4606      	mov	r6, r0
 8004a94:	b950      	cbnz	r0, 8004aac <__ssputs_r+0x5c>
 8004a96:	230c      	movs	r3, #12
 8004a98:	f04f 30ff 	mov.w	r0, #4294967295
 8004a9c:	f8ca 3000 	str.w	r3, [sl]
 8004aa0:	89a3      	ldrh	r3, [r4, #12]
 8004aa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004aa6:	81a3      	strh	r3, [r4, #12]
 8004aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aac:	464a      	mov	r2, r9
 8004aae:	6921      	ldr	r1, [r4, #16]
 8004ab0:	f000 fade 	bl	8005070 <memcpy>
 8004ab4:	89a3      	ldrh	r3, [r4, #12]
 8004ab6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004aba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004abe:	81a3      	strh	r3, [r4, #12]
 8004ac0:	6126      	str	r6, [r4, #16]
 8004ac2:	444e      	add	r6, r9
 8004ac4:	6026      	str	r6, [r4, #0]
 8004ac6:	463e      	mov	r6, r7
 8004ac8:	6165      	str	r5, [r4, #20]
 8004aca:	eba5 0509 	sub.w	r5, r5, r9
 8004ace:	60a5      	str	r5, [r4, #8]
 8004ad0:	42be      	cmp	r6, r7
 8004ad2:	d900      	bls.n	8004ad6 <__ssputs_r+0x86>
 8004ad4:	463e      	mov	r6, r7
 8004ad6:	4632      	mov	r2, r6
 8004ad8:	4641      	mov	r1, r8
 8004ada:	6820      	ldr	r0, [r4, #0]
 8004adc:	f000 fad6 	bl	800508c <memmove>
 8004ae0:	68a3      	ldr	r3, [r4, #8]
 8004ae2:	2000      	movs	r0, #0
 8004ae4:	1b9b      	subs	r3, r3, r6
 8004ae6:	60a3      	str	r3, [r4, #8]
 8004ae8:	6823      	ldr	r3, [r4, #0]
 8004aea:	4433      	add	r3, r6
 8004aec:	6023      	str	r3, [r4, #0]
 8004aee:	e7db      	b.n	8004aa8 <__ssputs_r+0x58>
 8004af0:	462a      	mov	r2, r5
 8004af2:	f000 fb39 	bl	8005168 <_realloc_r>
 8004af6:	4606      	mov	r6, r0
 8004af8:	2800      	cmp	r0, #0
 8004afa:	d1e1      	bne.n	8004ac0 <__ssputs_r+0x70>
 8004afc:	4650      	mov	r0, sl
 8004afe:	6921      	ldr	r1, [r4, #16]
 8004b00:	f000 faea 	bl	80050d8 <_free_r>
 8004b04:	e7c7      	b.n	8004a96 <__ssputs_r+0x46>
	...

08004b08 <_svfiprintf_r>:
 8004b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b0c:	4698      	mov	r8, r3
 8004b0e:	898b      	ldrh	r3, [r1, #12]
 8004b10:	4607      	mov	r7, r0
 8004b12:	061b      	lsls	r3, r3, #24
 8004b14:	460d      	mov	r5, r1
 8004b16:	4614      	mov	r4, r2
 8004b18:	b09d      	sub	sp, #116	; 0x74
 8004b1a:	d50e      	bpl.n	8004b3a <_svfiprintf_r+0x32>
 8004b1c:	690b      	ldr	r3, [r1, #16]
 8004b1e:	b963      	cbnz	r3, 8004b3a <_svfiprintf_r+0x32>
 8004b20:	2140      	movs	r1, #64	; 0x40
 8004b22:	f7ff ff21 	bl	8004968 <_malloc_r>
 8004b26:	6028      	str	r0, [r5, #0]
 8004b28:	6128      	str	r0, [r5, #16]
 8004b2a:	b920      	cbnz	r0, 8004b36 <_svfiprintf_r+0x2e>
 8004b2c:	230c      	movs	r3, #12
 8004b2e:	603b      	str	r3, [r7, #0]
 8004b30:	f04f 30ff 	mov.w	r0, #4294967295
 8004b34:	e0d1      	b.n	8004cda <_svfiprintf_r+0x1d2>
 8004b36:	2340      	movs	r3, #64	; 0x40
 8004b38:	616b      	str	r3, [r5, #20]
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	9309      	str	r3, [sp, #36]	; 0x24
 8004b3e:	2320      	movs	r3, #32
 8004b40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b44:	2330      	movs	r3, #48	; 0x30
 8004b46:	f04f 0901 	mov.w	r9, #1
 8004b4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b4e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004cf4 <_svfiprintf_r+0x1ec>
 8004b52:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b56:	4623      	mov	r3, r4
 8004b58:	469a      	mov	sl, r3
 8004b5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b5e:	b10a      	cbz	r2, 8004b64 <_svfiprintf_r+0x5c>
 8004b60:	2a25      	cmp	r2, #37	; 0x25
 8004b62:	d1f9      	bne.n	8004b58 <_svfiprintf_r+0x50>
 8004b64:	ebba 0b04 	subs.w	fp, sl, r4
 8004b68:	d00b      	beq.n	8004b82 <_svfiprintf_r+0x7a>
 8004b6a:	465b      	mov	r3, fp
 8004b6c:	4622      	mov	r2, r4
 8004b6e:	4629      	mov	r1, r5
 8004b70:	4638      	mov	r0, r7
 8004b72:	f7ff ff6d 	bl	8004a50 <__ssputs_r>
 8004b76:	3001      	adds	r0, #1
 8004b78:	f000 80aa 	beq.w	8004cd0 <_svfiprintf_r+0x1c8>
 8004b7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b7e:	445a      	add	r2, fp
 8004b80:	9209      	str	r2, [sp, #36]	; 0x24
 8004b82:	f89a 3000 	ldrb.w	r3, [sl]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f000 80a2 	beq.w	8004cd0 <_svfiprintf_r+0x1c8>
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b96:	f10a 0a01 	add.w	sl, sl, #1
 8004b9a:	9304      	str	r3, [sp, #16]
 8004b9c:	9307      	str	r3, [sp, #28]
 8004b9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ba2:	931a      	str	r3, [sp, #104]	; 0x68
 8004ba4:	4654      	mov	r4, sl
 8004ba6:	2205      	movs	r2, #5
 8004ba8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bac:	4851      	ldr	r0, [pc, #324]	; (8004cf4 <_svfiprintf_r+0x1ec>)
 8004bae:	f000 fa51 	bl	8005054 <memchr>
 8004bb2:	9a04      	ldr	r2, [sp, #16]
 8004bb4:	b9d8      	cbnz	r0, 8004bee <_svfiprintf_r+0xe6>
 8004bb6:	06d0      	lsls	r0, r2, #27
 8004bb8:	bf44      	itt	mi
 8004bba:	2320      	movmi	r3, #32
 8004bbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004bc0:	0711      	lsls	r1, r2, #28
 8004bc2:	bf44      	itt	mi
 8004bc4:	232b      	movmi	r3, #43	; 0x2b
 8004bc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004bca:	f89a 3000 	ldrb.w	r3, [sl]
 8004bce:	2b2a      	cmp	r3, #42	; 0x2a
 8004bd0:	d015      	beq.n	8004bfe <_svfiprintf_r+0xf6>
 8004bd2:	4654      	mov	r4, sl
 8004bd4:	2000      	movs	r0, #0
 8004bd6:	f04f 0c0a 	mov.w	ip, #10
 8004bda:	9a07      	ldr	r2, [sp, #28]
 8004bdc:	4621      	mov	r1, r4
 8004bde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004be2:	3b30      	subs	r3, #48	; 0x30
 8004be4:	2b09      	cmp	r3, #9
 8004be6:	d94e      	bls.n	8004c86 <_svfiprintf_r+0x17e>
 8004be8:	b1b0      	cbz	r0, 8004c18 <_svfiprintf_r+0x110>
 8004bea:	9207      	str	r2, [sp, #28]
 8004bec:	e014      	b.n	8004c18 <_svfiprintf_r+0x110>
 8004bee:	eba0 0308 	sub.w	r3, r0, r8
 8004bf2:	fa09 f303 	lsl.w	r3, r9, r3
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	46a2      	mov	sl, r4
 8004bfa:	9304      	str	r3, [sp, #16]
 8004bfc:	e7d2      	b.n	8004ba4 <_svfiprintf_r+0x9c>
 8004bfe:	9b03      	ldr	r3, [sp, #12]
 8004c00:	1d19      	adds	r1, r3, #4
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	9103      	str	r1, [sp, #12]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	bfbb      	ittet	lt
 8004c0a:	425b      	neglt	r3, r3
 8004c0c:	f042 0202 	orrlt.w	r2, r2, #2
 8004c10:	9307      	strge	r3, [sp, #28]
 8004c12:	9307      	strlt	r3, [sp, #28]
 8004c14:	bfb8      	it	lt
 8004c16:	9204      	strlt	r2, [sp, #16]
 8004c18:	7823      	ldrb	r3, [r4, #0]
 8004c1a:	2b2e      	cmp	r3, #46	; 0x2e
 8004c1c:	d10c      	bne.n	8004c38 <_svfiprintf_r+0x130>
 8004c1e:	7863      	ldrb	r3, [r4, #1]
 8004c20:	2b2a      	cmp	r3, #42	; 0x2a
 8004c22:	d135      	bne.n	8004c90 <_svfiprintf_r+0x188>
 8004c24:	9b03      	ldr	r3, [sp, #12]
 8004c26:	3402      	adds	r4, #2
 8004c28:	1d1a      	adds	r2, r3, #4
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	9203      	str	r2, [sp, #12]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	bfb8      	it	lt
 8004c32:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c36:	9305      	str	r3, [sp, #20]
 8004c38:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8004cf8 <_svfiprintf_r+0x1f0>
 8004c3c:	2203      	movs	r2, #3
 8004c3e:	4650      	mov	r0, sl
 8004c40:	7821      	ldrb	r1, [r4, #0]
 8004c42:	f000 fa07 	bl	8005054 <memchr>
 8004c46:	b140      	cbz	r0, 8004c5a <_svfiprintf_r+0x152>
 8004c48:	2340      	movs	r3, #64	; 0x40
 8004c4a:	eba0 000a 	sub.w	r0, r0, sl
 8004c4e:	fa03 f000 	lsl.w	r0, r3, r0
 8004c52:	9b04      	ldr	r3, [sp, #16]
 8004c54:	3401      	adds	r4, #1
 8004c56:	4303      	orrs	r3, r0
 8004c58:	9304      	str	r3, [sp, #16]
 8004c5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c5e:	2206      	movs	r2, #6
 8004c60:	4826      	ldr	r0, [pc, #152]	; (8004cfc <_svfiprintf_r+0x1f4>)
 8004c62:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c66:	f000 f9f5 	bl	8005054 <memchr>
 8004c6a:	2800      	cmp	r0, #0
 8004c6c:	d038      	beq.n	8004ce0 <_svfiprintf_r+0x1d8>
 8004c6e:	4b24      	ldr	r3, [pc, #144]	; (8004d00 <_svfiprintf_r+0x1f8>)
 8004c70:	bb1b      	cbnz	r3, 8004cba <_svfiprintf_r+0x1b2>
 8004c72:	9b03      	ldr	r3, [sp, #12]
 8004c74:	3307      	adds	r3, #7
 8004c76:	f023 0307 	bic.w	r3, r3, #7
 8004c7a:	3308      	adds	r3, #8
 8004c7c:	9303      	str	r3, [sp, #12]
 8004c7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c80:	4433      	add	r3, r6
 8004c82:	9309      	str	r3, [sp, #36]	; 0x24
 8004c84:	e767      	b.n	8004b56 <_svfiprintf_r+0x4e>
 8004c86:	460c      	mov	r4, r1
 8004c88:	2001      	movs	r0, #1
 8004c8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c8e:	e7a5      	b.n	8004bdc <_svfiprintf_r+0xd4>
 8004c90:	2300      	movs	r3, #0
 8004c92:	f04f 0c0a 	mov.w	ip, #10
 8004c96:	4619      	mov	r1, r3
 8004c98:	3401      	adds	r4, #1
 8004c9a:	9305      	str	r3, [sp, #20]
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ca2:	3a30      	subs	r2, #48	; 0x30
 8004ca4:	2a09      	cmp	r2, #9
 8004ca6:	d903      	bls.n	8004cb0 <_svfiprintf_r+0x1a8>
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0c5      	beq.n	8004c38 <_svfiprintf_r+0x130>
 8004cac:	9105      	str	r1, [sp, #20]
 8004cae:	e7c3      	b.n	8004c38 <_svfiprintf_r+0x130>
 8004cb0:	4604      	mov	r4, r0
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8004cb8:	e7f0      	b.n	8004c9c <_svfiprintf_r+0x194>
 8004cba:	ab03      	add	r3, sp, #12
 8004cbc:	9300      	str	r3, [sp, #0]
 8004cbe:	462a      	mov	r2, r5
 8004cc0:	4638      	mov	r0, r7
 8004cc2:	4b10      	ldr	r3, [pc, #64]	; (8004d04 <_svfiprintf_r+0x1fc>)
 8004cc4:	a904      	add	r1, sp, #16
 8004cc6:	f3af 8000 	nop.w
 8004cca:	1c42      	adds	r2, r0, #1
 8004ccc:	4606      	mov	r6, r0
 8004cce:	d1d6      	bne.n	8004c7e <_svfiprintf_r+0x176>
 8004cd0:	89ab      	ldrh	r3, [r5, #12]
 8004cd2:	065b      	lsls	r3, r3, #25
 8004cd4:	f53f af2c 	bmi.w	8004b30 <_svfiprintf_r+0x28>
 8004cd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cda:	b01d      	add	sp, #116	; 0x74
 8004cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ce0:	ab03      	add	r3, sp, #12
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	462a      	mov	r2, r5
 8004ce6:	4638      	mov	r0, r7
 8004ce8:	4b06      	ldr	r3, [pc, #24]	; (8004d04 <_svfiprintf_r+0x1fc>)
 8004cea:	a904      	add	r1, sp, #16
 8004cec:	f000 f87c 	bl	8004de8 <_printf_i>
 8004cf0:	e7eb      	b.n	8004cca <_svfiprintf_r+0x1c2>
 8004cf2:	bf00      	nop
 8004cf4:	08005698 	.word	0x08005698
 8004cf8:	0800569e 	.word	0x0800569e
 8004cfc:	080056a2 	.word	0x080056a2
 8004d00:	00000000 	.word	0x00000000
 8004d04:	08004a51 	.word	0x08004a51

08004d08 <_printf_common>:
 8004d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d0c:	4616      	mov	r6, r2
 8004d0e:	4699      	mov	r9, r3
 8004d10:	688a      	ldr	r2, [r1, #8]
 8004d12:	690b      	ldr	r3, [r1, #16]
 8004d14:	4607      	mov	r7, r0
 8004d16:	4293      	cmp	r3, r2
 8004d18:	bfb8      	it	lt
 8004d1a:	4613      	movlt	r3, r2
 8004d1c:	6033      	str	r3, [r6, #0]
 8004d1e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d22:	460c      	mov	r4, r1
 8004d24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d28:	b10a      	cbz	r2, 8004d2e <_printf_common+0x26>
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	6033      	str	r3, [r6, #0]
 8004d2e:	6823      	ldr	r3, [r4, #0]
 8004d30:	0699      	lsls	r1, r3, #26
 8004d32:	bf42      	ittt	mi
 8004d34:	6833      	ldrmi	r3, [r6, #0]
 8004d36:	3302      	addmi	r3, #2
 8004d38:	6033      	strmi	r3, [r6, #0]
 8004d3a:	6825      	ldr	r5, [r4, #0]
 8004d3c:	f015 0506 	ands.w	r5, r5, #6
 8004d40:	d106      	bne.n	8004d50 <_printf_common+0x48>
 8004d42:	f104 0a19 	add.w	sl, r4, #25
 8004d46:	68e3      	ldr	r3, [r4, #12]
 8004d48:	6832      	ldr	r2, [r6, #0]
 8004d4a:	1a9b      	subs	r3, r3, r2
 8004d4c:	42ab      	cmp	r3, r5
 8004d4e:	dc28      	bgt.n	8004da2 <_printf_common+0x9a>
 8004d50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004d54:	1e13      	subs	r3, r2, #0
 8004d56:	6822      	ldr	r2, [r4, #0]
 8004d58:	bf18      	it	ne
 8004d5a:	2301      	movne	r3, #1
 8004d5c:	0692      	lsls	r2, r2, #26
 8004d5e:	d42d      	bmi.n	8004dbc <_printf_common+0xb4>
 8004d60:	4649      	mov	r1, r9
 8004d62:	4638      	mov	r0, r7
 8004d64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d68:	47c0      	blx	r8
 8004d6a:	3001      	adds	r0, #1
 8004d6c:	d020      	beq.n	8004db0 <_printf_common+0xa8>
 8004d6e:	6823      	ldr	r3, [r4, #0]
 8004d70:	68e5      	ldr	r5, [r4, #12]
 8004d72:	f003 0306 	and.w	r3, r3, #6
 8004d76:	2b04      	cmp	r3, #4
 8004d78:	bf18      	it	ne
 8004d7a:	2500      	movne	r5, #0
 8004d7c:	6832      	ldr	r2, [r6, #0]
 8004d7e:	f04f 0600 	mov.w	r6, #0
 8004d82:	68a3      	ldr	r3, [r4, #8]
 8004d84:	bf08      	it	eq
 8004d86:	1aad      	subeq	r5, r5, r2
 8004d88:	6922      	ldr	r2, [r4, #16]
 8004d8a:	bf08      	it	eq
 8004d8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d90:	4293      	cmp	r3, r2
 8004d92:	bfc4      	itt	gt
 8004d94:	1a9b      	subgt	r3, r3, r2
 8004d96:	18ed      	addgt	r5, r5, r3
 8004d98:	341a      	adds	r4, #26
 8004d9a:	42b5      	cmp	r5, r6
 8004d9c:	d11a      	bne.n	8004dd4 <_printf_common+0xcc>
 8004d9e:	2000      	movs	r0, #0
 8004da0:	e008      	b.n	8004db4 <_printf_common+0xac>
 8004da2:	2301      	movs	r3, #1
 8004da4:	4652      	mov	r2, sl
 8004da6:	4649      	mov	r1, r9
 8004da8:	4638      	mov	r0, r7
 8004daa:	47c0      	blx	r8
 8004dac:	3001      	adds	r0, #1
 8004dae:	d103      	bne.n	8004db8 <_printf_common+0xb0>
 8004db0:	f04f 30ff 	mov.w	r0, #4294967295
 8004db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004db8:	3501      	adds	r5, #1
 8004dba:	e7c4      	b.n	8004d46 <_printf_common+0x3e>
 8004dbc:	2030      	movs	r0, #48	; 0x30
 8004dbe:	18e1      	adds	r1, r4, r3
 8004dc0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004dc4:	1c5a      	adds	r2, r3, #1
 8004dc6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004dca:	4422      	add	r2, r4
 8004dcc:	3302      	adds	r3, #2
 8004dce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004dd2:	e7c5      	b.n	8004d60 <_printf_common+0x58>
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	4622      	mov	r2, r4
 8004dd8:	4649      	mov	r1, r9
 8004dda:	4638      	mov	r0, r7
 8004ddc:	47c0      	blx	r8
 8004dde:	3001      	adds	r0, #1
 8004de0:	d0e6      	beq.n	8004db0 <_printf_common+0xa8>
 8004de2:	3601      	adds	r6, #1
 8004de4:	e7d9      	b.n	8004d9a <_printf_common+0x92>
	...

08004de8 <_printf_i>:
 8004de8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dec:	7e0f      	ldrb	r7, [r1, #24]
 8004dee:	4691      	mov	r9, r2
 8004df0:	2f78      	cmp	r7, #120	; 0x78
 8004df2:	4680      	mov	r8, r0
 8004df4:	460c      	mov	r4, r1
 8004df6:	469a      	mov	sl, r3
 8004df8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004dfa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004dfe:	d807      	bhi.n	8004e10 <_printf_i+0x28>
 8004e00:	2f62      	cmp	r7, #98	; 0x62
 8004e02:	d80a      	bhi.n	8004e1a <_printf_i+0x32>
 8004e04:	2f00      	cmp	r7, #0
 8004e06:	f000 80d9 	beq.w	8004fbc <_printf_i+0x1d4>
 8004e0a:	2f58      	cmp	r7, #88	; 0x58
 8004e0c:	f000 80a4 	beq.w	8004f58 <_printf_i+0x170>
 8004e10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004e18:	e03a      	b.n	8004e90 <_printf_i+0xa8>
 8004e1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004e1e:	2b15      	cmp	r3, #21
 8004e20:	d8f6      	bhi.n	8004e10 <_printf_i+0x28>
 8004e22:	a101      	add	r1, pc, #4	; (adr r1, 8004e28 <_printf_i+0x40>)
 8004e24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e28:	08004e81 	.word	0x08004e81
 8004e2c:	08004e95 	.word	0x08004e95
 8004e30:	08004e11 	.word	0x08004e11
 8004e34:	08004e11 	.word	0x08004e11
 8004e38:	08004e11 	.word	0x08004e11
 8004e3c:	08004e11 	.word	0x08004e11
 8004e40:	08004e95 	.word	0x08004e95
 8004e44:	08004e11 	.word	0x08004e11
 8004e48:	08004e11 	.word	0x08004e11
 8004e4c:	08004e11 	.word	0x08004e11
 8004e50:	08004e11 	.word	0x08004e11
 8004e54:	08004fa3 	.word	0x08004fa3
 8004e58:	08004ec5 	.word	0x08004ec5
 8004e5c:	08004f85 	.word	0x08004f85
 8004e60:	08004e11 	.word	0x08004e11
 8004e64:	08004e11 	.word	0x08004e11
 8004e68:	08004fc5 	.word	0x08004fc5
 8004e6c:	08004e11 	.word	0x08004e11
 8004e70:	08004ec5 	.word	0x08004ec5
 8004e74:	08004e11 	.word	0x08004e11
 8004e78:	08004e11 	.word	0x08004e11
 8004e7c:	08004f8d 	.word	0x08004f8d
 8004e80:	682b      	ldr	r3, [r5, #0]
 8004e82:	1d1a      	adds	r2, r3, #4
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	602a      	str	r2, [r5, #0]
 8004e88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e90:	2301      	movs	r3, #1
 8004e92:	e0a4      	b.n	8004fde <_printf_i+0x1f6>
 8004e94:	6820      	ldr	r0, [r4, #0]
 8004e96:	6829      	ldr	r1, [r5, #0]
 8004e98:	0606      	lsls	r6, r0, #24
 8004e9a:	f101 0304 	add.w	r3, r1, #4
 8004e9e:	d50a      	bpl.n	8004eb6 <_printf_i+0xce>
 8004ea0:	680e      	ldr	r6, [r1, #0]
 8004ea2:	602b      	str	r3, [r5, #0]
 8004ea4:	2e00      	cmp	r6, #0
 8004ea6:	da03      	bge.n	8004eb0 <_printf_i+0xc8>
 8004ea8:	232d      	movs	r3, #45	; 0x2d
 8004eaa:	4276      	negs	r6, r6
 8004eac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004eb0:	230a      	movs	r3, #10
 8004eb2:	485e      	ldr	r0, [pc, #376]	; (800502c <_printf_i+0x244>)
 8004eb4:	e019      	b.n	8004eea <_printf_i+0x102>
 8004eb6:	680e      	ldr	r6, [r1, #0]
 8004eb8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004ebc:	602b      	str	r3, [r5, #0]
 8004ebe:	bf18      	it	ne
 8004ec0:	b236      	sxthne	r6, r6
 8004ec2:	e7ef      	b.n	8004ea4 <_printf_i+0xbc>
 8004ec4:	682b      	ldr	r3, [r5, #0]
 8004ec6:	6820      	ldr	r0, [r4, #0]
 8004ec8:	1d19      	adds	r1, r3, #4
 8004eca:	6029      	str	r1, [r5, #0]
 8004ecc:	0601      	lsls	r1, r0, #24
 8004ece:	d501      	bpl.n	8004ed4 <_printf_i+0xec>
 8004ed0:	681e      	ldr	r6, [r3, #0]
 8004ed2:	e002      	b.n	8004eda <_printf_i+0xf2>
 8004ed4:	0646      	lsls	r6, r0, #25
 8004ed6:	d5fb      	bpl.n	8004ed0 <_printf_i+0xe8>
 8004ed8:	881e      	ldrh	r6, [r3, #0]
 8004eda:	2f6f      	cmp	r7, #111	; 0x6f
 8004edc:	bf0c      	ite	eq
 8004ede:	2308      	moveq	r3, #8
 8004ee0:	230a      	movne	r3, #10
 8004ee2:	4852      	ldr	r0, [pc, #328]	; (800502c <_printf_i+0x244>)
 8004ee4:	2100      	movs	r1, #0
 8004ee6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004eea:	6865      	ldr	r5, [r4, #4]
 8004eec:	2d00      	cmp	r5, #0
 8004eee:	bfa8      	it	ge
 8004ef0:	6821      	ldrge	r1, [r4, #0]
 8004ef2:	60a5      	str	r5, [r4, #8]
 8004ef4:	bfa4      	itt	ge
 8004ef6:	f021 0104 	bicge.w	r1, r1, #4
 8004efa:	6021      	strge	r1, [r4, #0]
 8004efc:	b90e      	cbnz	r6, 8004f02 <_printf_i+0x11a>
 8004efe:	2d00      	cmp	r5, #0
 8004f00:	d04d      	beq.n	8004f9e <_printf_i+0x1b6>
 8004f02:	4615      	mov	r5, r2
 8004f04:	fbb6 f1f3 	udiv	r1, r6, r3
 8004f08:	fb03 6711 	mls	r7, r3, r1, r6
 8004f0c:	5dc7      	ldrb	r7, [r0, r7]
 8004f0e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004f12:	4637      	mov	r7, r6
 8004f14:	42bb      	cmp	r3, r7
 8004f16:	460e      	mov	r6, r1
 8004f18:	d9f4      	bls.n	8004f04 <_printf_i+0x11c>
 8004f1a:	2b08      	cmp	r3, #8
 8004f1c:	d10b      	bne.n	8004f36 <_printf_i+0x14e>
 8004f1e:	6823      	ldr	r3, [r4, #0]
 8004f20:	07de      	lsls	r6, r3, #31
 8004f22:	d508      	bpl.n	8004f36 <_printf_i+0x14e>
 8004f24:	6923      	ldr	r3, [r4, #16]
 8004f26:	6861      	ldr	r1, [r4, #4]
 8004f28:	4299      	cmp	r1, r3
 8004f2a:	bfde      	ittt	le
 8004f2c:	2330      	movle	r3, #48	; 0x30
 8004f2e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f32:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f36:	1b52      	subs	r2, r2, r5
 8004f38:	6122      	str	r2, [r4, #16]
 8004f3a:	464b      	mov	r3, r9
 8004f3c:	4621      	mov	r1, r4
 8004f3e:	4640      	mov	r0, r8
 8004f40:	f8cd a000 	str.w	sl, [sp]
 8004f44:	aa03      	add	r2, sp, #12
 8004f46:	f7ff fedf 	bl	8004d08 <_printf_common>
 8004f4a:	3001      	adds	r0, #1
 8004f4c:	d14c      	bne.n	8004fe8 <_printf_i+0x200>
 8004f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8004f52:	b004      	add	sp, #16
 8004f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f58:	4834      	ldr	r0, [pc, #208]	; (800502c <_printf_i+0x244>)
 8004f5a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004f5e:	6829      	ldr	r1, [r5, #0]
 8004f60:	6823      	ldr	r3, [r4, #0]
 8004f62:	f851 6b04 	ldr.w	r6, [r1], #4
 8004f66:	6029      	str	r1, [r5, #0]
 8004f68:	061d      	lsls	r5, r3, #24
 8004f6a:	d514      	bpl.n	8004f96 <_printf_i+0x1ae>
 8004f6c:	07df      	lsls	r7, r3, #31
 8004f6e:	bf44      	itt	mi
 8004f70:	f043 0320 	orrmi.w	r3, r3, #32
 8004f74:	6023      	strmi	r3, [r4, #0]
 8004f76:	b91e      	cbnz	r6, 8004f80 <_printf_i+0x198>
 8004f78:	6823      	ldr	r3, [r4, #0]
 8004f7a:	f023 0320 	bic.w	r3, r3, #32
 8004f7e:	6023      	str	r3, [r4, #0]
 8004f80:	2310      	movs	r3, #16
 8004f82:	e7af      	b.n	8004ee4 <_printf_i+0xfc>
 8004f84:	6823      	ldr	r3, [r4, #0]
 8004f86:	f043 0320 	orr.w	r3, r3, #32
 8004f8a:	6023      	str	r3, [r4, #0]
 8004f8c:	2378      	movs	r3, #120	; 0x78
 8004f8e:	4828      	ldr	r0, [pc, #160]	; (8005030 <_printf_i+0x248>)
 8004f90:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f94:	e7e3      	b.n	8004f5e <_printf_i+0x176>
 8004f96:	0659      	lsls	r1, r3, #25
 8004f98:	bf48      	it	mi
 8004f9a:	b2b6      	uxthmi	r6, r6
 8004f9c:	e7e6      	b.n	8004f6c <_printf_i+0x184>
 8004f9e:	4615      	mov	r5, r2
 8004fa0:	e7bb      	b.n	8004f1a <_printf_i+0x132>
 8004fa2:	682b      	ldr	r3, [r5, #0]
 8004fa4:	6826      	ldr	r6, [r4, #0]
 8004fa6:	1d18      	adds	r0, r3, #4
 8004fa8:	6961      	ldr	r1, [r4, #20]
 8004faa:	6028      	str	r0, [r5, #0]
 8004fac:	0635      	lsls	r5, r6, #24
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	d501      	bpl.n	8004fb6 <_printf_i+0x1ce>
 8004fb2:	6019      	str	r1, [r3, #0]
 8004fb4:	e002      	b.n	8004fbc <_printf_i+0x1d4>
 8004fb6:	0670      	lsls	r0, r6, #25
 8004fb8:	d5fb      	bpl.n	8004fb2 <_printf_i+0x1ca>
 8004fba:	8019      	strh	r1, [r3, #0]
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	4615      	mov	r5, r2
 8004fc0:	6123      	str	r3, [r4, #16]
 8004fc2:	e7ba      	b.n	8004f3a <_printf_i+0x152>
 8004fc4:	682b      	ldr	r3, [r5, #0]
 8004fc6:	2100      	movs	r1, #0
 8004fc8:	1d1a      	adds	r2, r3, #4
 8004fca:	602a      	str	r2, [r5, #0]
 8004fcc:	681d      	ldr	r5, [r3, #0]
 8004fce:	6862      	ldr	r2, [r4, #4]
 8004fd0:	4628      	mov	r0, r5
 8004fd2:	f000 f83f 	bl	8005054 <memchr>
 8004fd6:	b108      	cbz	r0, 8004fdc <_printf_i+0x1f4>
 8004fd8:	1b40      	subs	r0, r0, r5
 8004fda:	6060      	str	r0, [r4, #4]
 8004fdc:	6863      	ldr	r3, [r4, #4]
 8004fde:	6123      	str	r3, [r4, #16]
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fe6:	e7a8      	b.n	8004f3a <_printf_i+0x152>
 8004fe8:	462a      	mov	r2, r5
 8004fea:	4649      	mov	r1, r9
 8004fec:	4640      	mov	r0, r8
 8004fee:	6923      	ldr	r3, [r4, #16]
 8004ff0:	47d0      	blx	sl
 8004ff2:	3001      	adds	r0, #1
 8004ff4:	d0ab      	beq.n	8004f4e <_printf_i+0x166>
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	079b      	lsls	r3, r3, #30
 8004ffa:	d413      	bmi.n	8005024 <_printf_i+0x23c>
 8004ffc:	68e0      	ldr	r0, [r4, #12]
 8004ffe:	9b03      	ldr	r3, [sp, #12]
 8005000:	4298      	cmp	r0, r3
 8005002:	bfb8      	it	lt
 8005004:	4618      	movlt	r0, r3
 8005006:	e7a4      	b.n	8004f52 <_printf_i+0x16a>
 8005008:	2301      	movs	r3, #1
 800500a:	4632      	mov	r2, r6
 800500c:	4649      	mov	r1, r9
 800500e:	4640      	mov	r0, r8
 8005010:	47d0      	blx	sl
 8005012:	3001      	adds	r0, #1
 8005014:	d09b      	beq.n	8004f4e <_printf_i+0x166>
 8005016:	3501      	adds	r5, #1
 8005018:	68e3      	ldr	r3, [r4, #12]
 800501a:	9903      	ldr	r1, [sp, #12]
 800501c:	1a5b      	subs	r3, r3, r1
 800501e:	42ab      	cmp	r3, r5
 8005020:	dcf2      	bgt.n	8005008 <_printf_i+0x220>
 8005022:	e7eb      	b.n	8004ffc <_printf_i+0x214>
 8005024:	2500      	movs	r5, #0
 8005026:	f104 0619 	add.w	r6, r4, #25
 800502a:	e7f5      	b.n	8005018 <_printf_i+0x230>
 800502c:	080056a9 	.word	0x080056a9
 8005030:	080056ba 	.word	0x080056ba

08005034 <_sbrk_r>:
 8005034:	b538      	push	{r3, r4, r5, lr}
 8005036:	2300      	movs	r3, #0
 8005038:	4d05      	ldr	r5, [pc, #20]	; (8005050 <_sbrk_r+0x1c>)
 800503a:	4604      	mov	r4, r0
 800503c:	4608      	mov	r0, r1
 800503e:	602b      	str	r3, [r5, #0]
 8005040:	f7fb fe82 	bl	8000d48 <_sbrk>
 8005044:	1c43      	adds	r3, r0, #1
 8005046:	d102      	bne.n	800504e <_sbrk_r+0x1a>
 8005048:	682b      	ldr	r3, [r5, #0]
 800504a:	b103      	cbz	r3, 800504e <_sbrk_r+0x1a>
 800504c:	6023      	str	r3, [r4, #0]
 800504e:	bd38      	pop	{r3, r4, r5, pc}
 8005050:	200006ec 	.word	0x200006ec

08005054 <memchr>:
 8005054:	4603      	mov	r3, r0
 8005056:	b510      	push	{r4, lr}
 8005058:	b2c9      	uxtb	r1, r1
 800505a:	4402      	add	r2, r0
 800505c:	4293      	cmp	r3, r2
 800505e:	4618      	mov	r0, r3
 8005060:	d101      	bne.n	8005066 <memchr+0x12>
 8005062:	2000      	movs	r0, #0
 8005064:	e003      	b.n	800506e <memchr+0x1a>
 8005066:	7804      	ldrb	r4, [r0, #0]
 8005068:	3301      	adds	r3, #1
 800506a:	428c      	cmp	r4, r1
 800506c:	d1f6      	bne.n	800505c <memchr+0x8>
 800506e:	bd10      	pop	{r4, pc}

08005070 <memcpy>:
 8005070:	440a      	add	r2, r1
 8005072:	4291      	cmp	r1, r2
 8005074:	f100 33ff 	add.w	r3, r0, #4294967295
 8005078:	d100      	bne.n	800507c <memcpy+0xc>
 800507a:	4770      	bx	lr
 800507c:	b510      	push	{r4, lr}
 800507e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005082:	4291      	cmp	r1, r2
 8005084:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005088:	d1f9      	bne.n	800507e <memcpy+0xe>
 800508a:	bd10      	pop	{r4, pc}

0800508c <memmove>:
 800508c:	4288      	cmp	r0, r1
 800508e:	b510      	push	{r4, lr}
 8005090:	eb01 0402 	add.w	r4, r1, r2
 8005094:	d902      	bls.n	800509c <memmove+0x10>
 8005096:	4284      	cmp	r4, r0
 8005098:	4623      	mov	r3, r4
 800509a:	d807      	bhi.n	80050ac <memmove+0x20>
 800509c:	1e43      	subs	r3, r0, #1
 800509e:	42a1      	cmp	r1, r4
 80050a0:	d008      	beq.n	80050b4 <memmove+0x28>
 80050a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80050a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80050aa:	e7f8      	b.n	800509e <memmove+0x12>
 80050ac:	4601      	mov	r1, r0
 80050ae:	4402      	add	r2, r0
 80050b0:	428a      	cmp	r2, r1
 80050b2:	d100      	bne.n	80050b6 <memmove+0x2a>
 80050b4:	bd10      	pop	{r4, pc}
 80050b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80050ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80050be:	e7f7      	b.n	80050b0 <memmove+0x24>

080050c0 <__malloc_lock>:
 80050c0:	4801      	ldr	r0, [pc, #4]	; (80050c8 <__malloc_lock+0x8>)
 80050c2:	f7ff bc2f 	b.w	8004924 <__retarget_lock_acquire_recursive>
 80050c6:	bf00      	nop
 80050c8:	200006e0 	.word	0x200006e0

080050cc <__malloc_unlock>:
 80050cc:	4801      	ldr	r0, [pc, #4]	; (80050d4 <__malloc_unlock+0x8>)
 80050ce:	f7ff bc2a 	b.w	8004926 <__retarget_lock_release_recursive>
 80050d2:	bf00      	nop
 80050d4:	200006e0 	.word	0x200006e0

080050d8 <_free_r>:
 80050d8:	b538      	push	{r3, r4, r5, lr}
 80050da:	4605      	mov	r5, r0
 80050dc:	2900      	cmp	r1, #0
 80050de:	d040      	beq.n	8005162 <_free_r+0x8a>
 80050e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050e4:	1f0c      	subs	r4, r1, #4
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	bfb8      	it	lt
 80050ea:	18e4      	addlt	r4, r4, r3
 80050ec:	f7ff ffe8 	bl	80050c0 <__malloc_lock>
 80050f0:	4a1c      	ldr	r2, [pc, #112]	; (8005164 <_free_r+0x8c>)
 80050f2:	6813      	ldr	r3, [r2, #0]
 80050f4:	b933      	cbnz	r3, 8005104 <_free_r+0x2c>
 80050f6:	6063      	str	r3, [r4, #4]
 80050f8:	6014      	str	r4, [r2, #0]
 80050fa:	4628      	mov	r0, r5
 80050fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005100:	f7ff bfe4 	b.w	80050cc <__malloc_unlock>
 8005104:	42a3      	cmp	r3, r4
 8005106:	d908      	bls.n	800511a <_free_r+0x42>
 8005108:	6820      	ldr	r0, [r4, #0]
 800510a:	1821      	adds	r1, r4, r0
 800510c:	428b      	cmp	r3, r1
 800510e:	bf01      	itttt	eq
 8005110:	6819      	ldreq	r1, [r3, #0]
 8005112:	685b      	ldreq	r3, [r3, #4]
 8005114:	1809      	addeq	r1, r1, r0
 8005116:	6021      	streq	r1, [r4, #0]
 8005118:	e7ed      	b.n	80050f6 <_free_r+0x1e>
 800511a:	461a      	mov	r2, r3
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	b10b      	cbz	r3, 8005124 <_free_r+0x4c>
 8005120:	42a3      	cmp	r3, r4
 8005122:	d9fa      	bls.n	800511a <_free_r+0x42>
 8005124:	6811      	ldr	r1, [r2, #0]
 8005126:	1850      	adds	r0, r2, r1
 8005128:	42a0      	cmp	r0, r4
 800512a:	d10b      	bne.n	8005144 <_free_r+0x6c>
 800512c:	6820      	ldr	r0, [r4, #0]
 800512e:	4401      	add	r1, r0
 8005130:	1850      	adds	r0, r2, r1
 8005132:	4283      	cmp	r3, r0
 8005134:	6011      	str	r1, [r2, #0]
 8005136:	d1e0      	bne.n	80050fa <_free_r+0x22>
 8005138:	6818      	ldr	r0, [r3, #0]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	4401      	add	r1, r0
 800513e:	6011      	str	r1, [r2, #0]
 8005140:	6053      	str	r3, [r2, #4]
 8005142:	e7da      	b.n	80050fa <_free_r+0x22>
 8005144:	d902      	bls.n	800514c <_free_r+0x74>
 8005146:	230c      	movs	r3, #12
 8005148:	602b      	str	r3, [r5, #0]
 800514a:	e7d6      	b.n	80050fa <_free_r+0x22>
 800514c:	6820      	ldr	r0, [r4, #0]
 800514e:	1821      	adds	r1, r4, r0
 8005150:	428b      	cmp	r3, r1
 8005152:	bf01      	itttt	eq
 8005154:	6819      	ldreq	r1, [r3, #0]
 8005156:	685b      	ldreq	r3, [r3, #4]
 8005158:	1809      	addeq	r1, r1, r0
 800515a:	6021      	streq	r1, [r4, #0]
 800515c:	6063      	str	r3, [r4, #4]
 800515e:	6054      	str	r4, [r2, #4]
 8005160:	e7cb      	b.n	80050fa <_free_r+0x22>
 8005162:	bd38      	pop	{r3, r4, r5, pc}
 8005164:	200006e4 	.word	0x200006e4

08005168 <_realloc_r>:
 8005168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800516c:	4680      	mov	r8, r0
 800516e:	4614      	mov	r4, r2
 8005170:	460e      	mov	r6, r1
 8005172:	b921      	cbnz	r1, 800517e <_realloc_r+0x16>
 8005174:	4611      	mov	r1, r2
 8005176:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800517a:	f7ff bbf5 	b.w	8004968 <_malloc_r>
 800517e:	b92a      	cbnz	r2, 800518c <_realloc_r+0x24>
 8005180:	f7ff ffaa 	bl	80050d8 <_free_r>
 8005184:	4625      	mov	r5, r4
 8005186:	4628      	mov	r0, r5
 8005188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800518c:	f000 f81b 	bl	80051c6 <_malloc_usable_size_r>
 8005190:	4284      	cmp	r4, r0
 8005192:	4607      	mov	r7, r0
 8005194:	d802      	bhi.n	800519c <_realloc_r+0x34>
 8005196:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800519a:	d812      	bhi.n	80051c2 <_realloc_r+0x5a>
 800519c:	4621      	mov	r1, r4
 800519e:	4640      	mov	r0, r8
 80051a0:	f7ff fbe2 	bl	8004968 <_malloc_r>
 80051a4:	4605      	mov	r5, r0
 80051a6:	2800      	cmp	r0, #0
 80051a8:	d0ed      	beq.n	8005186 <_realloc_r+0x1e>
 80051aa:	42bc      	cmp	r4, r7
 80051ac:	4622      	mov	r2, r4
 80051ae:	4631      	mov	r1, r6
 80051b0:	bf28      	it	cs
 80051b2:	463a      	movcs	r2, r7
 80051b4:	f7ff ff5c 	bl	8005070 <memcpy>
 80051b8:	4631      	mov	r1, r6
 80051ba:	4640      	mov	r0, r8
 80051bc:	f7ff ff8c 	bl	80050d8 <_free_r>
 80051c0:	e7e1      	b.n	8005186 <_realloc_r+0x1e>
 80051c2:	4635      	mov	r5, r6
 80051c4:	e7df      	b.n	8005186 <_realloc_r+0x1e>

080051c6 <_malloc_usable_size_r>:
 80051c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051ca:	1f18      	subs	r0, r3, #4
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	bfbc      	itt	lt
 80051d0:	580b      	ldrlt	r3, [r1, r0]
 80051d2:	18c0      	addlt	r0, r0, r3
 80051d4:	4770      	bx	lr
	...

080051d8 <_init>:
 80051d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051da:	bf00      	nop
 80051dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051de:	bc08      	pop	{r3}
 80051e0:	469e      	mov	lr, r3
 80051e2:	4770      	bx	lr

080051e4 <_fini>:
 80051e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051e6:	bf00      	nop
 80051e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ea:	bc08      	pop	{r3}
 80051ec:	469e      	mov	lr, r3
 80051ee:	4770      	bx	lr
