Determining the location of the ModelSim executable...

Using: /home/parisi-dev/intelFPGA/20.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Mips32 -c ProcessUnit --vector_source="/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Waveform9.vwf" --testbench_file="/home/parisi-dev/Documents/32bit-mips-verilog/PC2/simulation/qsim/Waveform9.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sat Sep  7 00:50:14 2024Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Mips32 -c ProcessUnit --vector_source=/home/parisi-dev/Documents/32bit-mips-verilog/PC2/Waveform9.vwf --testbench_file=/home/parisi-dev/Documents/32bit-mips-verilog/PC2/simulation/qsim/Waveform9.vwf.vtInfo (119004): Automatically selected device EP4CE15F23C6 for design ProcessUnitInfo (119005): Fitting design with smaller device may be possible, but smaller device must be specifiedWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
 when writing test bench files
 "reg_4[17]" in vector source file when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/parisi-dev/Documents/32bit-mips-verilog/PC2/simulation/qsim/" Mips32 -c ProcessUnit

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sat Sep  7 00:50:16 2024Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/parisi-dev/Documents/32bit-mips-verilog/PC2/simulation/qsim/ Mips32 -c ProcessUnitInfo (119004): Automatically selected device EP4CE15F23C6 for design ProcessUnitInfo (119005): Fitting design with smaller device may be possible, but smaller device must be specifiedWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file ProcessUnit.vo in folder "/home/parisi-dev/Documents/32bit-mips-verilog/PC2/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 610 megabytes    Info: Processing ended: Sat Sep  7 00:50:18 2024    Info: Elapsed time: 00:00:02    Info: Total CPU time (on all processors): 00:00:02
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/parisi-dev/Documents/32bit-mips-verilog/PC2/simulation/qsim/Mips32.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/parisi-dev/intelFPGA/20.1/modelsim_ase/linuxaloem/vsim -c -do Mips32.do

Reading pref.tcl
# 2020.1
# do Mips32.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:50:18 on Sep 07,2024# vlog -work work ProcessUnit.vo 
# -- Compiling module Mips32
# # Top level modules:# 	Mips32
# End time: 00:50:18 on Sep 07,2024, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020# Start time: 00:50:18 on Sep 07,2024# vlog -work work Waveform9.vwf.vt 
# -- Compiling module Mips32_vlg_vec_tst
# # Top level modules:# 	Mips32_vlg_vec_tst
# End time: 00:50:18 on Sep 07,2024, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Mips32_vlg_vec_tst # Start time: 00:50:18 on Sep 07,2024# Loading work.Mips32_vlg_vec_tst# Loading work.Mips32# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_io_ibuf# Loading cycloneive_ver.cycloneive_lcell_comb# Loading altera_ver.dffeas# Loading cycloneive_ver.cycloneive_mac_mult# Loading cycloneive_ver.cycloneive_mac_data_reg# Loading cycloneive_ver.cycloneive_mac_sign_reg# Loading cycloneive_ver.cycloneive_mac_mult_internal# Loading cycloneive_ver.cycloneive_mac_out# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform9.vwf.vt(55)#    Time: 1 us  Iteration: 0  Instance: /Mips32_vlg_vec_tst
# End time: 00:50:19 on Sep 07,2024, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/parisi-dev/Documents/32bit-mips-verilog/PC2/Waveform9.vwf...

Reading /home/parisi-dev/Documents/32bit-mips-verilog/PC2/simulation/qsim/Mips32.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/parisi-dev/Documents/32bit-mips-verilog/PC2/simulation/qsim/Mips32_20240907005019.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.