Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 17 08:47:03 2019
| Host         : narayan-Lenovo-B590 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file PmodOLEDCtrl_control_sets_placed.rpt
| Design       : PmodOLEDCtrl
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    92 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            5 |
|      5 |            8 |
|      8 |           67 |
|     10 |            1 |
|     11 |            1 |
|     12 |            2 |
|     13 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           17 |
| Yes          | No                    | No                     |            1097 |          242 |
| Yes          | No                    | Yes                    |              10 |            2 |
| Yes          | Yes                   | No                     |              51 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+-------------------------------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal                |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------+-------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | Init/temp_vdd2_out                          |                                           |                1 |              1 |
|  CLK_IBUF_BUFG | Init/temp_vbat3_out                         |                                           |                1 |              1 |
|  CLK_IBUF_BUFG | Example/colm0                               |                                           |                1 |              4 |
|  CLK_IBUF_BUFG | Example/after_page_state0                   | Example/temp_page[1]_i_1_n_0              |                1 |              4 |
|  CLK_IBUF_BUFG | Example/E[0]                                | RST_IBUF                                  |                1 |              4 |
|  CLK_IBUF_BUFG | Example/temp_spi_data0                      | Example/temp_spi_data[7]_i_1__0_n_0       |                1 |              4 |
|  CLK_IBUF_BUFG | Example/temp_spi_data0                      |                                           |                2 |              4 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/E[0]                       |                                           |                4 |              5 |
|  CLK_IBUF_BUFG | Example/after_state0                        |                                           |                1 |              5 |
|  CLK_IBUF_BUFG |                                             | Example/SPI_COMP/counter                  |                1 |              5 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/temp_sdo                      | Init/SPI_COMP/shift_counter[3]_i_1__0_n_0 |                3 |              5 |
|  CLK_IBUF_BUFG |                                             | Init/SPI_COMP/counter                     |                1 |              5 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/temp_sdo                   | Example/SPI_COMP/shift_counter[3]_i_1_n_0 |                1 |              5 |
|  CLK_IBUF_BUFG | Init/after_state__0                         |                                           |                1 |              5 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/E[0]                          | RST_IBUF                                  |                2 |              5 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,14]0              |                                           |                4 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,13]0              |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,12]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,11]0              |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,10]0              |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,0]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,9]0               |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,8]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,7]0               |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,6]0               |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,4]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,3]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,2]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,1]0               |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,15]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,14]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,13]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,0]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,8]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Init/g0_b0__1_n_0                           |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Init/SPI_COMP/shift_register_0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,5]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,6]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,5]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,4]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,15]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,9]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,15]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,7]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,6]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,5]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,4]0               |                                           |                5 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,3]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,2]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[3,1]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,15]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,8]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,7]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,6]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,5]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,4]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,3]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,2]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,1]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,11]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,14]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,13]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,12]0              |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,11]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,10]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,0]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/SPI_COMP/shift_register_0           |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,0]0               |                                           |                4 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,12]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[2,10]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,9]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,8]0               |                                           |                2 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,7]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,3]0               |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,2]0               |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,14]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[0,9]0               |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,10]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,11]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,12]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,13]0              |                                           |                1 |              8 |
|  CLK_IBUF_BUFG | Example/show_screen_reg[1,1]0               |                                           |                3 |              8 |
|  CLK_IBUF_BUFG | Example/rom_adderess[9]_i_1_n_0             | RST_IBUF                                  |                2 |             10 |
|  CLK_IBUF_BUFG | Example/temp_addr0                          |                                           |                2 |             11 |
|  CLK_IBUF_BUFG | Init/DELAY_COMP/ms_counter[0]_i_2_n_0       | Init/DELAY_COMP/ms_counter                |                3 |             12 |
|  CLK_IBUF_BUFG | Example/DELAY_COMP/ms_counter[0]_i_2__0_n_0 | Example/DELAY_COMP/ms_counter             |                3 |             12 |
|  CLK_IBUF_BUFG | Example/temp_char0                          |                                           |                3 |             13 |
|  CLK_IBUF_BUFG |                                             | RST_IBUF                                  |                5 |             13 |
|  CLK_IBUF_BUFG |                                             |                                           |               13 |             17 |
|  CLK_IBUF_BUFG |                                             | Init/DELAY_COMP/clk_counter               |                5 |             17 |
|  CLK_IBUF_BUFG |                                             | Example/DELAY_COMP/clk_counter            |                5 |             17 |
|  CLK_IBUF_BUFG | Example/current_screen_reg[0,0]0            |                                           |              117 |            512 |
+----------------+---------------------------------------------+-------------------------------------------+------------------+----------------+


