/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Aug 24 11:29:33 2015
 *                 Full Compile MD5 Checksum  cecd4eac458fcdc4b77c82d0630f17be
 *                     (minus title and desc)
 *                 MD5 Checksum               c9a18191e1cdbfad4487ef21d91e95fc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     126
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_HEVD_IL_CPU_REGS_2_0_H__
#define BCHP_HEVD_IL_CPU_REGS_2_0_H__

/***************************************************************************
 *HEVD_IL_CPU_REGS_2_0
 ***************************************************************************/
#define BCHP_HEVD_IL_CPU_REGS_2_0_HST2CPU_MBX    0x20050000 /* [RW] Host 2 CPU mailbox register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CPU2HST_MBX    0x20050004 /* [RW] CPU to Host mailbox register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_MBX_STAT       0x20050008 /* [RO] Mailbox status flags */
#define BCHP_HEVD_IL_CPU_REGS_2_0_INST_BASE      0x2005000c /* [RW] Instruction base address register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CPU_INT_ENA    0x20050010 /* [RW] CPU interrupt enable */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CPU_INT_STAT   0x20050014 /* [RO] CPU interrupt status */
#define BCHP_HEVD_IL_CPU_REGS_2_0_HST2CPU_STAT   0x20050018 /* [RW] Host to CPU status register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CPU2HST_STAT   0x2005001c /* [RW] CPU to Host status register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CPU_INTGEN_SET 0x20050020 /* [WO] CPU interrupt set register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CPU_INTGEN_CLR 0x20050024 /* [WO] CPU interrupt clear register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CPU_ICACHE_MISS 0x20050028 /* [RW] Instruction cache miss counter */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CPU_INTGEN_MASK 0x2005002c /* [RW] CPU interrupt mask register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_DRAM_RD_CNTR   0x20050030 /* [RW] CPU DRAM Read access Counter */
#define BCHP_HEVD_IL_CPU_REGS_2_0_END_OF_CODE    0x20050034 /* [RW] End of code register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_GLOBAL_IO_BASE 0x20050038 /* [RW] Global IO base register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_DEBUG_TRACE_FIFO_WR 0x2005003c /* [RW] CPU debug trace fifo write */
#define BCHP_HEVD_IL_CPU_REGS_2_0_DEBUG_TRACE_FIFO_RD 0x20050040 /* [RW] CPU debug trace fifo read */
#define BCHP_HEVD_IL_CPU_REGS_2_0_DEBUG_TRACE_FIFO_CTL 0x20050044 /* [RW] CPU debug trace fifo control */
#define BCHP_HEVD_IL_CPU_REGS_2_0_DRAM_WR_CNTR   0x20050048 /* [RW] CPU DRAM Write access Counter */
#define BCHP_HEVD_IL_CPU_REGS_2_0_WATCHDOG_TMR   0x2005004c /* [RW] Watchdog timer register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_SDRAM_STATUS   0x20050050 /* [RO] SDRAM Status register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_DEBUG_CTL      0x20050054 /* [RW] Debug Control */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CMD_REG0       0x20050060 /* [RW] Command register 0 */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CMD_REG1       0x20050064 /* [RW] Command register 1 */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CMD_REG2       0x20050068 /* [RW] Command register 2 */
#define BCHP_HEVD_IL_CPU_REGS_2_0_CMD_REG3       0x2005006c /* [RW] Command register 3 */
#define BCHP_HEVD_IL_CPU_REGS_2_0_GENERAL_TMR    0x20050070 /* [RW] General purpose timer register */
#define BCHP_HEVD_IL_CPU_REGS_2_0_DEC_VERSION    0x20050108 /* [RO] Decoder versions */

#endif /* #ifndef BCHP_HEVD_IL_CPU_REGS_2_0_H__ */

/* End of File */
