# Majority Logic in Verilog

This project implements a simple 3-input majority gate in Verilog.
Includes testbench and waveform viewing with GTKWave.

## Files
- `majority.v` - Main Verilog module
- `majority_tb.v` - Testbench
- `waveform.vcd` - Generated by simulation

## How to simulate
```bash
iverilog -o sim majority.v majority_tb.v
vvp sim
gtkwave waveform.vcd
