// Seed: 2512625350
`define pp_18 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output id_17;
  output id_16;
  input id_15;
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_14 = id_8;
  type_18(
      id_15, id_12, id_5, id_13, 1
  );
  logic id_17;
endmodule
module module_1 (
    output logic id_0,
    output id_1#(.id_18(1'b0)),
    output logic id_2,
    output logic id_3,
    output id_4,
    output id_5,
    output id_6,
    input logic id_7,
    output logic id_8,
    input id_9
);
  assign id_3 = 1;
endmodule
`timescale 1 ps / 1ps
module module_2 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    input logic id_6
);
  logic id_18;
endmodule
