
///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2024 22:02:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=4096)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=12)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,ADDR_WIDTH=12,RAM_INIT_FILE="")' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (D:/FPGA_learning/Q_Project_item/Ti60F225_ADV7611/V5_Ti60_AR0135_HDMI/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,ADDR_WIDTH=12,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,ADDR_WIDTH=12,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=4096)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=4096)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 134 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1034, ed: 3445, lv: 7, pw: 1824.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	100
[EFX-0000 INFO] EFX_LUT4        : 	1048
[EFX-0000 INFO] EFX_FF          : 	878
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 23, 2024 22:02:18
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'csi_ctl0_o' wire 'csi_ctl0_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_ctl1_o' wire 'csi_ctl1_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_scl_o' wire 'csi_scl_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_scl_oe' wire 'csi_scl_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_sda_o' wire 'csi_sda_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_sda_oe' wire 'csi_sda_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_en_o' wire 'csi_rxc_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxc_hs_term_en_o' wire 'csi_rxc_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_rst_o' wire 'csi_rxd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_en_o' wire 'csi_rxd0_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd0_hs_term_en_o' wire 'csi_rxd0_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_rst_o' wire 'csi_rxd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_en_o' wire 'csi_rxd1_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd1_hs_term_en_o' wire 'csi_rxd1_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_rst_o' wire 'csi_rxd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_en_o' wire 'csi_rxd2_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd2_hs_term_en_o' wire 'csi_rxd2_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_rst_o' wire 'csi_rxd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_en_o' wire 'csi_rxd3_hs_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'csi_rxd3_hs_term_en_o' wire 'csi_rxd3_hs_term_en_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_rst_o' wire 'dsi_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_oe' wire 'dsi_txc_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_p_o' wire 'dsi_txc_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_oe' wire 'dsi_txc_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_lp_n_o' wire 'dsi_txc_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_oe' wire 'dsi_txc_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[7]' wire 'dsi_txc_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[6]' wire 'dsi_txc_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[5]' wire 'dsi_txc_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[4]' wire 'dsi_txc_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[3]' wire 'dsi_txc_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[2]' wire 'dsi_txc_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[1]' wire 'dsi_txc_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txc_hs_o[0]' wire 'dsi_txc_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_rst_o' wire 'dsi_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_oe' wire 'dsi_txd0_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[7]' wire 'dsi_txd0_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[6]' wire 'dsi_txd0_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[5]' wire 'dsi_txd0_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[4]' wire 'dsi_txd0_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[3]' wire 'dsi_txd0_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[2]' wire 'dsi_txd0_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[1]' wire 'dsi_txd0_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_hs_o[0]' wire 'dsi_txd0_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_oe' wire 'dsi_txd0_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_p_o' wire 'dsi_txd0_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_oe' wire 'dsi_txd0_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd0_lp_n_o' wire 'dsi_txd0_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_rst_o' wire 'dsi_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_oe' wire 'dsi_txd1_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_p_o' wire 'dsi_txd1_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_oe' wire 'dsi_txd1_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_lp_n_o' wire 'dsi_txd1_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_oe' wire 'dsi_txd1_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[7]' wire 'dsi_txd1_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[6]' wire 'dsi_txd1_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[5]' wire 'dsi_txd1_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[4]' wire 'dsi_txd1_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[3]' wire 'dsi_txd1_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[2]' wire 'dsi_txd1_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[1]' wire 'dsi_txd1_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd1_hs_o[0]' wire 'dsi_txd1_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_rst_o' wire 'dsi_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_oe' wire 'dsi_txd2_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_p_o' wire 'dsi_txd2_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_oe' wire 'dsi_txd2_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_lp_n_o' wire 'dsi_txd2_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_oe' wire 'dsi_txd2_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[7]' wire 'dsi_txd2_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[6]' wire 'dsi_txd2_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[5]' wire 'dsi_txd2_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[4]' wire 'dsi_txd2_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[3]' wire 'dsi_txd2_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[2]' wire 'dsi_txd2_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[1]' wire 'dsi_txd2_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd2_hs_o[0]' wire 'dsi_txd2_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_rst_o' wire 'dsi_txd3_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_oe' wire 'dsi_txd3_lp_p_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_p_o' wire 'dsi_txd3_lp_p_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_oe' wire 'dsi_txd3_lp_n_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_lp_n_o' wire 'dsi_txd3_lp_n_o' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_oe' wire 'dsi_txd3_hs_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[7]' wire 'dsi_txd3_hs_o[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[6]' wire 'dsi_txd3_hs_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[5]' wire 'dsi_txd3_hs_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[4]' wire 'dsi_txd3_hs_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[3]' wire 'dsi_txd3_hs_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[2]' wire 'dsi_txd3_hs_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[1]' wire 'dsi_txd3_hs_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'dsi_txd3_hs_o[0]' wire 'dsi_txd3_hs_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'uart_tx_o' wire 'uart_tx_o' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[4]' wire 'led_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[3]' wire 'led_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[2]' wire 'led_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'led_o[1]' wire 'led_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'cmos_ctl2' wire 'cmos_ctl2' is not driven.
[EFX-0256 WARNING] The primary output port 'cmos_ctl3' wire 'cmos_ctl3' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_oe' wire 'lvds_txc_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[6]' wire 'lvds_txc_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[5]' wire 'lvds_txc_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[4]' wire 'lvds_txc_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[3]' wire 'lvds_txc_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[2]' wire 'lvds_txc_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[1]' wire 'lvds_txc_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_o[0]' wire 'lvds_txc_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txc_rst_o' wire 'lvds_txc_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_oe' wire 'lvds_txd0_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[6]' wire 'lvds_txd0_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[5]' wire 'lvds_txd0_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[4]' wire 'lvds_txd0_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[3]' wire 'lvds_txd0_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[2]' wire 'lvds_txd0_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[1]' wire 'lvds_txd0_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_o[0]' wire 'lvds_txd0_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd0_rst_o' wire 'lvds_txd0_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_oe' wire 'lvds_txd1_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[6]' wire 'lvds_txd1_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[5]' wire 'lvds_txd1_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[4]' wire 'lvds_txd1_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[3]' wire 'lvds_txd1_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[2]' wire 'lvds_txd1_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[1]' wire 'lvds_txd1_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_o[0]' wire 'lvds_txd1_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd1_rst_o' wire 'lvds_txd1_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_oe' wire 'lvds_txd2_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[6]' wire 'lvds_txd2_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[5]' wire 'lvds_txd2_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[4]' wire 'lvds_txd2_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[3]' wire 'lvds_txd2_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[2]' wire 'lvds_txd2_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[1]' wire 'lvds_txd2_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_o[0]' wire 'lvds_txd2_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd2_rst_o' wire 'lvds_txd2_rst_o' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_oe' wire 'lvds_txd3_oe' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[6]' wire 'lvds_txd3_o[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[5]' wire 'lvds_txd3_o[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[4]' wire 'lvds_txd3_o[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[3]' wire 'lvds_txd3_o[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[2]' wire 'lvds_txd3_o[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[1]' wire 'lvds_txd3_o[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_o[0]' wire 'lvds_txd3_o[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'lvds_txd3_rst_o' wire 'lvds_txd3_rst_o' is not driven.
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (D:\FPGA_learning\Q_Project_item\Ti60F225_ADV7611\V5_Ti60_AR0135_HDMI\ip\W0_FIFO_128\W0_FIFO_128.v:721)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_f8e357ee76084051a56be552e4669b77(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_f8e357ee76084051a56be552e4669b77(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_f8e357ee76084051a56be552e4669b77(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_f8e357ee76084051a56be552e4669b77_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_f8e357ee76084051a56be552e4669b77(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_f8e357ee76084051a56be552e4669b77" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_f8e357ee76084051a56be552e4669b77(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_f8e357ee76084051a56be552e4669b77(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_f8e357ee76084051a56be552e4669b77" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_f8e357ee76084051a56be552e4669b77" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl_reg16_dat16(CLK_FREQ=96000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_AR0135_1280720_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMLite" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_61ddabce8a534d5a9f89e8773cc6bb10(FAMILY="TITANIUM",MODE="FWFT",WDATA_WIDTH=128,RDATA_WIDTH=128,OUTPUT_REG=0,RAM_MUX_RATIO=1,ENDIANESS=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_61ddabce8a534d5a9f89e8773cc6bb10(FAMILY="TITANIUM",MODE="FWFT",WDATA_WIDTH=128,RDATA_WIDTH=128,OUTPUT_REG=0,RAM_MUX_RATIO=1,ENDIANESS=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_61ddabce8a534d5a9f89e8773cc6bb10(STAGE=3,WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_61ddabce8a534d5a9f89e8773cc6bb10(STAGE=3,WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_61ddabce8a534d5a9f89e8773cc6bb10(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_61ddabce8a534d5a9f89e8773cc6bb10_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_61ddabce8a534d5a9f89e8773cc6bb10_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_61ddabce8a534d5a9f89e8773cc6bb10_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_61ddabce8a534d5a9f89e8773cc6bb10_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_128" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=921600)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl(C_ID_LEN=4,C_RD_END_ADDR=921600)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1114 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3887, ed: 12085, lv: 11, pw: 11322.93
[EFX-0000 INFO] ... LUT mapping end (Real time : 9s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	853
[EFX-0000 INFO] EFX_LUT4        : 	4882
[EFX-0000 INFO] EFX_FF          : 	3763
[EFX-0000 INFO] EFX_SRL8        : 	574
[EFX-0000 INFO] EFX_RAM10       : 	56
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 20:42:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=2048)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=11)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1003, ed: 3327, lv: 7, pw: 1768.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1018
[EFX-0000 INFO] EFX_FF          : 	869
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 20:42:41
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_26d9fe69ff0e4cd9897b79f916d2c0b9(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_26d9fe69ff0e4cd9897b79f916d2c0b9(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_26d9fe69ff0e4cd9897b79f916d2c0b9(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_26d9fe69ff0e4cd9897b79f916d2c0b9(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5580, ed: 17185, lv: 10, pw: 21272.45
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2266
[EFX-0000 INFO] EFX_LUT4        : 	6541
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6842
[EFX-0000 INFO] EFX_SRL8        : 	698
[EFX-0000 INFO] EFX_RAM10       : 	130
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 20:53:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=2048)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=11)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=2048)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1019, ed: 3382, lv: 7, pw: 1791.68
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	93
[EFX-0000 INFO] EFX_LUT4        : 	1034
[EFX-0000 INFO] EFX_FF          : 	869
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 20:54:09
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_26d9fe69ff0e4cd9897b79f916d2c0b9(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_26d9fe69ff0e4cd9897b79f916d2c0b9(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_26d9fe69ff0e4cd9897b79f916d2c0b9(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_26d9fe69ff0e4cd9897b79f916d2c0b9(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 21:01:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 940, ed: 3173, lv: 7, pw: 1667.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	951
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 21:01:28
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_26d9fe69ff0e4cd9897b79f916d2c0b9(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_26d9fe69ff0e4cd9897b79f916d2c0b9(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_26d9fe69ff0e4cd9897b79f916d2c0b9(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_26d9fe69ff0e4cd9897b79f916d2c0b9(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5544, ed: 17120, lv: 10, pw: 21147.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2252
[EFX-0000 INFO] EFX_LUT4        : 	6436
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6824
[EFX-0000 INFO] EFX_SRL8        : 	698
[EFX-0000 INFO] EFX_RAM10       : 	126
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 21:09:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 957, ed: 3269, lv: 7, pw: 1713.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	968
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 21:09:18
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_26d9fe69ff0e4cd9897b79f916d2c0b9(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_26d9fe69ff0e4cd9897b79f916d2c0b9(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_26d9fe69ff0e4cd9897b79f916d2c0b9(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_26d9fe69ff0e4cd9897b79f916d2c0b9(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_26d9fe69ff0e4cd9897b79f916d2c0b9(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_26d9fe69ff0e4cd9897b79f916d2c0b9_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5510, ed: 16956, lv: 10, pw: 21131.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2252
[EFX-0000 INFO] EFX_LUT4        : 	6415
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6824
[EFX-0000 INFO] EFX_SRL8        : 	698
[EFX-0000 INFO] EFX_RAM10       : 	126
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 21:29:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 987, ed: 3267, lv: 7, pw: 1674.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	997
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 21:30:01
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c8acf2dc40340fa8a1777b357870ec4(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c8acf2dc40340fa8a1777b357870ec4(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2c8acf2dc40340fa8a1777b357870ec4(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2c8acf2dc40340fa8a1777b357870ec4(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5570, ed: 17107, lv: 10, pw: 21209.51
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2254
[EFX-0000 INFO] EFX_LUT4        : 	6508
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6824
[EFX-0000 INFO] EFX_SRL8        : 	698
[EFX-0000 INFO] EFX_RAM10       : 	126
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 21:39:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 972, ed: 3228, lv: 7, pw: 1663.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	982
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 21:39:22
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_af32f278b05841e694433ae28c490f52(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=8192,RD_DEPTH=8192,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=13,RADDR_WIDTH=13,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_af32f278b05841e694433ae28c490f52(STAGE=2,WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_af32f278b05841e694433ae28c490f52(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_af32f278b05841e694433ae28c490f52_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c8acf2dc40340fa8a1777b357870ec4(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c8acf2dc40340fa8a1777b357870ec4(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2c8acf2dc40340fa8a1777b357870ec4(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2c8acf2dc40340fa8a1777b357870ec4(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5647, ed: 17384, lv: 10, pw: 21255.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2254
[EFX-0000 INFO] EFX_LUT4        : 	6570
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6824
[EFX-0000 INFO] EFX_SRL8        : 	698
[EFX-0000 INFO] EFX_RAM10       : 	126
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 21:50:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 961, ed: 3215, lv: 7, pw: 1670.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	972
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 21:50:58
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c8acf2dc40340fa8a1777b357870ec4(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2c8acf2dc40340fa8a1777b357870ec4(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2c8acf2dc40340fa8a1777b357870ec4(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2c8acf2dc40340fa8a1777b357870ec4(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2c8acf2dc40340fa8a1777b357870ec4(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2c8acf2dc40340fa8a1777b357870ec4_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5481, ed: 16925, lv: 9, pw: 20663.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2149
[EFX-0000 INFO] EFX_LUT4        : 	6388
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6635
[EFX-0000 INFO] EFX_SRL8        : 	644
[EFX-0000 INFO] EFX_RAM10       : 	96
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 22:54:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 987, ed: 3248, lv: 7, pw: 1675.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	998
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 22:54:33
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5558, ed: 17237, lv: 9, pw: 20848.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2154
[EFX-0000 INFO] EFX_LUT4        : 	6498
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6644
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	144
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 23:03:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 973, ed: 3246, lv: 7, pw: 1667.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	983
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 23:03:56
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5541, ed: 17202, lv: 9, pw: 20824.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2154
[EFX-0000 INFO] EFX_LUT4        : 	6464
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6644
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	144
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 23:19:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 982, ed: 3264, lv: 7, pw: 1688.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	993
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 23:19:48
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5512, ed: 17028, lv: 10, pw: 20747.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2154
[EFX-0000 INFO] EFX_LUT4        : 	6443
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6644
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	144
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 23:34:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 976, ed: 3260, lv: 7, pw: 1681.69
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	984
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 23:34:59
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5515, ed: 16983, lv: 10, pw: 20805.42
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2154
[EFX-0000 INFO] EFX_LUT4        : 	6442
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6668
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	144
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 23:44:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 983, ed: 3267, lv: 7, pw: 1697.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	993
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 21, 2024 23:44:19
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1235 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5538, ed: 17160, lv: 9, pw: 20804.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2154
[EFX-0000 INFO] EFX_LUT4        : 	6475
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6619
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	144
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 21:26:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 979, ed: 3258, lv: 7, pw: 1710.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	987
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 21:26:40
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5520, ed: 17143, lv: 9, pw: 20794.87
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2154
[EFX-0000 INFO] EFX_LUT4        : 	6448
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6640
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	144
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 22:45:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 985, ed: 3275, lv: 7, pw: 1691.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	996
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 22:45:14
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5527, ed: 17081, lv: 10, pw: 20761.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2154
[EFX-0000 INFO] EFX_LUT4        : 	6461
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6640
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	144
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 22:53:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 973, ed: 3238, lv: 7, pw: 1671.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	985
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 22:53:47
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5479, ed: 16888, lv: 10, pw: 20990.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2154
[EFX-0000 INFO] EFX_LUT4        : 	6408
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6799
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 23:02:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 963, ed: 3221, lv: 7, pw: 1667.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	971
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 23:02:37
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5514, ed: 17049, lv: 10, pw: 21001.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6425
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 23:17:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 984, ed: 3254, lv: 7, pw: 1673.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	995
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 23:17:39
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5560, ed: 17167, lv: 9, pw: 21060.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6495
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 23:33:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 974, ed: 3253, lv: 7, pw: 1662.78
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	984
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 23:33:36
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5492, ed: 16984, lv: 10, pw: 20984.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6418
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 23:41:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 968, ed: 3243, lv: 7, pw: 1665.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	979
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 23:41:41
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5457, ed: 16803, lv: 10, pw: 20943.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6379
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6801
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 23:55:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 988, ed: 3282, lv: 7, pw: 1693.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	999
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 22, 2024 23:55:11
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5522, ed: 17121, lv: 9, pw: 21051.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6468
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:12:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 989, ed: 3271, lv: 7, pw: 1696.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	999
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:13:02
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5522, ed: 17121, lv: 9, pw: 21051.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6468
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:21:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 974, ed: 3216, lv: 7, pw: 1652.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	984
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:21:28
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5562, ed: 17176, lv: 9, pw: 21059.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6488
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:28:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 955, ed: 3189, lv: 7, pw: 1672.59
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	964
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:28:35
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5528, ed: 17150, lv: 9, pw: 21045.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6436
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:34:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:35:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 963, ed: 3244, lv: 7, pw: 1684.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	974
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:35:33
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5552, ed: 17136, lv: 10, pw: 20971.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6468
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:42:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 965, ed: 3253, lv: 7, pw: 1694.59
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	973
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:42:29
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5613, ed: 17461, lv: 10, pw: 21113.41
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6531
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:50:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 968, ed: 3222, lv: 7, pw: 1660.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	976
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:50:51
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5557, ed: 17182, lv: 10, pw: 21030.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6476
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:58:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 985, ed: 3272, lv: 7, pw: 1670.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	995
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 15:58:31
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5145, ed: 15937, lv: 10, pw: 15582.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1054
[EFX-0000 INFO] EFX_LUT4        : 	5312
[EFX-0000 INFO] EFX_FF          : 	4176
[EFX-0000 INFO] EFX_SRL8        : 	624
[EFX-0000 INFO] EFX_RAM10       : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:11:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 982, ed: 3298, lv: 7, pw: 1715.93
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	992
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:12:04
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5504, ed: 16922, lv: 10, pw: 21004.16
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6441
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:17:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4407)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4765)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4766)
[EFX-0011 VERI-WARNING] port 'probe5' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:124)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:497)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:198)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5488)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b0101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5693)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4842)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4584)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4534)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:407)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:276)
[EFX-0011 VERI-WARNING] input port 'probe5[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5494)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5495)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:5705)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:422)
[EFX-0200 WARNING] Removing redundant signal : din[28]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4597)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1030)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1033)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1037)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:3460)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:281)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:282)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:284)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:289)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/102015hz4ktry (2) (2)/1051/work_dbg/debug_top.v:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011101,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011101,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 982, ed: 3264, lv: 7, pw: 1734.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	993
[EFX-0000 INFO] EFX_FF          : 	851
[EFX-0000 INFO] EFX_SRL8        : 	28
[EFX-0000 INFO] EFX_RAM10       : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 23, 2024 16:17:38
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\102015hz4ktry (2) (2)\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_a54ae8961a244a54b80dab2e9d7a6b89_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bilinear_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_biliner" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_17" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_16" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1233 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5529, ed: 17089, lv: 9, pw: 21048.69
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	2136
[EFX-0000 INFO] EFX_LUT4        : 	6464
[EFX-0000 INFO] EFX_DSP48       : 	36
[EFX-0000 INFO] EFX_FF          : 	6802
[EFX-0000 INFO] EFX_SRL8        : 	646
[EFX-0000 INFO] EFX_RAM10       : 	156
[EFX-0000 INFO] EFX_DPRAM10     : 	48
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 19:57:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100000000,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000001,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[256]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000001,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000001,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000000,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000000,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1048, ed: 3483, lv: 7, pw: 2160.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	1286
[EFX-0000 INFO] EFX_FF          : 	730
[EFX-0000 INFO] EFX_SRL8        : 	256
[EFX-0000 INFO] EFX_RAM10       : 	13
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 19:57:48
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 6s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8490, ed: 26825, lv: 10, pw: 31637.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	3587
[EFX-0000 INFO] EFX_LUT4        : 	10097
[EFX-0000 INFO] EFX_DSP48       : 	108
[EFX-0000 INFO] EFX_FF          : 	8562
[EFX-0000 INFO] EFX_SRL8        : 	1262
[EFX-0000 INFO] EFX_RAM10       : 	167
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 20:01:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4423)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4781)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4782)
[EFX-0011 VERI-WARNING] port 'probe9' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:140)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:513)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:214)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5504)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5709)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011100000,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4858)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011100001,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4600)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4550)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011100001,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:423)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:438)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:292)
[EFX-0011 VERI-WARNING] input port 'probe9[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:111)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5510)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5511)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5721)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:438)
[EFX-0200 WARNING] Removing redundant signal : din[224]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4613)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4892)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4893)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1046)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1048)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1049)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1053)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[2]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[1]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3476)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3476)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe11[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:111)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011100001,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011100001,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011100001,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011100001,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100000,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011100000,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 958, ed: 3277, lv: 7, pw: 2057.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	1163
[EFX-0000 INFO] EFX_FF          : 	729
[EFX-0000 INFO] EFX_SRL8        : 	224
[EFX-0000 INFO] EFX_RAM10       : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 20:02:03
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 6s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8584, ed: 27227, lv: 10, pw: 31567.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	3587
[EFX-0000 INFO] EFX_LUT4        : 	10067
[EFX-0000 INFO] EFX_DSP48       : 	108
[EFX-0000 INFO] EFX_FF          : 	8561
[EFX-0000 INFO] EFX_SRL8        : 	1230
[EFX-0000 INFO] EFX_RAM10       : 	166
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 20:05:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100000000,DATA_DEPTH=256)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=8)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[256]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000000,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000000,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 126 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1019, ed: 3414, lv: 7, pw: 2158.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	72
[EFX-0000 INFO] EFX_LUT4        : 	1257
[EFX-0000 INFO] EFX_FF          : 	721
[EFX-0000 INFO] EFX_SRL8        : 	256
[EFX-0000 INFO] EFX_RAM10       : 	13
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 20:05:14
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2a08867c0d194e4a9ba253bcb72baa47(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2a08867c0d194e4a9ba253bcb72baa47(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2a08867c0d194e4a9ba253bcb72baa47(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2a08867c0d194e4a9ba253bcb72baa47_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 7s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8419, ed: 26647, lv: 10, pw: 31513.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	3580
[EFX-0000 INFO] EFX_LUT4        : 	9999
[EFX-0000 INFO] EFX_DSP48       : 	108
[EFX-0000 INFO] EFX_FF          : 	8553
[EFX-0000 INFO] EFX_SRL8        : 	1262
[EFX-0000 INFO] EFX_RAM10       : 	167
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 20:07:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4439)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4797)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4798)
[EFX-0011 VERI-WARNING] port 'probe13' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:156)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:529)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:230)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5520)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5725)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0100000000,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4874)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4616)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4566)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000001,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:439)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:454)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:308)
[EFX-0011 VERI-WARNING] input port 'probe13[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5526)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5527)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5737)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:454)
[EFX-0200 WARNING] Removing redundant signal : din[256]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4629)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4908)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4909)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1062)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1064)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1069)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1080)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3492)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:123)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000001,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0100000001,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0100000001,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000000,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0100000000,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1030, ed: 3520, lv: 7, pw: 2205.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	1268
[EFX-0000 INFO] EFX_FF          : 	730
[EFX-0000 INFO] EFX_SRL8        : 	256
[EFX-0000 INFO] EFX_RAM10       : 	13
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 20:08:08
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_66eeffdca8d94e3cae7c53fbdee92710(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_66eeffdca8d94e3cae7c53fbdee92710(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_66eeffdca8d94e3cae7c53fbdee92710(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_66eeffdca8d94e3cae7c53fbdee92710(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 6s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8432, ed: 26626, lv: 10, pw: 31493.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	3583
[EFX-0000 INFO] EFX_LUT4        : 	10021
[EFX-0000 INFO] EFX_DSP48       : 	108
[EFX-0000 INFO] EFX_FF          : 	8553
[EFX-0000 INFO] EFX_SRL8        : 	1260
[EFX-0000 INFO] EFX_RAM10       : 	119
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 20:54:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4563)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4921)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4922)
[EFX-0011 VERI-WARNING] port 'probe44' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:280)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:653)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:354)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5644)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5849)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010100000111,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4998)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010100001000,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4740)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4690)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010100001000,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:563)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:578)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:432)
[EFX-0011 VERI-WARNING] input port 'probe44[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5650)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5651)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5861)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:578)
[EFX-0200 WARNING] Removing redundant signal : din[1287]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4753)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5032)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5033)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1186)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1188)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1189)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1193)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1204)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[43]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[42]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[41]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[40]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[39]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[38]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe48[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe49[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe50[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100001000,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100001000,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100001000,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100001000,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010100000111,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010100000111,DATA_DEPTH=512)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1829, ed: 6585, lv: 7, pw: 5798.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	3097
[EFX-0000 INFO] EFX_FF          : 	732
[EFX-0000 INFO] EFX_SRL8        : 	1287
[EFX-0000 INFO] EFX_RAM10       : 	65
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 20:54:49
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_66eeffdca8d94e3cae7c53fbdee92710(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_66eeffdca8d94e3cae7c53fbdee92710(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_66eeffdca8d94e3cae7c53fbdee92710(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_66eeffdca8d94e3cae7c53fbdee92710(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 6s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8442, ed: 26676, lv: 10, pw: 35583.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	3583
[EFX-0000 INFO] EFX_LUT4        : 	11856
[EFX-0000 INFO] EFX_DSP48       : 	108
[EFX-0000 INFO] EFX_FF          : 	8691
[EFX-0000 INFO] EFX_SRL8        : 	2291
[EFX-0000 INFO] EFX_RAM10       : 	171
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 20:57:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4563)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4921)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4922)
[EFX-0011 VERI-WARNING] port 'probe44' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:280)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:653)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:354)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5644)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5849)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b010100000111,DATA_DEPTH=256)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4998)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010100001000,ADDR_WIDTH=8)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4740)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4690)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010100001000,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:563)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:578)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:432)
[EFX-0011 VERI-WARNING] input port 'probe44[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5650)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5651)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5861)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:578)
[EFX-0200 WARNING] Removing redundant signal : din[1287]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4753)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5032)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5033)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1186)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1188)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1189)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1193)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1204)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[43]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[42]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[41]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[40]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[39]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[38]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[37]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[36]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[35]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3616)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe44[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe45[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe46[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe47[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe48[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe49[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe50[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe51[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe52[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe53[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100001000,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010100001000,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100001000,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010100001000,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010100000111,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010100000111,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 126 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1893, ed: 6768, lv: 6, pw: 5769.81
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	72
[EFX-0000 INFO] EFX_LUT4        : 	3161
[EFX-0000 INFO] EFX_FF          : 	723
[EFX-0000 INFO] EFX_SRL8        : 	1287
[EFX-0000 INFO] EFX_RAM10       : 	65
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 20:57:52
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_66eeffdca8d94e3cae7c53fbdee92710(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_66eeffdca8d94e3cae7c53fbdee92710(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_66eeffdca8d94e3cae7c53fbdee92710(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_66eeffdca8d94e3cae7c53fbdee92710(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 7s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8445, ed: 26705, lv: 10, pw: 35671.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	3576
[EFX-0000 INFO] EFX_LUT4        : 	11928
[EFX-0000 INFO] EFX_DSP48       : 	108
[EFX-0000 INFO] EFX_FF          : 	8682
[EFX-0000 INFO] EFX_SRL8        : 	2291
[EFX-0000 INFO] EFX_RAM10       : 	171
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 21:00:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4499)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4857)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4858)
[EFX-0011 VERI-WARNING] port 'probe28' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:216)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:589)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:290)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5580)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5785)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01011100111,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4934)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01011101000,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4676)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4626)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01011101000,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:499)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:514)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:368)
[EFX-0011 VERI-WARNING] input port 'probe28[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:168)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5586)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5587)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5797)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:514)
[EFX-0200 WARNING] Removing redundant signal : din[743]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4689)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4968)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4969)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1122)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1124)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1125)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1129)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1140)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[27]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[26]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[25]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[24]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[23]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[22]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[21]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[20]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3552)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3552)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:168)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:168)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe30[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:168)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe31[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:168)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe32[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:168)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe33[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:168)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe34[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:168)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe35[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:168)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe36[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:168)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe37[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:168)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011101000,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01011101000,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011101000,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01011101000,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011100111,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01011100111,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1361, ed: 4852, lv: 7, pw: 3841.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	2086
[EFX-0000 INFO] EFX_FF          : 	731
[EFX-0000 INFO] EFX_SRL8        : 	743
[EFX-0000 INFO] EFX_RAM10       : 	38
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 21:01:09
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_66eeffdca8d94e3cae7c53fbdee92710(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_66eeffdca8d94e3cae7c53fbdee92710(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_66eeffdca8d94e3cae7c53fbdee92710(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_66eeffdca8d94e3cae7c53fbdee92710(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 7s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8395, ed: 26541, lv: 10, pw: 33444.78
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	3583
[EFX-0000 INFO] EFX_LUT4        : 	10796
[EFX-0000 INFO] EFX_DSP48       : 	108
[EFX-0000 INFO] EFX_FF          : 	8690
[EFX-0000 INFO] EFX_SRL8        : 	1747
[EFX-0000 INFO] EFX_RAM10       : 	144
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 21:11:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4435)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4793)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4794)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:152)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:525)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:226)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5516)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5721)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011000111,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4870)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001000,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4562)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001000,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:435)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:450)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:304)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5522)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5523)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5733)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:450)
[EFX-0200 WARNING] Removing redundant signal : din[199]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4625)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4904)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4905)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1058)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1060)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1061)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1076)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001000,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001000,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001000,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001000,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011000111,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011000111,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 986, ed: 3312, lv: 7, pw: 2027.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	1165
[EFX-0000 INFO] EFX_FF          : 	729
[EFX-0000 INFO] EFX_SRL8        : 	199
[EFX-0000 INFO] EFX_RAM10       : 	10
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 21:11:17
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_66eeffdca8d94e3cae7c53fbdee92710(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_66eeffdca8d94e3cae7c53fbdee92710(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_66eeffdca8d94e3cae7c53fbdee92710(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_66eeffdca8d94e3cae7c53fbdee92710(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_66eeffdca8d94e3cae7c53fbdee92710(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_66eeffdca8d94e3cae7c53fbdee92710_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 6s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8446, ed: 26690, lv: 10, pw: 31196.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	3583
[EFX-0000 INFO] EFX_LUT4        : 	9939
[EFX-0000 INFO] EFX_DSP48       : 	108
[EFX-0000 INFO] EFX_FF          : 	8688
[EFX-0000 INFO] EFX_SRL8        : 	1203
[EFX-0000 INFO] EFX_RAM10       : 	116
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 21:52:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4435)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4793)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4794)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:152)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:525)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:226)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5516)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5721)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011000111,DATA_DEPTH=512)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4870)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001000,ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4562)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001000,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:435)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:450)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:304)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5522)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5523)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:5733)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:450)
[EFX-0200 WARNING] Removing redundant signal : din[199]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4625)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4904)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:4905)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1058)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1060)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1061)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:1076)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:3488)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/Users/32954/Desktop/FPGA/2k_bicubic/1051/work_dbg/debug_top.v:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=9,CELL_ADDR_WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001000,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001000,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001000,ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001000,ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011000111,DATA_DEPTH=512)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011000111,DATA_DEPTH=512)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 966, ed: 3273, lv: 7, pw: 2010.45
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	79
[EFX-0000 INFO] EFX_LUT4        : 	1147
[EFX-0000 INFO] EFX_FF          : 	729
[EFX-0000 INFO] EFX_SRL8        : 	199
[EFX-0000 INFO] EFX_RAM10       : 	10
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 19, 2024 21:53:00
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\FPGA\2k_bicubic\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_41b7e999ed4143febfe369f8ea651610(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_41b7e999ed4143febfe369f8ea651610(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=32768,RD_DEPTH=32768,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=15,RADDR_WIDTH=15,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_41b7e999ed4143febfe369f8ea651610(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_41b7e999ed4143febfe369f8ea651610(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_41b7e999ed4143febfe369f8ea651610(STAGE=2,WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_41b7e999ed4143febfe369f8ea651610(STAGE=2,WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_41b7e999ed4143febfe369f8ea651610(WIDTH=16)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_41b7e999ed4143febfe369f8ea651610_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_41b7e999ed4143febfe369f8ea651610_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_41b7e999ed4143febfe369f8ea651610_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_41b7e999ed4143febfe369f8ea651610_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 6s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8428, ed: 26587, lv: 10, pw: 31263.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	3587
[EFX-0000 INFO] EFX_LUT4        : 	9900
[EFX-0000 INFO] EFX_DSP48       : 	108
[EFX-0000 INFO] EFX_FF          : 	8697
[EFX-0000 INFO] EFX_SRL8        : 	1205
[EFX-0000 INFO] EFX_RAM10       : 	164
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2024 16:55:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4435)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4793)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4794)
[EFX-0011 VERI-WARNING] port 'probe12' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:152)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:525)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:226)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5516)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5721)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b011000111,DATA_DEPTH=256)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4870)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b011001000,ADDR_WIDTH=8)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4612)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4562)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b011001000,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:435)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:450)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:304)
[EFX-0011 VERI-WARNING] input port 'probe12[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:120)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5522)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5523)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5733)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:450)
[EFX-0200 WARNING] Removing redundant signal : din[199]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4625)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4904)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4905)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1058)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1060)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1061)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1065)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1076)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[10]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[9]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[8]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[7]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[6]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[5]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[4]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3488)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[3]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3488)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe12[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe13[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe14[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe15[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe16[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe17[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe18[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe19[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:120)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001000,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b011001000,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001000,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b011001000,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011000111,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b011000111,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 126 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 950, ed: 3212, lv: 7, pw: 1932.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	72
[EFX-0000 INFO] EFX_LUT4        : 	1129
[EFX-0000 INFO] EFX_FF          : 	720
[EFX-0000 INFO] EFX_SRL8        : 	199
[EFX-0000 INFO] EFX_RAM10       : 	10
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2024 16:55:21
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2cfdbbd253954c94bc97b0a050507c36(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2cfdbbd253954c94bc97b0a050507c36(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2cfdbbd253954c94bc97b0a050507c36(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2cfdbbd253954c94bc97b0a050507c36(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 6s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8599, ed: 27362, lv: 11, pw: 34547.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4068
[EFX-0000 INFO] EFX_LUT4        : 	10460
[EFX-0000 INFO] EFX_DSP48       : 	136
[EFX-0000 INFO] EFX_FF          : 	9286
[EFX-0000 INFO] EFX_SRL8        : 	1665
[EFX-0000 INFO] EFX_RAM10       : 	116
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2024 17:13:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4467)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4825)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4826)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:184)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:557)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:258)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5548)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010010,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5548)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0100110,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5548)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101000,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5548)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b011100,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5548)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b0101110,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5548)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b010001,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5548)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01101,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5753)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01000010110,DATA_DEPTH=256)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4902)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b01000010111,ADDR_WIDTH=8)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4644)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4594)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010111,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:467)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:482)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:336)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5554)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5555)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5765)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:482)
[EFX-0200 WARNING] Removing redundant signal : din[534]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4657)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4936)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4937)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1090)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1092)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1108)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010010,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101000,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b011100,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0101110,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b010001,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01101,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010111,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010111,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010111,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010111,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000010110,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000010110,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 126 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3228, ed: 10267, lv: 7, pw: 6651.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 7s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	72
[EFX-0000 INFO] EFX_LUT4        : 	3743
[EFX-0000 INFO] EFX_FF          : 	2809
[EFX-0000 INFO] EFX_SRL8        : 	534
[EFX-0000 INFO] EFX_RAM10       : 	27
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2024 17:13:43
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2cfdbbd253954c94bc97b0a050507c36(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2cfdbbd253954c94bc97b0a050507c36(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2cfdbbd253954c94bc97b0a050507c36(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2cfdbbd253954c94bc97b0a050507c36(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 7s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8690, ed: 27683, lv: 10, pw: 40588.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4208
[EFX-0000 INFO] EFX_LUT4        : 	13164
[EFX-0000 INFO] EFX_DSP48       : 	136
[EFX-0000 INFO] EFX_FF          : 	11276
[EFX-0000 INFO] EFX_SRL8        : 	2000
[EFX-0000 INFO] EFX_RAM10       : 	133
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2024 17:44:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "D:/Efinity/2023.2/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4467)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4825)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4826)
[EFX-0011 VERI-WARNING] port 'probe20' remains unconnected for this instance (VERI-1927) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:184)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE(CE_POLARITY=1'b1)' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top_renamed_due_excessive_length_1' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:557)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:258)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5548)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5753)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b0110010100,DATA_DEPTH=256)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4902)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b0110010101,ADDR_WIDTH=8)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4644)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4594)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110010101,ADDR_WIDTH=8,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:467)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:482)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:336)
[EFX-0011 VERI-WARNING] input port 'probe20[0]' remains unconnected for this instance (VDB-1053) (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (D:/Efinity/2023.2/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5554)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5555)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:5765)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:482)
[EFX-0200 WARNING] Removing redundant signal : din[404]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4657)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4936)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:4937)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1090)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1092)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1093)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1097)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:1108)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[19]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[18]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[17]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[16]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[15]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[14]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[13]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[12]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[11]. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:3520)
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe20[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe21[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe22[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe23[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe24[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe25[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe26[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe27[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe28[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe29[0]'. (C:/Users/32954/Desktop/fpga2/2k_bicubic_@16.8_nopai_mode3/1051/work_dbg/debug_top.v:144)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=8,CELL_ADDR_WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110010101,ADDR_WIDTH=8,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110010101,ADDR_WIDTH=8,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110010101,ADDR_WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110010101,ADDR_WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110010100,DATA_DEPTH=256)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110010100,DATA_DEPTH=256)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 126 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1097, ed: 3853, lv: 7, pw: 2650.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	72
[EFX-0000 INFO] EFX_LUT4        : 	1483
[EFX-0000 INFO] EFX_FF          : 	721
[EFX-0000 INFO] EFX_SRL8        : 	404
[EFX-0000 INFO] EFX_RAM10       : 	21
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2024 17:44:31
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][7]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][6]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][5]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][4]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][3]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][2]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][1]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][0]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[7]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[6]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[5]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[4]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[3]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[2]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[1]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Out[0]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][31]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][30]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][29]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0200 WARNING] Removing redundant signal : Shift_Q7_Out[4][28]. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:3231)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wclk=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[9]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[10]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[11]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[12]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[13]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[14]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[15]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[16]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[17]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[18]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[19]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[20]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[21]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[22]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[23]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[24]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[25]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[26]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[27]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[28]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[29]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[30]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[31]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[32]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[33]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[34]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[35]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[36]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[37]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[38]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[39]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[40]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[41]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[42]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[43]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[44]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[45]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[46]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[47]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[48]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[49]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[50]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[51]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[52]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[53]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[54]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[55]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[56]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[57]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[58]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[59]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[60]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[61]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[62]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[63]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[64]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[65]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[66]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[67]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[68]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[69]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[70]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (wdata[71]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[0]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[1]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[2]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[3]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[4]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[5]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[6]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[7]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (waddr[8]=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (we=0).
[EFX-0266 WARNING] Module Instance 'map_ram' input pin tied to constant (re=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_push_payload[0]=1).
[EFX-0266 WARNING] Module Instance 'fifo_rdpush' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.a_rst_i'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'fifo_rd.clk_i'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'fifo_ack' input pin tied to constant (io_pop_ready=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_ar_fifo_rd_vaild'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'w_aw_fifo_rd_vaild'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:0)
[EFX-0266 WARNING] Module Instance 'mux0' input pin tied to constant (b_rd_en=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[0]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[1]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[2]=1).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[3]=0).
[EFX-0266 WARNING] Module Instance 'phase_u0' input pin tied to constant (pll_sel[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[2]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[3]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[4]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[5]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[6]=0).
[EFX-0266 WARNING] Module Instance 'inst_arburst_fifo' input pin tied to constant (I_Wr_Data[7]=0).
[EFX-0266 WARNING] Module Instance 'u_wr_addr_fifo' input pin tied to constant (I_Wr_Data[42]=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[127]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[126]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[125]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[124]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[123]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'u_efx_ddr3_soft_controller.wr_data[122]'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\DdrCtrl\DdrCtrl.v:116)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\W0_FIFO_32\W0_FIFO_32.v:709)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\R0_FIFO_32\R0_FIFO_32.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\asyn_fifo\asyn_fifo.v:719)
[EFX-0677 INFO] ... Zero initialization of uninitialized memory block 'ram'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\ip\R0_FIFO\R0_FIFO.v:709)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "example_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=8,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Ddr_Ctrl_Sc_Fifo_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=48,DATA_DEPTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "native_mux_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "buffercc_1_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=144)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=64,RD_DEPTH=64,WDATA_WIDTH=128,RDATA_WIDTH=128,WADDR_WIDTH=6,RADDR_WIDTH=6,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_59f7679412614c72b41c2615de2572f7(STAGE=2,WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_59f7679412614c72b41c2615de2572f7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_59f7679412614c72b41c2615de2572f7(FAMILY="TITANIUM",SYNC_CLK=0,MODE="FWFT",WR_DEPTH=64,WADDR_WIDTH=6,RADDR_WIDTH=6,PROG_FULL_ASSERT=33,PROG_FULL_NEGATE=33,PROG_EMPTY_NEGATE=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_59f7679412614c72b41c2615de2572f7_renamed_due_excessive_length_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "streamfifocc64_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "user_dual_port_ram_59f7679412614c72b41c2615de2572f7(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ddr_3_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "controller_top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_sub_59f7679412614c72b41c2615de2572f7(OUT_RST_ACTIVE="LOW",CYCLE=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "reset_ctrl_59f7679412614c72b41c2615de2572f7(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "phase_shift_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_axi_59f7679412614c72b41c2615de2572f7" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_ddr3_soft_controller_59f7679412614c72b41c2615de2572f7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "DdrCtrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AXI4_AWARMux(AID_LEN=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_86fdad8fd5cf42519e2204399d3b6af7(MODE="FWFT",WR_DEPTH=4096,RD_DEPTH=1024,WDATA_WIDTH=32,RDATA_WIDTH=128,WADDR_WIDTH=12,RADDR_WIDTH=10,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_86fdad8fd5cf42519e2204399d3b6af7(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_86fdad8fd5cf42519e2204399d3b6af7(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_86fdad8fd5cf42519e2204399d3b6af7_renamed_due_excessive_length_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "W0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_ff3db65294a049509cbcec151351ef12(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=1024,RD_DEPTH=4096,WDATA_WIDTH=128,RDATA_WIDTH=32,WADDR_WIDTH=10,RADDR_WIDTH=12,OUTPUT_REG=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_ff3db65294a049509cbcec151351ef12(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_ff3db65294a049509cbcec151351ef12(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_ff3db65294a049509cbcec151351ef12(STAGE=3,WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_ff3db65294a049509cbcec151351ef12_renamed_due_excessive_length_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO_32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi4_ctrl" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_570d993e5fb64d11900c366fe0e2a2eb(WIDTHN=27,WIDTHD=12,LATENCY=27,PIPELINE=1'b0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "divider_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_9" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpbram_primitive_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_11" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "dpram_wrapper_mwm_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_8" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_true_dual_port_ram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_7" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_bram_e8873703bea64aebb6bf5809d42941ad_renamed_due_excessive_length_6" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my_bram_ip" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "my16bram" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_c84015ee5497484aa8597c8b2c36e3da(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16,RD_DEPTH=16,WDATA_WIDTH=11,RDATA_WIDTH=11,WADDR_WIDTH=4,RADDR_WIDTH=4,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_c84015ee5497484aa8597c8b2c36e3da(STAGE=2,WIDTH=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_c84015ee5497484aa8597c8b2c36e3da" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_13" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_c84015ee5497484aa8597c8b2c36e3da_renamed_due_excessive_length_12" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "asyn_fifo" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "bicubic_interpolation" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_0x1'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x0'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0666 WARNING] Mapping into logic multiplier 'n142_pp_1x1'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_4.v:55)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_4" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" begin
[EFX-0666 WARNING] Mapping into logic multiplier 'n115_pp_1x0'. (C:\Users\32954\Desktop\fpga2\2k_bicubic_@16.8_nopai_mode3\1051\data_in_uart_control_new\rtl\Bicubic_interpolation\parameter\mul_3.v:50)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "mul_add_1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_y0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x2" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x1" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic_x0" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "BiCubic" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb_bicubic" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_timing_ctrl(CLK_FREQ=24000000,I2C_FREQ=50000)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "I2C_ADV7611_Config" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "integer_divider(DEVIDE_CNT=52)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_receiver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_transfer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "uart_control_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "data_in_uart_control_top" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2cfdbbd253954c94bc97b0a050507c36(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ram_2cfdbbd253954c94bc97b0a050507c36(FAMILY="TITANIUM",MODE="FWFT",WR_DEPTH=16384,RD_DEPTH=16384,WDATA_WIDTH=24,RDATA_WIDTH=24,WADDR_WIDTH=14,RADDR_WIDTH=14,OUTPUT_REG=0,RAM_MUX_RATIO=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_bin2gray_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2cfdbbd253954c94bc97b0a050507c36(STAGE=2,WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_datasync_2cfdbbd253954c94bc97b0a050507c36(STAGE=2,WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=7)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=7)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=8)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=9)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=9)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=10)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=10)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=11)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=12)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=13)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=14)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=14)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_gray2bin_2cfdbbd253954c94bc97b0a050507c36(WIDTH=15)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_15" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_ctl_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_15" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_14" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_fifo_top_2cfdbbd253954c94bc97b0a050507c36_renamed_due_excessive_length_14" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "R0_FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_to_lcd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "lcd_driver" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tmds_channel" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "rgb2dvi(ENABLE_OSERDES=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1254 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "example_top" end (Real time : 7s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8605, ed: 27275, lv: 10, pw: 35639.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	4170
[EFX-0000 INFO] EFX_LUT4        : 	10818
[EFX-0000 INFO] EFX_DSP48       : 	136
[EFX-0000 INFO] EFX_FF          : 	9279
[EFX-0000 INFO] EFX_SRL8        : 	1870
[EFX-0000 INFO] EFX_RAM10       : 	127
[EFX-0000 INFO] EFX_DPRAM10     : 	96
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
