// Seed: 3228926163
module module_0;
  assign id_1 = -1;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    id_6,
    output supply1 id_2,
    input supply1 id_3,
    input tri0 id_4
);
  assign id_0 = id_6;
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7, id_8;
  or primCall (id_0, id_1, id_3, id_4, id_6);
endmodule : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_4 = 1;
  module_0 modCall_1 ();
  reg id_5, id_6, id_7;
  always id_3 <= 1'h0;
  tri id_8;
  assign id_7 = -1;
  wire id_9;
  assign id_8 = (-1);
  generate
    assign id_6 = 1;
    assign id_7 = id_3;
    wire id_10, id_11;
  endgenerate
  id_12(
      .id_0(id_11)
  );
endmodule
