

================================================================
== Vivado HLS Report for 'ResizeStream_1'
================================================================
* Date:           Tue May  9 01:02:12 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        3_3_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.401|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8193|  8193|  8193|  8193|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8192|  8192|         2|          -|          -|  4096|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      25|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      21|
|Register         |        -|      -|     162|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     162|      46|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_78_p2              |     +    |      0|  0|  13|          13|           1|
    |ap_block_state2_io        |    and   |      0|  0|   1|           1|           1|
    |out_V_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |out_V_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |out_V_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |tmp_fu_72_p2              |   icmp   |      0|  0|   6|          13|          14|
    |ap_block_state1           |    or    |      0|  0|   1|           1|           1|
    |ap_block_state2           |    or    |      0|  0|   1|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  25|          33|          21|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |   3|          4|    1|          4|
    |ap_done              |   3|          2|    1|          2|
    |i_reg_61             |   3|          2|   13|         26|
    |in_V_V_blk_n         |   3|          2|    1|          2|
    |out_V_V_1_data_out   |   3|          2|   64|        128|
    |out_V_V_1_state      |   3|          3|    2|          6|
    |out_V_V_TDATA_blk_n  |   3|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  21|         17|   83|        170|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |i_1_reg_92           |  13|   0|   13|          0|
    |i_reg_61             |  13|   0|   13|          0|
    |out_V_V_1_payload_A  |  64|   0|   64|          0|
    |out_V_V_1_payload_B  |  64|   0|   64|          0|
    |out_V_V_1_sel_rd     |   1|   0|    1|          0|
    |out_V_V_1_sel_wr     |   1|   0|    1|          0|
    |out_V_V_1_state      |   2|   0|    2|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 162|   0|  162|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | ResizeStream.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | ResizeStream.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | ResizeStream.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | ResizeStream.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | ResizeStream.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | ResizeStream.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | ResizeStream.1 | return value |
|in_V_V_dout     |  in |   32|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |     in_V_V     |    pointer   |
|out_V_V_TDATA   | out |   64|    axis    |     out_V_V    |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |     out_V_V    |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |     out_V_V    |    pointer   |
+----------------+-----+-----+------------+----------------+--------------+

