<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synthesis">
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM9</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM8</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM7</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM6</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM5</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM4</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM3</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM2</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM1</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM0</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>I</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZPLL/rtl/ZPLL.v(11):</Dynamic>
            <Dynamic>ZPLL</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZPLL/rtl/ZPLL.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZPLL/rtl/ZPLL.v(107):</Dynamic>
            <Dynamic>ZPLL_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;15&quot;,DIVQ=&quot;4&quot;,FILTER_RANGE=&quot;4&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;48.000000&quot;)</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZPLL/rtl/ZPLL.v</Navigation>
            <Navigation>107</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428):</Dynamic>
            <Dynamic>PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;15&quot;,DIVQ=&quot;4&quot;,FILTER_RANGE=&quot;4&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;48.000000&quot;)</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>428</Navigation>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>sclk_i</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>sdi_i</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM9</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM8</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM7</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM6</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM5</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM4</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM3</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM2</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM1</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM0</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>I</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v(11):</Dynamic>
            <Dynamic>ZRAM_DP</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v(252):</Dynamic>
            <Dynamic>ZRAM_DP_ipgen_lscc_ram_dp(MEM_ID=&quot;ZRAM_DP&quot;,MEM_SIZE=&quot;16,1024&quot;,FAMILY=&quot;iCE40UP&quot;,WADDR_DEPTH=1024,WADDR_WIDTH=10,WDATA_WIDTH=16,RADDR_DEPTH=1024,RADDR_WIDTH=10,RDATA_WIDTH=16,REGMODE=&quot;noreg&quot;,INIT_FILE_FORMAT=&quot;hex&quot;,INIT_DATA_TYPE=1,BYTE_ENABLE=0,BYTE_SIZE=8,BYTE_WIDTH=1)</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v</Navigation>
            <Navigation>252</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v(657):</Dynamic>
            <Dynamic>ZRAM_DP_ipgen_lscc_ram_dp_main(MEM_ID=&quot;ZRAM_DP&quot;,MEM_SIZE=&quot;16,1024&quot;,FAMILY=&quot;iCE40UP&quot;,WADDR_DEPTH=1024,WADDR_WIDTH=10,WDATA_WIDTH=16,RADDR_DEPTH=1024,RADDR_WIDTH=10,RDATA_WIDTH=16,REGMODE=&quot;noreg&quot;,INIT_FILE_FORMAT=&quot;hex&quot;,BYTE_SIZE=8,BYTE_WIDTH=1)</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v</Navigation>
            <Navigation>657</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v(3996):</Dynamic>
            <Dynamic>ZRAM_DP_ipgen_lscc_ram_dp_core(MEM_ID=&quot;ZRAM_DP&quot;,MEM_SIZE=&quot;16,1024&quot;,FAMILY=&quot;iCE40UP&quot;,DATA_WIDTH_W=32'b0100,DATA_WIDTH_R=32'b0100,REGMODE=&quot;noreg&quot;,BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v</Navigation>
            <Navigation>3996</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693):</Dynamic>
            <Dynamic>PDP4K(DATA_WIDTH_W=&quot;4&quot;,DATA_WIDTH_R=&quot;4&quot;)</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>693</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v(3996):</Dynamic>
            <Dynamic>ZRAM_DP_ipgen_lscc_ram_dp_core(MEM_ID=&quot;ZRAM_DP&quot;,MEM_SIZE=&quot;16,1024&quot;,FAMILY=&quot;iCE40UP&quot;,DATA_WIDTH_W=32'b0100,DATA_WIDTH_R=32'b0100,REGMODE=&quot;noreg&quot;,BYTE_ENABLE=1'b0,POSx=32'b0100,POSy=32'b0)</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v</Navigation>
            <Navigation>3996</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v(3996):</Dynamic>
            <Dynamic>ZRAM_DP_ipgen_lscc_ram_dp_core(MEM_ID=&quot;ZRAM_DP&quot;,MEM_SIZE=&quot;16,1024&quot;,FAMILY=&quot;iCE40UP&quot;,DATA_WIDTH_W=32'b0100,DATA_WIDTH_R=32'b0100,REGMODE=&quot;noreg&quot;,BYTE_ENABLE=1'b0,POSx=32'b01000,POSy=32'b0)</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v</Navigation>
            <Navigation>3996</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v(3996):</Dynamic>
            <Dynamic>ZRAM_DP_ipgen_lscc_ram_dp_core(MEM_ID=&quot;ZRAM_DP&quot;,MEM_SIZE=&quot;16,1024&quot;,FAMILY=&quot;iCE40UP&quot;,DATA_WIDTH_W=32'b0100,DATA_WIDTH_R=32'b0100,REGMODE=&quot;noreg&quot;,BYTE_ENABLE=1'b0,POSx=32'b01100,POSy=32'b0)</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/IPCores/ZRAM_DP/rtl/ZRAM_DP.v</Navigation>
            <Navigation>3996</Navigation>
        </Message>
        <Message>
            <ID>35831038</ID>
            <Severity>1</Severity>
            <Dynamic>ZIRStore_Top</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM9</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM8</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM7</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM6</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM5</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM4</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM3</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM2</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM1</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM0</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>I</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRStore_Top.v(5):</Dynamic>
            <Dynamic>ZIRStore_Top</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRStore_Top.v</Navigation>
            <Navigation>5</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756):</Dynamic>
            <Dynamic>HSOSC</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>756</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>ZPLL.v(63):</Dynamic>
            <Dynamic>ZPLL</Dynamic>
            <Navigation>ZPLL.v</Navigation>
            <Navigation>63</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZSynReset.v(2):</Dynamic>
            <Dynamic>ZSyncReset</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZSynReset.v</Navigation>
            <Navigation>2</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRStore_Bottom.v(2):</Dynamic>
            <Dynamic>ZIRStore_Bottom</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRStore_Bottom.v</Navigation>
            <Navigation>2</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRSensor_Controller.v(2):</Dynamic>
            <Dynamic>ZIRSensor_Controller</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRSensor_Controller.v</Navigation>
            <Navigation>2</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZUART_Tx.v(3):</Dynamic>
            <Dynamic>ZUART_Tx</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZUART_Tx.v</Navigation>
            <Navigation>3</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRCfg_Data.v(2):</Dynamic>
            <Dynamic>ZIRCfg_Data</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZIRCfg_Data.v</Navigation>
            <Navigation>2</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZUART_Tx.v(3):</Dynamic>
            <Dynamic>ZUART_Tx(Freq_divider=24)</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZUART_Tx.v</Navigation>
            <Navigation>3</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>ZRAM_DP.v(63):</Dynamic>
            <Dynamic>ZRAM_DP</Dynamic>
            <Navigation>ZRAM_DP.v</Navigation>
            <Navigation>63</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZOctalRAMOperator.v(3):</Dynamic>
            <Dynamic>ZOctalRAMOperator</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZOctalRAMOperator.v</Navigation>
            <Navigation>3</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(418):</Dynamic>
            <Dynamic>BB_B</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>418</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(339):</Dynamic>
            <Dynamic>IOL_B(LATCHIN=&quot;NONE_DDR&quot;)</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>339</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(339):</Dynamic>
            <Dynamic>IOL_B(DDROUT=&quot;YES&quot;)</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>339</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZOctalRAMCfg.v(3):</Dynamic>
            <Dynamic>ZOctalRAMCfg</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/IRStore/source/impl_1/ZOctalRAMCfg.v</Navigation>
            <Navigation>3</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZPLL\rtl\ZPLL.v&quot;:48:23:48:23|Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZPLL\rtl\ZPLL.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>23</Navigation>
            <Navigation>48</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG781 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZPLL\rtl\ZPLL.v&quot;:49:22:49:22|Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZPLL\rtl\ZPLL.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>22</Navigation>
            <Navigation>49</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1340 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:48:10:48:18|Index into variable iData could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>10</Navigation>
            <Navigation>48</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Index into variable iData could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG1340 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:48:10:48:18|Index into variable iData could be out of range ; a simulation mismatch is possible.</Dynamic>
            <Navigation>CG1340</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>10</Navigation>
            <Navigation>48</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Index into variable iData could be out of range ; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:181:98:181:113|Type of parameter BYTE_WIDTH on the instance lscc_ram_dp_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>181</Navigation>
            <Navigation>98</Navigation>
            <Navigation>181</Navigation>
            <Navigation>113</Navigation>
            <Navigation>Type of parameter BYTE_WIDTH on the instance lscc_ram_dp_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:577:43:577:50|Type of parameter BYTE_SIZE on the instance mem_main is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>577</Navigation>
            <Navigation>43</Navigation>
            <Navigation>577</Navigation>
            <Navigation>50</Navigation>
            <Navigation>Type of parameter BYTE_SIZE on the instance mem_main is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG168 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:577:43:577:50|Type of parameter BYTE_WIDTH on the instance mem_main is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Dynamic>
            <Navigation>CG168</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>577</Navigation>
            <Navigation>43</Navigation>
            <Navigation>577</Navigation>
            <Navigation>50</Navigation>
            <Navigation>Type of parameter BYTE_WIDTH on the instance mem_main is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:4176:11:4176:23|Removing wire one_err_det_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>4176</Navigation>
            <Navigation>11</Navigation>
            <Navigation>4176</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing wire one_err_det_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG360 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:4177:11:4177:23|Removing wire two_err_det_o, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>4177</Navigation>
            <Navigation>11</Navigation>
            <Navigation>4177</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing wire two_err_det_o, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:4176:11:4176:23|*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>4176</Navigation>
            <Navigation>11</Navigation>
            <Navigation>4176</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:4177:11:4177:23|*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>4177</Navigation>
            <Navigation>11</Navigation>
            <Navigation>4177</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:4176:11:4176:23|*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>4176</Navigation>
            <Navigation>11</Navigation>
            <Navigation>4176</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:4177:11:4177:23|*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>4177</Navigation>
            <Navigation>11</Navigation>
            <Navigation>4177</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:4176:11:4176:23|*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>4176</Navigation>
            <Navigation>11</Navigation>
            <Navigation>4176</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:4177:11:4177:23|*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>4177</Navigation>
            <Navigation>11</Navigation>
            <Navigation>4177</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:4176:11:4176:23|*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>4176</Navigation>
            <Navigation>11</Navigation>
            <Navigation>4176</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output one_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL318 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v&quot;:4177:11:4177:23|*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\IPCores\ZRAM_DP\rtl\ZRAM_DP.v</Navigation>
            <Navigation>4177</Navigation>
            <Navigation>11</Navigation>
            <Navigation>4177</Navigation>
            <Navigation>23</Navigation>
            <Navigation>*Output two_err_det_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:18:19:18:23|Object oData is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>18</Navigation>
            <Navigation>19</Navigation>
            <Navigation>18</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Object oData is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL169 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Pruning unused register Temp_DR[15:0]. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning unused register Temp_DR[15:0]. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL113 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Feedback mux created for signal DQS_DM_Out. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal DQS_DM_Out. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL250 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|All reachable assignments to DQS_DM_Out assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to DQS_DM_Out assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit oEBR_Wr_Addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit oEBR_Wr_Addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit oEBR_Wr_Addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit oEBR_Wr_Addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit oEBR_Wr_Addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit oEBR_Wr_Addr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit oEBR_Wr_Addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit oEBR_Wr_Addr[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit oEBR_Wr_Addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit oEBR_Wr_Addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit oEBR_Wr_Addr[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit oEBR_Wr_Addr[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit oEBR_Wr_Addr[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit oEBR_Wr_Addr[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Pruning register bits 9 to 3 of oEBR_Wr_Addr[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 9 to 3 of oEBR_Wr_Addr[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:33:4:33:14|Object IRSensor_En is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>33</Navigation>
            <Navigation>4</Navigation>
            <Navigation>33</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Object IRSensor_En is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:34:10:34:23|Object IRSensor_OpReq is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>34</Navigation>
            <Navigation>10</Navigation>
            <Navigation>34</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Object IRSensor_OpReq is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:138:11:138:17|Object Temp_DR is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>138</Navigation>
            <Navigation>11</Navigation>
            <Navigation>138</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object Temp_DR is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG133 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:140:11:140:17|Object UPLD_DR is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>140</Navigation>
            <Navigation>11</Navigation>
            <Navigation>140</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object UPLD_DR is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL113 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:142:0:142:5|Feedback mux created for signal ram_Data_i[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>0</Navigation>
            <Navigation>142</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal ram_Data_i[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL113 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:142:0:142:5|Feedback mux created for signal ram_Addr[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>0</Navigation>
            <Navigation>142</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal ram_Addr[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL113 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:142:0:142:5|Feedback mux created for signal oLED2. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>0</Navigation>
            <Navigation>142</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal oLED2. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL113 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:142:0:142:5|Feedback mux created for signal oIOMux. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Dynamic>
            <Navigation>CL113</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>0</Navigation>
            <Navigation>142</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Feedback mux created for signal oIOMux. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL251 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:142:0:142:5|All reachable assignments to oIOMux assign 1, register removed by optimization</Dynamic>
            <Navigation>CL251</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>0</Navigation>
            <Navigation>142</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to oIOMux assign 1, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL250 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:142:0:142:5|All reachable assignments to oLED2 assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>0</Navigation>
            <Navigation>142</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to oLED2 assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL250 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:142:0:142:5|All reachable assignments to ram_Addr[31:0] assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>0</Navigation>
            <Navigation>142</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to ram_Addr[31:0] assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL250 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:142:0:142:5|All reachable assignments to ram_Data_i[15:0] assign 0, register removed by optimization</Dynamic>
            <Navigation>CL250</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>0</Navigation>
            <Navigation>142</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to ram_Data_i[15:0] assign 0, register removed by optimization</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:142:0:142:5|Optimizing register bit Op_Code[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>0</Navigation>
            <Navigation>142</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit Op_Code[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL260 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:142:0:142:5|Pruning register bit 2 of Op_Code[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>0</Navigation>
            <Navigation>142</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bit 2 of Op_Code[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CG532 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Top.v&quot;:63:0:63:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Top.v</Navigation>
            <Navigation>63</Navigation>
            <Navigation>0</Navigation>
            <Navigation>63</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:226:0:226:5|Optimizing register bit CNT_Falling[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT_Falling[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:226:0:226:5|Optimizing register bit CNT_Falling[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT_Falling[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:226:0:226:5|Optimizing register bit CNT_Falling[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT_Falling[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:226:0:226:5|Optimizing register bit CNT_Falling[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT_Falling[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:226:0:226:5|Optimizing register bit CNT_Falling[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT_Falling[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:226:0:226:5|Optimizing register bit CNT_Falling[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT_Falling[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v&quot;:226:0:226:5|Pruning register bits 7 to 2 of CNT_Falling[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZIRStore_Bottom.v</Navigation>
            <Navigation>226</Navigation>
            <Navigation>0</Navigation>
            <Navigation>226</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 7 to 2 of CNT_Falling[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Optimizing register bit CNT1[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT1[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v&quot;:132:0:132:5|Pruning register bits 15 to 4 of CNT1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZOctalRAMOperator.v</Navigation>
            <Navigation>132</Navigation>
            <Navigation>0</Navigation>
            <Navigation>132</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 15 to 4 of CNT1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Optimizing register bit CNT2[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT2[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Optimizing register bit CNT2[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT2[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Optimizing register bit CNT2[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT2[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Optimizing register bit CNT2[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT2[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Optimizing register bit CNT2[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT2[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Pruning register bits 7 to 3 of CNT2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 7 to 3 of CNT2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Optimizing register bit CNT2[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT2[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Optimizing register bit CNT2[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT2[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Optimizing register bit CNT2[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT2[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Optimizing register bit CNT2[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT2[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL190 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Optimizing register bit CNT2[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>CL190</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Optimizing register bit CNT2[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>CL279 :&quot;F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v&quot;:49:0:49:5|Pruning register bits 7 to 3 of CNT2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>F:\MyTemporary\Github\GLPP2024\IRStore\source\impl_1\ZUART_Tx.v</Navigation>
            <Navigation>49</Navigation>
            <Navigation>0</Navigation>
            <Navigation>49</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 7 to 3 of CNT2[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN555 :&quot;f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc&quot;:5:0:5:0|Missing required -multiply_by, -divide_by, -combinational or -edges options for create_generated_clock -- assuming -divide_by 1.</Dynamic>
            <Navigation>BN555</Navigation>
            <Navigation>f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Missing required -multiply_by, -divide_by, -combinational or -edges options for create_generated_clock -- assuming -divide_by 1.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>BN555 :&quot;f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc&quot;:7:0:7:0|Missing required -multiply_by, -divide_by, -combinational or -edges options for create_generated_clock -- assuming -divide_by 1.</Dynamic>
            <Navigation>BN555</Navigation>
            <Navigation>f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc</Navigation>
            <Navigation>7</Navigation>
            <Navigation>0</Navigation>
            <Navigation>7</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Missing required -multiply_by, -divide_by, -combinational or -edges options for create_generated_clock -- assuming -divide_by 1.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT688 :&quot;f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc&quot;:5:0:5:0|No path from master pin (-source) to source of clock oPSRAM_CLK due to black box ic_PLL.lscc_pll_inst.u_PLL_B</Dynamic>
            <Navigation>MT688</Navigation>
            <Navigation>f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>5</Navigation>
            <Navigation>0</Navigation>
            <Navigation>No path from master pin (-source) to source of clock oPSRAM_CLK due to black box ic_PLL.lscc_pll_inst.u_PLL_B</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>Z241 :&quot;f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc&quot;:7:0:7:0|Source for clock clk_Global should be moved to net ic_PLL.lscc_pll_inst.outglobal_o connected to driving cell pin ic_PLL.lscc_pll_inst.u_PLL_B.OUTGLOBAL</Dynamic>
            <Navigation>Z241</Navigation>
            <Navigation>f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc</Navigation>
            <Navigation>7</Navigation>
            <Navigation>0</Navigation>
            <Navigation>7</Navigation>
            <Navigation>0</Navigation>
            <Navigation>Source for clock clk_Global should be moved to net ic_PLL.lscc_pll_inst.outglobal_o connected to driving cell pin ic_PLL.lscc_pll_inst.u_PLL_B.OUTGLOBAL</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT688 :&quot;f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc&quot;:7:0:7:0|No path from master pin (-source) to source of clock clk_Global due to black box ic_PLL.lscc_pll_inst.u_PLL_B</Dynamic>
            <Navigation>MT688</Navigation>
            <Navigation>f:/mytemporary/github/glpp2024/irstore/impl_1/irstore_impl_1_cpe.ldc</Navigation>
            <Navigation>7</Navigation>
            <Navigation>0</Navigation>
            <Navigation>7</Navigation>
            <Navigation>0</Navigation>
            <Navigation>No path from master pin (-source) to source of clock clk_Global due to black box ic_PLL.lscc_pll_inst.u_PLL_B</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>16</Severity>
            <Dynamic>MF511 |Found issues with constraints. Please check constraint checker report &quot;F:\MyTemporary\Github\GLPP2024\IRStore\impl_1\IRStore_impl_1_cck.rpt&quot; .</Dynamic>
            <Navigation>MF511</Navigation>
            <Navigation>Found issues with constraints. Please check constraint checker report &quot;F:\MyTemporary\Github\GLPP2024\IRStore\impl_1\IRStore_impl_1_cck.rpt&quot; .</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;f:\mytemporary\github\glpp2024\irstore\source\impl_1\zirstore_top.v&quot;:53:0:53:7|Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>f:\mytemporary\github\glpp2024\irstore\source\impl_1\zirstore_top.v</Navigation>
            <Navigation>53</Navigation>
            <Navigation>0</Navigation>
            <Navigation>53</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;f:\mytemporary\github\glpp2024\irstore\source\impl_1\zoctalramoperator.v&quot;:99:2:99:21|Blackbox IOL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>f:\mytemporary\github\glpp2024\irstore\source\impl_1\zoctalramoperator.v</Navigation>
            <Navigation>99</Navigation>
            <Navigation>2</Navigation>
            <Navigation>99</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Blackbox IOL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>16</Severity>
            <Dynamic>MT246 :&quot;f:\mytemporary\github\glpp2024\irstore\ipcores\zpll\rtl\zpll.v&quot;:204:69:204:75|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>f:\mytemporary\github\glpp2024\irstore\ipcores\zpll\rtl\zpll.v</Navigation>
            <Navigation>204</Navigation>
            <Navigation>69</Navigation>
            <Navigation>204</Navigation>
            <Navigation>75</Navigation>
            <Navigation>Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ic_Bottom/ic_DBG_UART_Tx/un1_CNT_Shift_8_cry_0_c_0.CIN</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ic_Bottom/ic_DBG_UART_Tx/CNT1_cry_c_0[0].CIN</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ic_Bottom/ic_OctalRAM/un1_CNT2_13_cry_0_c_0.CIN</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ic_Bottom/ic_OctalRAM/cfg_No_cry_c_0[0].CIN</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ic_Bottom/CNT_Delay43_0_c_0.CIN</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ic_Bottom/CNT_Delay32_0_c_0.CIN</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ic_Bottom/CNT_Delay21_0_c_0.CIN</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ic_Bottom/CNT_Delay10_0_c_0.CIN</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ic_Bottom/un1_CNT_Delay_1_cry_0_c_0.CIN</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ic_Bottom/un1_CNT_Rising_32_cry_0_c_0.CIN</Dynamic>
        </Message>
        <Message>
            <ID>35811149</ID>
            <Severity>1</Severity>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>52291016</ID>
            <Severity>1</Severity>
            <Dynamic>oLED1</Dynamic>
            <Dynamic>39</Dynamic>
        </Message>
        <Message>
            <ID>52291016</ID>
            <Severity>1</Severity>
            <Dynamic>oLED2</Dynamic>
            <Dynamic>40</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>iIR_UART_RxD</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>iIR_UART_RxD</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>77001032</ID>
            <Severity>16</Severity>
            <Dynamic>iIR_UART_RxD</Dynamic>
            <Dynamic>ldc_set_location -site {42} [get_ports iIR_UART_RxD]</Dynamic>
        </Message>
        <Message>
            <ID>77001031</ID>
            <Severity>16</Severity>
            <Dynamic>ldc_set_location -site {42} [get_ports iIR_UART_RxD]</Dynamic>
        </Message>
        <Message>
            <ID>77001032</ID>
            <Severity>16</Severity>
            <Dynamic>iIR_UART_RxD</Dynamic>
            <Dynamic>ldc_set_location -site {42} [get_ports iIR_UART_RxD]</Dynamic>
        </Message>
        <Message>
            <ID>77001031</ID>
            <Severity>16</Severity>
            <Dynamic>ldc_set_location -site {42} [get_ports iIR_UART_RxD]</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>iIR_UART_RxD</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>iIR_UART_RxD</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>iIR_UART_RxD</Dynamic>
        </Message>
        <Message>
            <ID>71003020</ID>
            <Severity>16</Severity>
            <Dynamic>iIR_UART_RxD</Dynamic>
        </Message>
        <Message>
            <ID>67201110</ID>
            <Severity>4096</Severity>
            <Dynamic>ioPSRAM_DATA[7]</Dynamic>
        </Message>
        <Message>
            <ID>60001137</ID>
            <Severity>1</Severity>
            <Dynamic>Iteration 5_1</Dynamic>
        </Message>
        <Message>
            <ID>60001149</ID>
            <Severity>4096</Severity>
            <Dynamic>1</Dynamic>
            <Dynamic>F:\MyTemporary\Github\GLPP2024\IRStore\impl_1\IRStore_impl_1_par.dir\5_1.par</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>