/* Copyright (C) 2016 Cadence Design Systems.  All rights reserved           */
/* THIS FILE IS AUTOMATICALLY GENERATED BY CADENCE BLUEPRINT, DO NOT EDIT    */
/*                                                                           */

#ifndef __REG_CDNSTCPC_MAP_MACRO_H__
#define __REG_CDNSTCPC_MAP_MACRO_H__

/* macros for BlueprintGlobalNameSpace::vendor_id_reg */
#ifndef __VENDOR_ID_REG_MACRO__
#define __VENDOR_ID_REG_MACRO__

/* macros for field Vendor_ID_VID */
#define VENDOR_ID_REG__VENDOR_ID_VID__SHIFT                                   0
#define VENDOR_ID_REG__VENDOR_ID_VID__WIDTH                                  16
#define VENDOR_ID_REG__VENDOR_ID_VID__MASK                          0x0000ffffU
#define VENDOR_ID_REG__VENDOR_ID_VID__READ(src)   (uint32_t)(src) & 0x0000ffffU

/* macros for field not_used */
#define VENDOR_ID_REG__NOT_USED__SHIFT                                       16
#define VENDOR_ID_REG__NOT_USED__WIDTH                                       16
#define VENDOR_ID_REG__NOT_USED__MASK                               0xffff0000U
#define VENDOR_ID_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define VENDOR_ID_REG__TYPE                                            uint32_t
#define VENDOR_ID_REG__READ                                         0xffffffffU

#endif /* __VENDOR_ID_REG_MACRO__ */

/* macros for cdnstcpc_reg.VENDOR_ID */
#define INST_CDNSTCPC_REG__VENDOR_ID__NUM                                     1

/* macros for BlueprintGlobalNameSpace::product_id_reg */
#ifndef __PRODUCT_ID_REG_MACRO__
#define __PRODUCT_ID_REG_MACRO__

/* macros for field USB_Product_ID_PID */
#define PRODUCT_ID_REG__USB_PRODUCT_ID_PID__SHIFT                             0
#define PRODUCT_ID_REG__USB_PRODUCT_ID_PID__WIDTH                            16
#define PRODUCT_ID_REG__USB_PRODUCT_ID_PID__MASK                    0x0000ffffU
#define PRODUCT_ID_REG__USB_PRODUCT_ID_PID__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU

/* macros for field not_used */
#define PRODUCT_ID_REG__NOT_USED__SHIFT                                      16
#define PRODUCT_ID_REG__NOT_USED__WIDTH                                      16
#define PRODUCT_ID_REG__NOT_USED__MASK                              0xffff0000U
#define PRODUCT_ID_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PRODUCT_ID_REG__TYPE                                           uint32_t
#define PRODUCT_ID_REG__READ                                        0xffffffffU

#endif /* __PRODUCT_ID_REG_MACRO__ */

/* macros for cdnstcpc_reg.PRODUCT_ID */
#define INST_CDNSTCPC_REG__PRODUCT_ID__NUM                                    1

/* macros for BlueprintGlobalNameSpace::device_id_reg */
#ifndef __DEVICE_ID_REG_MACRO__
#define __DEVICE_ID_REG_MACRO__

/* macros for field bcdDevice */
#define DEVICE_ID_REG__BCDDEVICE__SHIFT                                       0
#define DEVICE_ID_REG__BCDDEVICE__WIDTH                                      16
#define DEVICE_ID_REG__BCDDEVICE__MASK                              0x0000ffffU
#define DEVICE_ID_REG__BCDDEVICE__READ(src)       (uint32_t)(src) & 0x0000ffffU

/* macros for field not_used */
#define DEVICE_ID_REG__NOT_USED__SHIFT                                       16
#define DEVICE_ID_REG__NOT_USED__WIDTH                                       16
#define DEVICE_ID_REG__NOT_USED__MASK                               0xffff0000U
#define DEVICE_ID_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define DEVICE_ID_REG__TYPE                                            uint32_t
#define DEVICE_ID_REG__READ                                         0xffffffffU

#endif /* __DEVICE_ID_REG_MACRO__ */

/* macros for cdnstcpc_reg.DEVICE_ID */
#define INST_CDNSTCPC_REG__DEVICE_ID__NUM                                     1

/* macros for BlueprintGlobalNameSpace::usbtypec_rev_reg */
#ifndef __USBTYPEC_REV_REG_MACRO__
#define __USBTYPEC_REV_REG_MACRO__

/* macros for field USB_Type_C_Revision */
#define USBTYPEC_REV_REG__USB_TYPE_C_REVISION__SHIFT                          0
#define USBTYPEC_REV_REG__USB_TYPE_C_REVISION__WIDTH                          8
#define USBTYPEC_REV_REG__USB_TYPE_C_REVISION__MASK                 0x000000ffU
#define USBTYPEC_REV_REG__USB_TYPE_C_REVISION__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field Reserved */
#define USBTYPEC_REV_REG__RESERVED__SHIFT                                     8
#define USBTYPEC_REV_REG__RESERVED__WIDTH                                     8
#define USBTYPEC_REV_REG__RESERVED__MASK                            0x0000ff00U
#define USBTYPEC_REV_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field not_used */
#define USBTYPEC_REV_REG__NOT_USED__SHIFT                                    16
#define USBTYPEC_REV_REG__NOT_USED__WIDTH                                    16
#define USBTYPEC_REV_REG__NOT_USED__MASK                            0xffff0000U
#define USBTYPEC_REV_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define USBTYPEC_REV_REG__TYPE                                         uint32_t
#define USBTYPEC_REV_REG__READ                                      0xffffffffU

#endif /* __USBTYPEC_REV_REG_MACRO__ */

/* macros for cdnstcpc_reg.USBTYPEC_REV */
#define INST_CDNSTCPC_REG__USBTYPEC_REV__NUM                                  1

/* macros for BlueprintGlobalNameSpace::usbpd_rev_ver_reg */
#ifndef __USBPD_REV_VER_REG_MACRO__
#define __USBPD_REV_VER_REG_MACRO__

/* macros for field bcdUSBPD_Version */
#define USBPD_REV_VER_REG__BCDUSBPD_VERSION__SHIFT                            0
#define USBPD_REV_VER_REG__BCDUSBPD_VERSION__WIDTH                            8
#define USBPD_REV_VER_REG__BCDUSBPD_VERSION__MASK                   0x000000ffU
#define USBPD_REV_VER_REG__BCDUSBPD_VERSION__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field bcdUSBPD_Revision */
#define USBPD_REV_VER_REG__BCDUSBPD_REVISION__SHIFT                           8
#define USBPD_REV_VER_REG__BCDUSBPD_REVISION__WIDTH                           8
#define USBPD_REV_VER_REG__BCDUSBPD_REVISION__MASK                  0x0000ff00U
#define USBPD_REV_VER_REG__BCDUSBPD_REVISION__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field not_used */
#define USBPD_REV_VER_REG__NOT_USED__SHIFT                                   16
#define USBPD_REV_VER_REG__NOT_USED__WIDTH                                   16
#define USBPD_REV_VER_REG__NOT_USED__MASK                           0xffff0000U
#define USBPD_REV_VER_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define USBPD_REV_VER_REG__TYPE                                        uint32_t
#define USBPD_REV_VER_REG__READ                                     0xffffffffU

#endif /* __USBPD_REV_VER_REG_MACRO__ */

/* macros for cdnstcpc_reg.USBPD_REV_VER */
#define INST_CDNSTCPC_REG__USBPD_REV_VER__NUM                                 1

/* macros for BlueprintGlobalNameSpace::pd_interface_rev_reg */
#ifndef __PD_INTERFACE_REV_REG_MACRO__
#define __PD_INTERFACE_REV_REG_MACRO__

/* macros for field bcd_USB_PD_InterBlock_Specification_Version */
#define PD_INTERFACE_REV_REG__BCD_USB_PD_INTERBLOCK_SPECIFICATION_VERSION__SHIFT \
                    0
#define PD_INTERFACE_REV_REG__BCD_USB_PD_INTERBLOCK_SPECIFICATION_VERSION__WIDTH \
                    8
#define PD_INTERFACE_REV_REG__BCD_USB_PD_INTERBLOCK_SPECIFICATION_VERSION__MASK \
                    0x000000ffU
#define PD_INTERFACE_REV_REG__BCD_USB_PD_INTERBLOCK_SPECIFICATION_VERSION__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field bcd_USB_PD_InterBlock_Specification_Revision */
#define PD_INTERFACE_REV_REG__BCD_USB_PD_INTERBLOCK_SPECIFICATION_REVISION__SHIFT \
                    8
#define PD_INTERFACE_REV_REG__BCD_USB_PD_INTERBLOCK_SPECIFICATION_REVISION__WIDTH \
                    8
#define PD_INTERFACE_REV_REG__BCD_USB_PD_INTERBLOCK_SPECIFICATION_REVISION__MASK \
                    0x0000ff00U
#define PD_INTERFACE_REV_REG__BCD_USB_PD_INTERBLOCK_SPECIFICATION_REVISION__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field not_used */
#define PD_INTERFACE_REV_REG__NOT_USED__SHIFT                                16
#define PD_INTERFACE_REV_REG__NOT_USED__WIDTH                                16
#define PD_INTERFACE_REV_REG__NOT_USED__MASK                        0xffff0000U
#define PD_INTERFACE_REV_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define PD_INTERFACE_REV_REG__TYPE                                     uint32_t
#define PD_INTERFACE_REV_REG__READ                                  0xffffffffU

#endif /* __PD_INTERFACE_REV_REG_MACRO__ */

/* macros for cdnstcpc_reg.PD_INTERFACE_REV */
#define INST_CDNSTCPC_REG__PD_INTERFACE_REV__NUM                              1

/* macros for BlueprintGlobalNameSpace::reserved_01_reg */
#ifndef __RESERVED_01_REG_MACRO__
	#define __RESERVED_01_REG_MACRO__

	/* macros for field Reserved */
	#define RESERVED_01_REG__RESERVED__SHIFT                                      0
	#define RESERVED_01_REG__RESERVED__WIDTH                                     32
	#define RESERVED_01_REG__RESERVED__MASK                             0xffffffffU
	#define RESERVED_01_REG__RESERVED__READ(src)      (uint32_t)(src) & 0xffffffffU
	#define RESERVED_01_REG__TYPE                                          uint32_t
	#define RESERVED_01_REG__READ                                       0xffffffffU

#endif /* __RESERVED_01_REG_MACRO__ */

/* macros for cdnstcpc_reg.Reserved_01 */
#define INST_CDNSTCPC_REG__RESERVED_01__NUM                                   1

/* macros for BlueprintGlobalNameSpace::reserved_02_reg */
#ifndef __RESERVED_02_REG_MACRO__
	#define __RESERVED_02_REG_MACRO__

	/* macros for field Reserved */
	#define RESERVED_02_REG__RESERVED__SHIFT                                      0
	#define RESERVED_02_REG__RESERVED__WIDTH                                     32
	#define RESERVED_02_REG__RESERVED__MASK                             0xffffffffU
	#define RESERVED_02_REG__RESERVED__READ(src)      (uint32_t)(src) & 0xffffffffU
	#define RESERVED_02_REG__TYPE                                          uint32_t
	#define RESERVED_02_REG__READ                                       0xffffffffU

#endif /* __RESERVED_02_REG_MACRO__ */

/* macros for cdnstcpc_reg.Reserved_02 */
#define INST_CDNSTCPC_REG__RESERVED_02__NUM                                   1

/* macros for BlueprintGlobalNameSpace::alert_reg */
#ifndef __ALERT_REG_MACRO__
#define __ALERT_REG_MACRO__

/* macros for field CC_Status */
#define ALERT_REG__CC_STATUS__SHIFT                                           0
#define ALERT_REG__CC_STATUS__WIDTH                                           1
#define ALERT_REG__CC_STATUS__MASK                                  0x00000001U
#define ALERT_REG__CC_STATUS__READ(src)           (uint32_t)(src) & 0x00000001U
#define ALERT_REG__CC_STATUS__WRITE(src)        ((uint32_t)(src) & 0x00000001U)
#define ALERT_REG__CC_STATUS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define ALERT_REG__CC_STATUS__VERIFY(src) (!(((uint32_t)(src) & ~0x00000001U)))
#define ALERT_REG__CC_STATUS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)

/* macros for field Port_Power_Status */
#define ALERT_REG__PORT_POWER_STATUS__SHIFT                                   1
#define ALERT_REG__PORT_POWER_STATUS__WIDTH                                   1
#define ALERT_REG__PORT_POWER_STATUS__MASK                          0x00000002U
#define ALERT_REG__PORT_POWER_STATUS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define ALERT_REG__PORT_POWER_STATUS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define ALERT_REG__PORT_POWER_STATUS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define ALERT_REG__PORT_POWER_STATUS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define ALERT_REG__PORT_POWER_STATUS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)

/* macros for field Receive_SOP_Message_Status */
#define ALERT_REG__RECEIVE_SOP_MESSAGE_STATUS__SHIFT                          2
#define ALERT_REG__RECEIVE_SOP_MESSAGE_STATUS__WIDTH                          1
#define ALERT_REG__RECEIVE_SOP_MESSAGE_STATUS__MASK                 0x00000004U
#define ALERT_REG__RECEIVE_SOP_MESSAGE_STATUS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define ALERT_REG__RECEIVE_SOP_MESSAGE_STATUS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define ALERT_REG__RECEIVE_SOP_MESSAGE_STATUS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define ALERT_REG__RECEIVE_SOP_MESSAGE_STATUS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define ALERT_REG__RECEIVE_SOP_MESSAGE_STATUS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)

/* macros for field Received_Hard_Reset */
#define ALERT_REG__RECEIVED_HARD_RESET__SHIFT                                 3
#define ALERT_REG__RECEIVED_HARD_RESET__WIDTH                                 1
#define ALERT_REG__RECEIVED_HARD_RESET__MASK                        0x00000008U
#define ALERT_REG__RECEIVED_HARD_RESET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define ALERT_REG__RECEIVED_HARD_RESET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define ALERT_REG__RECEIVED_HARD_RESET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define ALERT_REG__RECEIVED_HARD_RESET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define ALERT_REG__RECEIVED_HARD_RESET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)

/* macros for field Transmit_SOP_Message_failed */
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_FAILED__SHIFT                         4
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_FAILED__WIDTH                         1
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_FAILED__MASK                0x00000010U
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_FAILED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_FAILED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_FAILED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_FAILED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_FAILED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)

/* macros for field Transmit_SOP_Message_discarded */
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_DISCARDED__SHIFT                      5
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_DISCARDED__WIDTH                      1
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_DISCARDED__MASK             0x00000020U
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_DISCARDED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_DISCARDED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_DISCARDED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_DISCARDED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_DISCARDED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)

/* macros for field Transmit_SOP_Message_successful */
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL__SHIFT                     6
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL__WIDTH                     1
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL__MASK            0x00000040U
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define ALERT_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)

/* macros for field VBUS_Voltage_Alarm_Hi */
#define ALERT_REG__VBUS_VOLTAGE_ALARM_HI__SHIFT                               7
#define ALERT_REG__VBUS_VOLTAGE_ALARM_HI__WIDTH                               1
#define ALERT_REG__VBUS_VOLTAGE_ALARM_HI__MASK                      0x00000080U
#define ALERT_REG__VBUS_VOLTAGE_ALARM_HI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define ALERT_REG__VBUS_VOLTAGE_ALARM_HI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define ALERT_REG__VBUS_VOLTAGE_ALARM_HI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define ALERT_REG__VBUS_VOLTAGE_ALARM_HI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define ALERT_REG__VBUS_VOLTAGE_ALARM_HI__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)

/* macros for field VBUS_Voltage_Alarm_Lo */
#define ALERT_REG__VBUS_VOLTAGE_ALARM_LO__SHIFT                               8
#define ALERT_REG__VBUS_VOLTAGE_ALARM_LO__WIDTH                               1
#define ALERT_REG__VBUS_VOLTAGE_ALARM_LO__MASK                      0x00000100U
#define ALERT_REG__VBUS_VOLTAGE_ALARM_LO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define ALERT_REG__VBUS_VOLTAGE_ALARM_LO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define ALERT_REG__VBUS_VOLTAGE_ALARM_LO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define ALERT_REG__VBUS_VOLTAGE_ALARM_LO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define ALERT_REG__VBUS_VOLTAGE_ALARM_LO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)

/* macros for field Fault */
#define ALERT_REG__FAULT__SHIFT                                               9
#define ALERT_REG__FAULT__WIDTH                                               1
#define ALERT_REG__FAULT__MASK                                      0x00000200U
#define ALERT_REG__FAULT__READ(src)      (((uint32_t)(src) & 0x00000200U) >> 9)
#define ALERT_REG__FAULT__WRITE(src)     (((uint32_t)(src) << 9) & 0x00000200U)
#define ALERT_REG__FAULT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define ALERT_REG__FAULT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define ALERT_REG__FAULT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)

/* macros for field Rx_Buffer_Overflow */
#define ALERT_REG__RX_BUFFER_OVERFLOW__SHIFT                                 10
#define ALERT_REG__RX_BUFFER_OVERFLOW__WIDTH                                  1
#define ALERT_REG__RX_BUFFER_OVERFLOW__MASK                         0x00000400U
#define ALERT_REG__RX_BUFFER_OVERFLOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define ALERT_REG__RX_BUFFER_OVERFLOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define ALERT_REG__RX_BUFFER_OVERFLOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define ALERT_REG__RX_BUFFER_OVERFLOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define ALERT_REG__RX_BUFFER_OVERFLOW__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)

/* macros for field VBUS_Sink_Disconnect_Detected */
#define ALERT_REG__VBUS_SINK_DISCONNECT_DETECTED__SHIFT                      11
#define ALERT_REG__VBUS_SINK_DISCONNECT_DETECTED__WIDTH                       1
#define ALERT_REG__VBUS_SINK_DISCONNECT_DETECTED__MASK              0x00000800U
#define ALERT_REG__VBUS_SINK_DISCONNECT_DETECTED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define ALERT_REG__VBUS_SINK_DISCONNECT_DETECTED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define ALERT_REG__VBUS_SINK_DISCONNECT_DETECTED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define ALERT_REG__VBUS_SINK_DISCONNECT_DETECTED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define ALERT_REG__VBUS_SINK_DISCONNECT_DETECTED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)

/* macros for field Reserved */
#define ALERT_REG__RESERVED__SHIFT                                           12
#define ALERT_REG__RESERVED__WIDTH                                            4
#define ALERT_REG__RESERVED__MASK                                   0x0000f000U
#define ALERT_REG__RESERVED__READ(src)  (((uint32_t)(src) & 0x0000f000U) >> 12)

/* macros for field not_used */
#define ALERT_REG__NOT_USED__SHIFT                                           16
#define ALERT_REG__NOT_USED__WIDTH                                           16
#define ALERT_REG__NOT_USED__MASK                                   0xffff0000U
#define ALERT_REG__NOT_USED__READ(src)  (((uint32_t)(src) & 0xffff0000U) >> 16)
#define ALERT_REG__TYPE                                                uint32_t
#define ALERT_REG__READ                                             0xffffffffU
#define ALERT_REG__WRITE                                            0xffffffffU
#define ALERT_REG__WOCLR                                            0x00000fffU

#endif /* __ALERT_REG_MACRO__ */

/* macros for cdnstcpc_reg.ALERT */
#define INST_CDNSTCPC_REG__ALERT__NUM                                         1

/* macros for BlueprintGlobalNameSpace::alert_mask_reg */
#ifndef __ALERT_MASK_REG_MACRO__
#define __ALERT_MASK_REG_MACRO__

/* macros for field CC_Status_Interrupt_Mask */
#define ALERT_MASK_REG__CC_STATUS_INTERRUPT_MASK__SHIFT                       0
#define ALERT_MASK_REG__CC_STATUS_INTERRUPT_MASK__WIDTH                       1
#define ALERT_MASK_REG__CC_STATUS_INTERRUPT_MASK__MASK              0x00000001U
#define ALERT_MASK_REG__CC_STATUS_INTERRUPT_MASK__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define ALERT_MASK_REG__CC_STATUS_INTERRUPT_MASK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define ALERT_MASK_REG__CC_STATUS_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define ALERT_MASK_REG__CC_STATUS_INTERRUPT_MASK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define ALERT_MASK_REG__CC_STATUS_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define ALERT_MASK_REG__CC_STATUS_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field Port_Power_Status_Interrupt_Mask */
#define ALERT_MASK_REG__PORT_POWER_STATUS_INTERRUPT_MASK__SHIFT               1
#define ALERT_MASK_REG__PORT_POWER_STATUS_INTERRUPT_MASK__WIDTH               1
#define ALERT_MASK_REG__PORT_POWER_STATUS_INTERRUPT_MASK__MASK      0x00000002U
#define ALERT_MASK_REG__PORT_POWER_STATUS_INTERRUPT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define ALERT_MASK_REG__PORT_POWER_STATUS_INTERRUPT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define ALERT_MASK_REG__PORT_POWER_STATUS_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define ALERT_MASK_REG__PORT_POWER_STATUS_INTERRUPT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define ALERT_MASK_REG__PORT_POWER_STATUS_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define ALERT_MASK_REG__PORT_POWER_STATUS_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field Receive_SOP_Message_Status_Interrupt_Mask */
#define ALERT_MASK_REG__RECEIVE_SOP_MESSAGE_STATUS_INTERRUPT_MASK__SHIFT      2
#define ALERT_MASK_REG__RECEIVE_SOP_MESSAGE_STATUS_INTERRUPT_MASK__WIDTH      1
#define ALERT_MASK_REG__RECEIVE_SOP_MESSAGE_STATUS_INTERRUPT_MASK__MASK \
                    0x00000004U
#define ALERT_MASK_REG__RECEIVE_SOP_MESSAGE_STATUS_INTERRUPT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define ALERT_MASK_REG__RECEIVE_SOP_MESSAGE_STATUS_INTERRUPT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define ALERT_MASK_REG__RECEIVE_SOP_MESSAGE_STATUS_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define ALERT_MASK_REG__RECEIVE_SOP_MESSAGE_STATUS_INTERRUPT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define ALERT_MASK_REG__RECEIVE_SOP_MESSAGE_STATUS_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define ALERT_MASK_REG__RECEIVE_SOP_MESSAGE_STATUS_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field Received_Hard_Reset_Message_Status_Interrupt_Mask */
#define ALERT_MASK_REG__RECEIVED_HARD_RESET_MESSAGE_STATUS_INTERRUPT_MASK__SHIFT \
                    3
#define ALERT_MASK_REG__RECEIVED_HARD_RESET_MESSAGE_STATUS_INTERRUPT_MASK__WIDTH \
                    1
#define ALERT_MASK_REG__RECEIVED_HARD_RESET_MESSAGE_STATUS_INTERRUPT_MASK__MASK \
                    0x00000008U
#define ALERT_MASK_REG__RECEIVED_HARD_RESET_MESSAGE_STATUS_INTERRUPT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define ALERT_MASK_REG__RECEIVED_HARD_RESET_MESSAGE_STATUS_INTERRUPT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define ALERT_MASK_REG__RECEIVED_HARD_RESET_MESSAGE_STATUS_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define ALERT_MASK_REG__RECEIVED_HARD_RESET_MESSAGE_STATUS_INTERRUPT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define ALERT_MASK_REG__RECEIVED_HARD_RESET_MESSAGE_STATUS_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define ALERT_MASK_REG__RECEIVED_HARD_RESET_MESSAGE_STATUS_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field Transmit_SOP_Message_failed_Interrupt_Mask */
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_FAILED_INTERRUPT_MASK__SHIFT     4
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_FAILED_INTERRUPT_MASK__WIDTH     1
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_FAILED_INTERRUPT_MASK__MASK \
                    0x00000010U
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_FAILED_INTERRUPT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_FAILED_INTERRUPT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_FAILED_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_FAILED_INTERRUPT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_FAILED_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_FAILED_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Transmit_SOP_Message_discarded_Interrupt_Mask */
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_DISCARDED_INTERRUPT_MASK__SHIFT  5
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_DISCARDED_INTERRUPT_MASK__WIDTH  1
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_DISCARDED_INTERRUPT_MASK__MASK \
                    0x00000020U
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_DISCARDED_INTERRUPT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_DISCARDED_INTERRUPT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_DISCARDED_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_DISCARDED_INTERRUPT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_DISCARDED_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_DISCARDED_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field Transmit_SOP_Message_successful_Interrupt_Mask */
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL_INTERRUPT_MASK__SHIFT 6
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL_INTERRUPT_MASK__WIDTH 1
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL_INTERRUPT_MASK__MASK \
                    0x00000040U
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL_INTERRUPT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL_INTERRUPT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL_INTERRUPT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define ALERT_MASK_REG__TRANSMIT_SOP_MESSAGE_SUCCESSFUL_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field VBUS_Voltage_Alarm_Hi */
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_HI__SHIFT                          7
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_HI__WIDTH                          1
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_HI__MASK                 0x00000080U
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_HI__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_HI__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_HI__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_HI__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_HI__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_HI__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field VBUS_Voltage_Alarm_Lo */
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_LO__SHIFT                          8
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_LO__WIDTH                          1
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_LO__MASK                 0x00000100U
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_LO__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_LO__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_LO__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_LO__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_LO__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define ALERT_MASK_REG__VBUS_VOLTAGE_ALARM_LO__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field Fault */
#define ALERT_MASK_REG__FAULT__SHIFT                                          9
#define ALERT_MASK_REG__FAULT__WIDTH                                          1
#define ALERT_MASK_REG__FAULT__MASK                                 0x00000200U
#define ALERT_MASK_REG__FAULT__READ(src) (((uint32_t)(src) & 0x00000200U) >> 9)
#define ALERT_MASK_REG__FAULT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define ALERT_MASK_REG__FAULT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define ALERT_MASK_REG__FAULT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define ALERT_MASK_REG__FAULT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define ALERT_MASK_REG__FAULT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field Rx_Buffer_Overflow */
#define ALERT_MASK_REG__RX_BUFFER_OVERFLOW__SHIFT                            10
#define ALERT_MASK_REG__RX_BUFFER_OVERFLOW__WIDTH                             1
#define ALERT_MASK_REG__RX_BUFFER_OVERFLOW__MASK                    0x00000400U
#define ALERT_MASK_REG__RX_BUFFER_OVERFLOW__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define ALERT_MASK_REG__RX_BUFFER_OVERFLOW__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x00000400U)
#define ALERT_MASK_REG__RX_BUFFER_OVERFLOW__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | (((uint32_t)(src) <<\
                    10) & 0x00000400U)
#define ALERT_MASK_REG__RX_BUFFER_OVERFLOW__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x00000400U)))
#define ALERT_MASK_REG__RX_BUFFER_OVERFLOW__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define ALERT_MASK_REG__RX_BUFFER_OVERFLOW__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field VBUS_Sink_Disconnect_Detected */
#define ALERT_MASK_REG__VBUS_SINK_DISCONNECT_DETECTED__SHIFT                 11
#define ALERT_MASK_REG__VBUS_SINK_DISCONNECT_DETECTED__WIDTH                  1
#define ALERT_MASK_REG__VBUS_SINK_DISCONNECT_DETECTED__MASK         0x00000800U
#define ALERT_MASK_REG__VBUS_SINK_DISCONNECT_DETECTED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define ALERT_MASK_REG__VBUS_SINK_DISCONNECT_DETECTED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 11) & 0x00000800U)
#define ALERT_MASK_REG__VBUS_SINK_DISCONNECT_DETECTED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | (((uint32_t)(src) <<\
                    11) & 0x00000800U)
#define ALERT_MASK_REG__VBUS_SINK_DISCONNECT_DETECTED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 11) & ~0x00000800U)))
#define ALERT_MASK_REG__VBUS_SINK_DISCONNECT_DETECTED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define ALERT_MASK_REG__VBUS_SINK_DISCONNECT_DETECTED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field Reserved */
#define ALERT_MASK_REG__RESERVED__SHIFT                                      12
#define ALERT_MASK_REG__RESERVED__WIDTH                                       4
#define ALERT_MASK_REG__RESERVED__MASK                              0x0000f000U
#define ALERT_MASK_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)
#define ALERT_MASK_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 12) & 0x0000f000U)
#define ALERT_MASK_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000f000U) | (((uint32_t)(src) <<\
                    12) & 0x0000f000U)
#define ALERT_MASK_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 12) & ~0x0000f000U)))

/* macros for field not_used */
#define ALERT_MASK_REG__NOT_USED__SHIFT                                      16
#define ALERT_MASK_REG__NOT_USED__WIDTH                                      16
#define ALERT_MASK_REG__NOT_USED__MASK                              0xffff0000U
#define ALERT_MASK_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define ALERT_MASK_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define ALERT_MASK_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define ALERT_MASK_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define ALERT_MASK_REG__TYPE                                           uint32_t
#define ALERT_MASK_REG__READ                                        0xffffffffU
#define ALERT_MASK_REG__WRITE                                       0xffffffffU

#endif /* __ALERT_MASK_REG_MACRO__ */

/* macros for cdnstcpc_reg.ALERT_MASK */
#define INST_CDNSTCPC_REG__ALERT_MASK__NUM                                    1

/* macros for BlueprintGlobalNameSpace::power_status_mask_reg */
#ifndef __POWER_STATUS_MASK_REG_MACRO__
#define __POWER_STATUS_MASK_REG_MACRO__

/* macros for field Sinking_VBUS_Status_Interrupt_Mask */
#define POWER_STATUS_MASK_REG__SINKING_VBUS_STATUS_INTERRUPT_MASK__SHIFT      0
#define POWER_STATUS_MASK_REG__SINKING_VBUS_STATUS_INTERRUPT_MASK__WIDTH      1
#define POWER_STATUS_MASK_REG__SINKING_VBUS_STATUS_INTERRUPT_MASK__MASK \
                    0x00000001U
#define POWER_STATUS_MASK_REG__SINKING_VBUS_STATUS_INTERRUPT_MASK__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define POWER_STATUS_MASK_REG__SINKING_VBUS_STATUS_INTERRUPT_MASK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define POWER_STATUS_MASK_REG__SINKING_VBUS_STATUS_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define POWER_STATUS_MASK_REG__SINKING_VBUS_STATUS_INTERRUPT_MASK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define POWER_STATUS_MASK_REG__SINKING_VBUS_STATUS_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define POWER_STATUS_MASK_REG__SINKING_VBUS_STATUS_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field VCONN_Present_Status_Interrupt_Mask */
#define POWER_STATUS_MASK_REG__VCONN_PRESENT_STATUS_INTERRUPT_MASK__SHIFT     1
#define POWER_STATUS_MASK_REG__VCONN_PRESENT_STATUS_INTERRUPT_MASK__WIDTH     1
#define POWER_STATUS_MASK_REG__VCONN_PRESENT_STATUS_INTERRUPT_MASK__MASK \
                    0x00000002U
#define POWER_STATUS_MASK_REG__VCONN_PRESENT_STATUS_INTERRUPT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define POWER_STATUS_MASK_REG__VCONN_PRESENT_STATUS_INTERRUPT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define POWER_STATUS_MASK_REG__VCONN_PRESENT_STATUS_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define POWER_STATUS_MASK_REG__VCONN_PRESENT_STATUS_INTERRUPT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define POWER_STATUS_MASK_REG__VCONN_PRESENT_STATUS_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define POWER_STATUS_MASK_REG__VCONN_PRESENT_STATUS_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field VBUS_Present_Status_Interrupt_Mask */
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_STATUS_INTERRUPT_MASK__SHIFT      2
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_STATUS_INTERRUPT_MASK__WIDTH      1
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_STATUS_INTERRUPT_MASK__MASK \
                    0x00000004U
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_STATUS_INTERRUPT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_STATUS_INTERRUPT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_STATUS_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_STATUS_INTERRUPT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_STATUS_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_STATUS_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field VBUS_Present_Detection_Status_Interrupt_Mask */
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_DETECTION_STATUS_INTERRUPT_MASK__SHIFT \
                    3
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_DETECTION_STATUS_INTERRUPT_MASK__WIDTH \
                    1
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_DETECTION_STATUS_INTERRUPT_MASK__MASK \
                    0x00000008U
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_DETECTION_STATUS_INTERRUPT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_DETECTION_STATUS_INTERRUPT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_DETECTION_STATUS_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_DETECTION_STATUS_INTERRUPT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_DETECTION_STATUS_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define POWER_STATUS_MASK_REG__VBUS_PRESENT_DETECTION_STATUS_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field Sourcing_VBUS_Status_Interrupt_Mask */
#define POWER_STATUS_MASK_REG__SOURCING_VBUS_STATUS_INTERRUPT_MASK__SHIFT     4
#define POWER_STATUS_MASK_REG__SOURCING_VBUS_STATUS_INTERRUPT_MASK__WIDTH     1
#define POWER_STATUS_MASK_REG__SOURCING_VBUS_STATUS_INTERRUPT_MASK__MASK \
                    0x00000010U
#define POWER_STATUS_MASK_REG__SOURCING_VBUS_STATUS_INTERRUPT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define POWER_STATUS_MASK_REG__SOURCING_VBUS_STATUS_INTERRUPT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define POWER_STATUS_MASK_REG__SOURCING_VBUS_STATUS_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define POWER_STATUS_MASK_REG__SOURCING_VBUS_STATUS_INTERRUPT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define POWER_STATUS_MASK_REG__SOURCING_VBUS_STATUS_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define POWER_STATUS_MASK_REG__SOURCING_VBUS_STATUS_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Sourcing_High_Voltage_Status_Interrupt_Mask */
#define POWER_STATUS_MASK_REG__SOURCING_HIGH_VOLTAGE_STATUS_INTERRUPT_MASK__SHIFT \
                    5
#define POWER_STATUS_MASK_REG__SOURCING_HIGH_VOLTAGE_STATUS_INTERRUPT_MASK__WIDTH \
                    1
#define POWER_STATUS_MASK_REG__SOURCING_HIGH_VOLTAGE_STATUS_INTERRUPT_MASK__MASK \
                    0x00000020U
#define POWER_STATUS_MASK_REG__SOURCING_HIGH_VOLTAGE_STATUS_INTERRUPT_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define POWER_STATUS_MASK_REG__SOURCING_HIGH_VOLTAGE_STATUS_INTERRUPT_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define POWER_STATUS_MASK_REG__SOURCING_HIGH_VOLTAGE_STATUS_INTERRUPT_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define POWER_STATUS_MASK_REG__SOURCING_HIGH_VOLTAGE_STATUS_INTERRUPT_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define POWER_STATUS_MASK_REG__SOURCING_HIGH_VOLTAGE_STATUS_INTERRUPT_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define POWER_STATUS_MASK_REG__SOURCING_HIGH_VOLTAGE_STATUS_INTERRUPT_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field TCPC_Initialization_Status_Mask */
#define POWER_STATUS_MASK_REG__TCPC_INITIALIZATION_STATUS_MASK__SHIFT         6
#define POWER_STATUS_MASK_REG__TCPC_INITIALIZATION_STATUS_MASK__WIDTH         1
#define POWER_STATUS_MASK_REG__TCPC_INITIALIZATION_STATUS_MASK__MASK \
                    0x00000040U
#define POWER_STATUS_MASK_REG__TCPC_INITIALIZATION_STATUS_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define POWER_STATUS_MASK_REG__TCPC_INITIALIZATION_STATUS_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define POWER_STATUS_MASK_REG__TCPC_INITIALIZATION_STATUS_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define POWER_STATUS_MASK_REG__TCPC_INITIALIZATION_STATUS_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define POWER_STATUS_MASK_REG__TCPC_INITIALIZATION_STATUS_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define POWER_STATUS_MASK_REG__TCPC_INITIALIZATION_STATUS_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field Debug_Accessory_Connected */
#define POWER_STATUS_MASK_REG__DEBUG_ACCESSORY_CONNECTED__SHIFT               7
#define POWER_STATUS_MASK_REG__DEBUG_ACCESSORY_CONNECTED__WIDTH               1
#define POWER_STATUS_MASK_REG__DEBUG_ACCESSORY_CONNECTED__MASK      0x00000080U
#define POWER_STATUS_MASK_REG__DEBUG_ACCESSORY_CONNECTED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define POWER_STATUS_MASK_REG__DEBUG_ACCESSORY_CONNECTED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define POWER_STATUS_MASK_REG__DEBUG_ACCESSORY_CONNECTED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define POWER_STATUS_MASK_REG__DEBUG_ACCESSORY_CONNECTED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define POWER_STATUS_MASK_REG__DEBUG_ACCESSORY_CONNECTED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define POWER_STATUS_MASK_REG__DEBUG_ACCESSORY_CONNECTED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field not_used */
#define POWER_STATUS_MASK_REG__NOT_USED__SHIFT                                8
#define POWER_STATUS_MASK_REG__NOT_USED__WIDTH                               24
#define POWER_STATUS_MASK_REG__NOT_USED__MASK                       0xffffff00U
#define POWER_STATUS_MASK_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define POWER_STATUS_MASK_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define POWER_STATUS_MASK_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define POWER_STATUS_MASK_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define POWER_STATUS_MASK_REG__TYPE                                    uint32_t
#define POWER_STATUS_MASK_REG__READ                                 0xffffffffU
#define POWER_STATUS_MASK_REG__WRITE                                0xffffffffU

#endif /* __POWER_STATUS_MASK_REG_MACRO__ */

/* macros for cdnstcpc_reg.POWER_STATUS_MASK */
#define INST_CDNSTCPC_REG__POWER_STATUS_MASK__NUM                             1

/* macros for BlueprintGlobalNameSpace::fault_status_mask_reg */
#ifndef __FAULT_STATUS_MASK_REG_MACRO__
#define __FAULT_STATUS_MASK_REG_MACRO__

/* macros for field Interface_Error_Interrupt_Status_Mask */
#define FAULT_STATUS_MASK_REG__INTERFACE_ERROR_INTERRUPT_STATUS_MASK__SHIFT   0
#define FAULT_STATUS_MASK_REG__INTERFACE_ERROR_INTERRUPT_STATUS_MASK__WIDTH   1
#define FAULT_STATUS_MASK_REG__INTERFACE_ERROR_INTERRUPT_STATUS_MASK__MASK \
                    0x00000001U
#define FAULT_STATUS_MASK_REG__INTERFACE_ERROR_INTERRUPT_STATUS_MASK__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define FAULT_STATUS_MASK_REG__INTERFACE_ERROR_INTERRUPT_STATUS_MASK__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define FAULT_STATUS_MASK_REG__INTERFACE_ERROR_INTERRUPT_STATUS_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define FAULT_STATUS_MASK_REG__INTERFACE_ERROR_INTERRUPT_STATUS_MASK__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define FAULT_STATUS_MASK_REG__INTERFACE_ERROR_INTERRUPT_STATUS_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define FAULT_STATUS_MASK_REG__INTERFACE_ERROR_INTERRUPT_STATUS_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field Vconn_Over_Current_Fault_Interrupt_Status_Mask */
#define FAULT_STATUS_MASK_REG__VCONN_OVER_CURRENT_FAULT_INTERRUPT_STATUS_MASK__SHIFT \
                    1
#define FAULT_STATUS_MASK_REG__VCONN_OVER_CURRENT_FAULT_INTERRUPT_STATUS_MASK__WIDTH \
                    1
#define FAULT_STATUS_MASK_REG__VCONN_OVER_CURRENT_FAULT_INTERRUPT_STATUS_MASK__MASK \
                    0x00000002U
#define FAULT_STATUS_MASK_REG__VCONN_OVER_CURRENT_FAULT_INTERRUPT_STATUS_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define FAULT_STATUS_MASK_REG__VCONN_OVER_CURRENT_FAULT_INTERRUPT_STATUS_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define FAULT_STATUS_MASK_REG__VCONN_OVER_CURRENT_FAULT_INTERRUPT_STATUS_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define FAULT_STATUS_MASK_REG__VCONN_OVER_CURRENT_FAULT_INTERRUPT_STATUS_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define FAULT_STATUS_MASK_REG__VCONN_OVER_CURRENT_FAULT_INTERRUPT_STATUS_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define FAULT_STATUS_MASK_REG__VCONN_OVER_CURRENT_FAULT_INTERRUPT_STATUS_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field Vbus_Over_Voltage_Protection_Fault_Interrupt_Status_Mask */
#define FAULT_STATUS_MASK_REG__VBUS_OVER_VOLTAGE_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__SHIFT \
                    2
#define FAULT_STATUS_MASK_REG__VBUS_OVER_VOLTAGE_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__WIDTH \
                    1
#define FAULT_STATUS_MASK_REG__VBUS_OVER_VOLTAGE_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__MASK \
                    0x00000004U
#define FAULT_STATUS_MASK_REG__VBUS_OVER_VOLTAGE_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define FAULT_STATUS_MASK_REG__VBUS_OVER_VOLTAGE_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define FAULT_STATUS_MASK_REG__VBUS_OVER_VOLTAGE_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define FAULT_STATUS_MASK_REG__VBUS_OVER_VOLTAGE_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define FAULT_STATUS_MASK_REG__VBUS_OVER_VOLTAGE_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define FAULT_STATUS_MASK_REG__VBUS_OVER_VOLTAGE_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field Vbus_Over_Current_Protection_Fault_Interrupt_Status_Mask */
#define FAULT_STATUS_MASK_REG__VBUS_OVER_CURRENT_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__SHIFT \
                    3
#define FAULT_STATUS_MASK_REG__VBUS_OVER_CURRENT_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__WIDTH \
                    1
#define FAULT_STATUS_MASK_REG__VBUS_OVER_CURRENT_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__MASK \
                    0x00000008U
#define FAULT_STATUS_MASK_REG__VBUS_OVER_CURRENT_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define FAULT_STATUS_MASK_REG__VBUS_OVER_CURRENT_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define FAULT_STATUS_MASK_REG__VBUS_OVER_CURRENT_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define FAULT_STATUS_MASK_REG__VBUS_OVER_CURRENT_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define FAULT_STATUS_MASK_REG__VBUS_OVER_CURRENT_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define FAULT_STATUS_MASK_REG__VBUS_OVER_CURRENT_PROTECTION_FAULT_INTERRUPT_STATUS_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field Force_Discharge_Failed_Mask */
#define FAULT_STATUS_MASK_REG__FORCE_DISCHARGE_FAILED_MASK__SHIFT             4
#define FAULT_STATUS_MASK_REG__FORCE_DISCHARGE_FAILED_MASK__WIDTH             1
#define FAULT_STATUS_MASK_REG__FORCE_DISCHARGE_FAILED_MASK__MASK    0x00000010U
#define FAULT_STATUS_MASK_REG__FORCE_DISCHARGE_FAILED_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define FAULT_STATUS_MASK_REG__FORCE_DISCHARGE_FAILED_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define FAULT_STATUS_MASK_REG__FORCE_DISCHARGE_FAILED_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define FAULT_STATUS_MASK_REG__FORCE_DISCHARGE_FAILED_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define FAULT_STATUS_MASK_REG__FORCE_DISCHARGE_FAILED_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define FAULT_STATUS_MASK_REG__FORCE_DISCHARGE_FAILED_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Auto_Discharge_Failed_Mask */
#define FAULT_STATUS_MASK_REG__AUTO_DISCHARGE_FAILED_MASK__SHIFT              5
#define FAULT_STATUS_MASK_REG__AUTO_DISCHARGE_FAILED_MASK__WIDTH              1
#define FAULT_STATUS_MASK_REG__AUTO_DISCHARGE_FAILED_MASK__MASK     0x00000020U
#define FAULT_STATUS_MASK_REG__AUTO_DISCHARGE_FAILED_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define FAULT_STATUS_MASK_REG__AUTO_DISCHARGE_FAILED_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define FAULT_STATUS_MASK_REG__AUTO_DISCHARGE_FAILED_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define FAULT_STATUS_MASK_REG__AUTO_DISCHARGE_FAILED_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define FAULT_STATUS_MASK_REG__AUTO_DISCHARGE_FAILED_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define FAULT_STATUS_MASK_REG__AUTO_DISCHARGE_FAILED_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field Force_Off_Vbus_Interrupt_Status_Mask */
#define FAULT_STATUS_MASK_REG__FORCE_OFF_VBUS_INTERRUPT_STATUS_MASK__SHIFT    6
#define FAULT_STATUS_MASK_REG__FORCE_OFF_VBUS_INTERRUPT_STATUS_MASK__WIDTH    1
#define FAULT_STATUS_MASK_REG__FORCE_OFF_VBUS_INTERRUPT_STATUS_MASK__MASK \
                    0x00000040U
#define FAULT_STATUS_MASK_REG__FORCE_OFF_VBUS_INTERRUPT_STATUS_MASK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define FAULT_STATUS_MASK_REG__FORCE_OFF_VBUS_INTERRUPT_STATUS_MASK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define FAULT_STATUS_MASK_REG__FORCE_OFF_VBUS_INTERRUPT_STATUS_MASK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define FAULT_STATUS_MASK_REG__FORCE_OFF_VBUS_INTERRUPT_STATUS_MASK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define FAULT_STATUS_MASK_REG__FORCE_OFF_VBUS_INTERRUPT_STATUS_MASK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define FAULT_STATUS_MASK_REG__FORCE_OFF_VBUS_INTERRUPT_STATUS_MASK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field Reserved */
#define FAULT_STATUS_MASK_REG__RESERVED__SHIFT                                7
#define FAULT_STATUS_MASK_REG__RESERVED__WIDTH                                1
#define FAULT_STATUS_MASK_REG__RESERVED__MASK                       0x00000080U
#define FAULT_STATUS_MASK_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define FAULT_STATUS_MASK_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define FAULT_STATUS_MASK_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define FAULT_STATUS_MASK_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define FAULT_STATUS_MASK_REG__RESERVED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define FAULT_STATUS_MASK_REG__RESERVED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field not_used */
#define FAULT_STATUS_MASK_REG__NOT_USED__SHIFT                                8
#define FAULT_STATUS_MASK_REG__NOT_USED__WIDTH                               24
#define FAULT_STATUS_MASK_REG__NOT_USED__MASK                       0xffffff00U
#define FAULT_STATUS_MASK_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define FAULT_STATUS_MASK_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define FAULT_STATUS_MASK_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define FAULT_STATUS_MASK_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define FAULT_STATUS_MASK_REG__TYPE                                    uint32_t
#define FAULT_STATUS_MASK_REG__READ                                 0xffffffffU
#define FAULT_STATUS_MASK_REG__WRITE                                0xffffffffU

#endif /* __FAULT_STATUS_MASK_REG_MACRO__ */

/* macros for cdnstcpc_reg.FAULT_STATUS_MASK */
#define INST_CDNSTCPC_REG__FAULT_STATUS_MASK__NUM                             1

/* macros for BlueprintGlobalNameSpace::reserved_03_reg */
#ifndef __RESERVED_03_REG_MACRO__
	#define __RESERVED_03_REG_MACRO__

	/* macros for field Reserved */
	#define RESERVED_03_REG__RESERVED__SHIFT                                      0
	#define RESERVED_03_REG__RESERVED__WIDTH                                     32
	#define RESERVED_03_REG__RESERVED__MASK                             0xffffffffU
	#define RESERVED_03_REG__RESERVED__READ(src)      (uint32_t)(src) & 0xffffffffU
	#define RESERVED_03_REG__TYPE                                          uint32_t
	#define RESERVED_03_REG__READ                                       0xffffffffU

#endif /* __RESERVED_03_REG_MACRO__ */

/* macros for cdnstcpc_reg.Reserved_03 */
#define INST_CDNSTCPC_REG__RESERVED_03__NUM                                   1

/* macros for BlueprintGlobalNameSpace::config_standard_output_reg */
#ifndef __CONFIG_STANDARD_OUTPUT_REG_MACRO__
#define __CONFIG_STANDARD_OUTPUT_REG_MACRO__

/* macros for field Connector_Orientation */
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTOR_ORIENTATION__SHIFT              0
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTOR_ORIENTATION__WIDTH              1
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTOR_ORIENTATION__MASK     0x00000001U
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTOR_ORIENTATION__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTOR_ORIENTATION__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTOR_ORIENTATION__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTOR_ORIENTATION__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTOR_ORIENTATION__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTOR_ORIENTATION__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field Connection_Present */
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTION_PRESENT__SHIFT                 1
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTION_PRESENT__WIDTH                 1
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTION_PRESENT__MASK        0x00000002U
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTION_PRESENT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTION_PRESENT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTION_PRESENT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTION_PRESENT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTION_PRESENT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define CONFIG_STANDARD_OUTPUT_REG__CONNECTION_PRESENT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field MUX_Control */
#define CONFIG_STANDARD_OUTPUT_REG__MUX_CONTROL__SHIFT                        2
#define CONFIG_STANDARD_OUTPUT_REG__MUX_CONTROL__WIDTH                        2
#define CONFIG_STANDARD_OUTPUT_REG__MUX_CONTROL__MASK               0x0000000cU
#define CONFIG_STANDARD_OUTPUT_REG__MUX_CONTROL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define CONFIG_STANDARD_OUTPUT_REG__MUX_CONTROL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define CONFIG_STANDARD_OUTPUT_REG__MUX_CONTROL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define CONFIG_STANDARD_OUTPUT_REG__MUX_CONTROL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field Active_Cable_Connected */
#define CONFIG_STANDARD_OUTPUT_REG__ACTIVE_CABLE_CONNECTED__SHIFT             4
#define CONFIG_STANDARD_OUTPUT_REG__ACTIVE_CABLE_CONNECTED__WIDTH             1
#define CONFIG_STANDARD_OUTPUT_REG__ACTIVE_CABLE_CONNECTED__MASK    0x00000010U
#define CONFIG_STANDARD_OUTPUT_REG__ACTIVE_CABLE_CONNECTED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define CONFIG_STANDARD_OUTPUT_REG__ACTIVE_CABLE_CONNECTED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define CONFIG_STANDARD_OUTPUT_REG__ACTIVE_CABLE_CONNECTED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define CONFIG_STANDARD_OUTPUT_REG__ACTIVE_CABLE_CONNECTED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define CONFIG_STANDARD_OUTPUT_REG__ACTIVE_CABLE_CONNECTED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define CONFIG_STANDARD_OUTPUT_REG__ACTIVE_CABLE_CONNECTED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Audio_Accessory_Connected */
#define CONFIG_STANDARD_OUTPUT_REG__AUDIO_ACCESSORY_CONNECTED__SHIFT          5
#define CONFIG_STANDARD_OUTPUT_REG__AUDIO_ACCESSORY_CONNECTED__WIDTH          1
#define CONFIG_STANDARD_OUTPUT_REG__AUDIO_ACCESSORY_CONNECTED__MASK 0x00000020U
#define CONFIG_STANDARD_OUTPUT_REG__AUDIO_ACCESSORY_CONNECTED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define CONFIG_STANDARD_OUTPUT_REG__AUDIO_ACCESSORY_CONNECTED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define CONFIG_STANDARD_OUTPUT_REG__AUDIO_ACCESSORY_CONNECTED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define CONFIG_STANDARD_OUTPUT_REG__AUDIO_ACCESSORY_CONNECTED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define CONFIG_STANDARD_OUTPUT_REG__AUDIO_ACCESSORY_CONNECTED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define CONFIG_STANDARD_OUTPUT_REG__AUDIO_ACCESSORY_CONNECTED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field Debug_Accessory_Connected */
#define CONFIG_STANDARD_OUTPUT_REG__DEBUG_ACCESSORY_CONNECTED__SHIFT          6
#define CONFIG_STANDARD_OUTPUT_REG__DEBUG_ACCESSORY_CONNECTED__WIDTH          1
#define CONFIG_STANDARD_OUTPUT_REG__DEBUG_ACCESSORY_CONNECTED__MASK 0x00000040U
#define CONFIG_STANDARD_OUTPUT_REG__DEBUG_ACCESSORY_CONNECTED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define CONFIG_STANDARD_OUTPUT_REG__DEBUG_ACCESSORY_CONNECTED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define CONFIG_STANDARD_OUTPUT_REG__DEBUG_ACCESSORY_CONNECTED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define CONFIG_STANDARD_OUTPUT_REG__DEBUG_ACCESSORY_CONNECTED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define CONFIG_STANDARD_OUTPUT_REG__DEBUG_ACCESSORY_CONNECTED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define CONFIG_STANDARD_OUTPUT_REG__DEBUG_ACCESSORY_CONNECTED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field High_Impedance_outputs */
#define CONFIG_STANDARD_OUTPUT_REG__HIGH_IMPEDANCE_OUTPUTS__SHIFT             7
#define CONFIG_STANDARD_OUTPUT_REG__HIGH_IMPEDANCE_OUTPUTS__WIDTH             1
#define CONFIG_STANDARD_OUTPUT_REG__HIGH_IMPEDANCE_OUTPUTS__MASK    0x00000080U
#define CONFIG_STANDARD_OUTPUT_REG__HIGH_IMPEDANCE_OUTPUTS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define CONFIG_STANDARD_OUTPUT_REG__HIGH_IMPEDANCE_OUTPUTS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define CONFIG_STANDARD_OUTPUT_REG__HIGH_IMPEDANCE_OUTPUTS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define CONFIG_STANDARD_OUTPUT_REG__HIGH_IMPEDANCE_OUTPUTS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define CONFIG_STANDARD_OUTPUT_REG__HIGH_IMPEDANCE_OUTPUTS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define CONFIG_STANDARD_OUTPUT_REG__HIGH_IMPEDANCE_OUTPUTS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field not_used */
#define CONFIG_STANDARD_OUTPUT_REG__NOT_USED__SHIFT                           8
#define CONFIG_STANDARD_OUTPUT_REG__NOT_USED__WIDTH                          24
#define CONFIG_STANDARD_OUTPUT_REG__NOT_USED__MASK                  0xffffff00U
#define CONFIG_STANDARD_OUTPUT_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define CONFIG_STANDARD_OUTPUT_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define CONFIG_STANDARD_OUTPUT_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define CONFIG_STANDARD_OUTPUT_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define CONFIG_STANDARD_OUTPUT_REG__TYPE                               uint32_t
#define CONFIG_STANDARD_OUTPUT_REG__READ                            0xffffffffU
#define CONFIG_STANDARD_OUTPUT_REG__WRITE                           0xffffffffU

#endif /* __CONFIG_STANDARD_OUTPUT_REG_MACRO__ */

/* macros for cdnstcpc_reg.CONFIG_STANDARD_OUTPUT */
#define INST_CDNSTCPC_REG__CONFIG_STANDARD_OUTPUT__NUM                        1

/* macros for BlueprintGlobalNameSpace::tcpc_control_reg */
#ifndef __TCPC_CONTROL_REG_MACRO__
#define __TCPC_CONTROL_REG_MACRO__

/* macros for field Plug_Orientation */
#define TCPC_CONTROL_REG__PLUG_ORIENTATION__SHIFT                             0
#define TCPC_CONTROL_REG__PLUG_ORIENTATION__WIDTH                             1
#define TCPC_CONTROL_REG__PLUG_ORIENTATION__MASK                    0x00000001U
#define TCPC_CONTROL_REG__PLUG_ORIENTATION__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define TCPC_CONTROL_REG__PLUG_ORIENTATION__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define TCPC_CONTROL_REG__PLUG_ORIENTATION__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define TCPC_CONTROL_REG__PLUG_ORIENTATION__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define TCPC_CONTROL_REG__PLUG_ORIENTATION__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define TCPC_CONTROL_REG__PLUG_ORIENTATION__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field BIST_Test_Mode */
#define TCPC_CONTROL_REG__BIST_TEST_MODE__SHIFT                               1
#define TCPC_CONTROL_REG__BIST_TEST_MODE__WIDTH                               1
#define TCPC_CONTROL_REG__BIST_TEST_MODE__MASK                      0x00000002U
#define TCPC_CONTROL_REG__BIST_TEST_MODE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define TCPC_CONTROL_REG__BIST_TEST_MODE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define TCPC_CONTROL_REG__BIST_TEST_MODE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define TCPC_CONTROL_REG__BIST_TEST_MODE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define TCPC_CONTROL_REG__BIST_TEST_MODE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define TCPC_CONTROL_REG__BIST_TEST_MODE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field Reserved32 */
#define TCPC_CONTROL_REG__RESERVED32__SHIFT                                   2
#define TCPC_CONTROL_REG__RESERVED32__WIDTH                                   2
#define TCPC_CONTROL_REG__RESERVED32__MASK                          0x0000000cU
#define TCPC_CONTROL_REG__RESERVED32__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)
#define TCPC_CONTROL_REG__RESERVED32__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define TCPC_CONTROL_REG__RESERVED32__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define TCPC_CONTROL_REG__RESERVED32__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field Debug_Accessory_Control */
#define TCPC_CONTROL_REG__DEBUG_ACCESSORY_CONTROL__SHIFT                      4
#define TCPC_CONTROL_REG__DEBUG_ACCESSORY_CONTROL__WIDTH                      1
#define TCPC_CONTROL_REG__DEBUG_ACCESSORY_CONTROL__MASK             0x00000010U
#define TCPC_CONTROL_REG__DEBUG_ACCESSORY_CONTROL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define TCPC_CONTROL_REG__DEBUG_ACCESSORY_CONTROL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define TCPC_CONTROL_REG__DEBUG_ACCESSORY_CONTROL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define TCPC_CONTROL_REG__DEBUG_ACCESSORY_CONTROL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define TCPC_CONTROL_REG__DEBUG_ACCESSORY_CONTROL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define TCPC_CONTROL_REG__DEBUG_ACCESSORY_CONTROL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Reserved */
#define TCPC_CONTROL_REG__RESERVED__SHIFT                                     5
#define TCPC_CONTROL_REG__RESERVED__WIDTH                                     3
#define TCPC_CONTROL_REG__RESERVED__MASK                            0x000000e0U
#define TCPC_CONTROL_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000e0U) >> 5)
#define TCPC_CONTROL_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000000e0U)
#define TCPC_CONTROL_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000e0U) | (((uint32_t)(src) <<\
                    5) & 0x000000e0U)
#define TCPC_CONTROL_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000000e0U)))

/* macros for field not_used */
#define TCPC_CONTROL_REG__NOT_USED__SHIFT                                     8
#define TCPC_CONTROL_REG__NOT_USED__WIDTH                                    24
#define TCPC_CONTROL_REG__NOT_USED__MASK                            0xffffff00U
#define TCPC_CONTROL_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define TCPC_CONTROL_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define TCPC_CONTROL_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define TCPC_CONTROL_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define TCPC_CONTROL_REG__TYPE                                         uint32_t
#define TCPC_CONTROL_REG__READ                                      0xffffffffU
#define TCPC_CONTROL_REG__WRITE                                     0xffffffffU

#endif /* __TCPC_CONTROL_REG_MACRO__ */

/* macros for cdnstcpc_reg.TCPC_CONTROL */
#define INST_CDNSTCPC_REG__TCPC_CONTROL__NUM                                  1

/* macros for BlueprintGlobalNameSpace::role_control_reg */
#ifndef __ROLE_CONTROL_REG_MACRO__
#define __ROLE_CONTROL_REG_MACRO__

/* macros for field CC1 */
#define ROLE_CONTROL_REG__CC1__SHIFT                                          0
#define ROLE_CONTROL_REG__CC1__WIDTH                                          2
#define ROLE_CONTROL_REG__CC1__MASK                                 0x00000003U
#define ROLE_CONTROL_REG__CC1__READ(src)          (uint32_t)(src) & 0x00000003U
#define ROLE_CONTROL_REG__CC1__WRITE(src)       ((uint32_t)(src) & 0x00000003U)
#define ROLE_CONTROL_REG__CC1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000003U) | ((uint32_t)(src) &\
                    0x00000003U)
#define ROLE_CONTROL_REG__CC1__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000003U)))

/* macros for field CC2 */
#define ROLE_CONTROL_REG__CC2__SHIFT                                          2
#define ROLE_CONTROL_REG__CC2__WIDTH                                          2
#define ROLE_CONTROL_REG__CC2__MASK                                 0x0000000cU
#define ROLE_CONTROL_REG__CC2__READ(src) (((uint32_t)(src) & 0x0000000cU) >> 2)
#define ROLE_CONTROL_REG__CC2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x0000000cU)
#define ROLE_CONTROL_REG__CC2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000000cU) | (((uint32_t)(src) <<\
                    2) & 0x0000000cU)
#define ROLE_CONTROL_REG__CC2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x0000000cU)))

/* macros for field Rp_Value */
#define ROLE_CONTROL_REG__RP_VALUE__SHIFT                                     4
#define ROLE_CONTROL_REG__RP_VALUE__WIDTH                                     2
#define ROLE_CONTROL_REG__RP_VALUE__MASK                            0x00000030U
#define ROLE_CONTROL_REG__RP_VALUE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)
#define ROLE_CONTROL_REG__RP_VALUE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000030U)
#define ROLE_CONTROL_REG__RP_VALUE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define ROLE_CONTROL_REG__RP_VALUE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field DRP */
#define ROLE_CONTROL_REG__DRP__SHIFT                                          6
#define ROLE_CONTROL_REG__DRP__WIDTH                                          1
#define ROLE_CONTROL_REG__DRP__MASK                                 0x00000040U
#define ROLE_CONTROL_REG__DRP__READ(src) (((uint32_t)(src) & 0x00000040U) >> 6)
#define ROLE_CONTROL_REG__DRP__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define ROLE_CONTROL_REG__DRP__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define ROLE_CONTROL_REG__DRP__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define ROLE_CONTROL_REG__DRP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define ROLE_CONTROL_REG__DRP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field Reserved */
#define ROLE_CONTROL_REG__RESERVED__SHIFT                                     7
#define ROLE_CONTROL_REG__RESERVED__WIDTH                                     1
#define ROLE_CONTROL_REG__RESERVED__MASK                            0x00000080U
#define ROLE_CONTROL_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define ROLE_CONTROL_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define ROLE_CONTROL_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define ROLE_CONTROL_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define ROLE_CONTROL_REG__RESERVED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define ROLE_CONTROL_REG__RESERVED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field not_used */
#define ROLE_CONTROL_REG__NOT_USED__SHIFT                                     8
#define ROLE_CONTROL_REG__NOT_USED__WIDTH                                    24
#define ROLE_CONTROL_REG__NOT_USED__MASK                            0xffffff00U
#define ROLE_CONTROL_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define ROLE_CONTROL_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define ROLE_CONTROL_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define ROLE_CONTROL_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define ROLE_CONTROL_REG__TYPE                                         uint32_t
#define ROLE_CONTROL_REG__READ                                      0xffffffffU
#define ROLE_CONTROL_REG__WRITE                                     0xffffffffU

#endif /* __ROLE_CONTROL_REG_MACRO__ */

/* macros for cdnstcpc_reg.ROLE_CONTROL */
#define INST_CDNSTCPC_REG__ROLE_CONTROL__NUM                                  1

/* macros for BlueprintGlobalNameSpace::fault_control_reg */
#ifndef __FAULT_CONTROL_REG_MACRO__
#define __FAULT_CONTROL_REG_MACRO__

/* macros for field VCONN_Over_Current_Fault */
#define FAULT_CONTROL_REG__VCONN_OVER_CURRENT_FAULT__SHIFT                    0
#define FAULT_CONTROL_REG__VCONN_OVER_CURRENT_FAULT__WIDTH                    1
#define FAULT_CONTROL_REG__VCONN_OVER_CURRENT_FAULT__MASK           0x00000001U
#define FAULT_CONTROL_REG__VCONN_OVER_CURRENT_FAULT__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define FAULT_CONTROL_REG__VCONN_OVER_CURRENT_FAULT__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define FAULT_CONTROL_REG__VCONN_OVER_CURRENT_FAULT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define FAULT_CONTROL_REG__VCONN_OVER_CURRENT_FAULT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define FAULT_CONTROL_REG__VCONN_OVER_CURRENT_FAULT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define FAULT_CONTROL_REG__VCONN_OVER_CURRENT_FAULT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field Internal_or_External_OVP_VBUS_Over_Voltage_Protection_Fault */
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__SHIFT \
                    1
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__WIDTH \
                    1
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__MASK \
                    0x00000002U
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field Internal_or_External_OCP_VBUS_Over_Current_Protection_Fault */
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__SHIFT \
                    2
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__WIDTH \
                    1
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__MASK \
                    0x00000004U
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define FAULT_CONTROL_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field VBUS_Discharge_Fault_Detection_Timer */
#define FAULT_CONTROL_REG__VBUS_DISCHARGE_FAULT_DETECTION_TIMER__SHIFT        3
#define FAULT_CONTROL_REG__VBUS_DISCHARGE_FAULT_DETECTION_TIMER__WIDTH        1
#define FAULT_CONTROL_REG__VBUS_DISCHARGE_FAULT_DETECTION_TIMER__MASK \
                    0x00000008U
#define FAULT_CONTROL_REG__VBUS_DISCHARGE_FAULT_DETECTION_TIMER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define FAULT_CONTROL_REG__VBUS_DISCHARGE_FAULT_DETECTION_TIMER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define FAULT_CONTROL_REG__VBUS_DISCHARGE_FAULT_DETECTION_TIMER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define FAULT_CONTROL_REG__VBUS_DISCHARGE_FAULT_DETECTION_TIMER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define FAULT_CONTROL_REG__VBUS_DISCHARGE_FAULT_DETECTION_TIMER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define FAULT_CONTROL_REG__VBUS_DISCHARGE_FAULT_DETECTION_TIMER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field Force_Off_VBUS_Source_or_Sink */
#define FAULT_CONTROL_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__SHIFT               4
#define FAULT_CONTROL_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__WIDTH               1
#define FAULT_CONTROL_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__MASK      0x00000010U
#define FAULT_CONTROL_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define FAULT_CONTROL_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define FAULT_CONTROL_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define FAULT_CONTROL_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define FAULT_CONTROL_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define FAULT_CONTROL_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Reserved */
#define FAULT_CONTROL_REG__RESERVED__SHIFT                                    5
#define FAULT_CONTROL_REG__RESERVED__WIDTH                                    3
#define FAULT_CONTROL_REG__RESERVED__MASK                           0x000000e0U
#define FAULT_CONTROL_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000e0U) >> 5)
#define FAULT_CONTROL_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000000e0U)
#define FAULT_CONTROL_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000e0U) | (((uint32_t)(src) <<\
                    5) & 0x000000e0U)
#define FAULT_CONTROL_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000000e0U)))

/* macros for field not_used */
#define FAULT_CONTROL_REG__NOT_USED__SHIFT                                    8
#define FAULT_CONTROL_REG__NOT_USED__WIDTH                                   24
#define FAULT_CONTROL_REG__NOT_USED__MASK                           0xffffff00U
#define FAULT_CONTROL_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define FAULT_CONTROL_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define FAULT_CONTROL_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define FAULT_CONTROL_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define FAULT_CONTROL_REG__TYPE                                        uint32_t
#define FAULT_CONTROL_REG__READ                                     0xffffffffU
#define FAULT_CONTROL_REG__WRITE                                    0xffffffffU

#endif /* __FAULT_CONTROL_REG_MACRO__ */

/* macros for cdnstcpc_reg.FAULT_CONTROL */
#define INST_CDNSTCPC_REG__FAULT_CONTROL__NUM                                 1

/* macros for BlueprintGlobalNameSpace::power_control_reg */
#ifndef __POWER_CONTROL_REG_MACRO__
#define __POWER_CONTROL_REG_MACRO__

/* macros for field Enable_VCONN */
#define POWER_CONTROL_REG__ENABLE_VCONN__SHIFT                                0
#define POWER_CONTROL_REG__ENABLE_VCONN__WIDTH                                1
#define POWER_CONTROL_REG__ENABLE_VCONN__MASK                       0x00000001U
#define POWER_CONTROL_REG__ENABLE_VCONN__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define POWER_CONTROL_REG__ENABLE_VCONN__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define POWER_CONTROL_REG__ENABLE_VCONN__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define POWER_CONTROL_REG__ENABLE_VCONN__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define POWER_CONTROL_REG__ENABLE_VCONN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define POWER_CONTROL_REG__ENABLE_VCONN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field VCONN_Power_Supported */
#define POWER_CONTROL_REG__VCONN_POWER_SUPPORTED__SHIFT                       1
#define POWER_CONTROL_REG__VCONN_POWER_SUPPORTED__WIDTH                       1
#define POWER_CONTROL_REG__VCONN_POWER_SUPPORTED__MASK              0x00000002U
#define POWER_CONTROL_REG__VCONN_POWER_SUPPORTED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define POWER_CONTROL_REG__VCONN_POWER_SUPPORTED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define POWER_CONTROL_REG__VCONN_POWER_SUPPORTED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define POWER_CONTROL_REG__VCONN_POWER_SUPPORTED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define POWER_CONTROL_REG__VCONN_POWER_SUPPORTED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define POWER_CONTROL_REG__VCONN_POWER_SUPPORTED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field Force_Discharge */
#define POWER_CONTROL_REG__FORCE_DISCHARGE__SHIFT                             2
#define POWER_CONTROL_REG__FORCE_DISCHARGE__WIDTH                             1
#define POWER_CONTROL_REG__FORCE_DISCHARGE__MASK                    0x00000004U
#define POWER_CONTROL_REG__FORCE_DISCHARGE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define POWER_CONTROL_REG__FORCE_DISCHARGE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define POWER_CONTROL_REG__FORCE_DISCHARGE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define POWER_CONTROL_REG__FORCE_DISCHARGE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define POWER_CONTROL_REG__FORCE_DISCHARGE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define POWER_CONTROL_REG__FORCE_DISCHARGE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field Enable_Bleed_Discharge */
#define POWER_CONTROL_REG__ENABLE_BLEED_DISCHARGE__SHIFT                      3
#define POWER_CONTROL_REG__ENABLE_BLEED_DISCHARGE__WIDTH                      1
#define POWER_CONTROL_REG__ENABLE_BLEED_DISCHARGE__MASK             0x00000008U
#define POWER_CONTROL_REG__ENABLE_BLEED_DISCHARGE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define POWER_CONTROL_REG__ENABLE_BLEED_DISCHARGE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define POWER_CONTROL_REG__ENABLE_BLEED_DISCHARGE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define POWER_CONTROL_REG__ENABLE_BLEED_DISCHARGE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define POWER_CONTROL_REG__ENABLE_BLEED_DISCHARGE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define POWER_CONTROL_REG__ENABLE_BLEED_DISCHARGE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field AutoDischargeDisconnect */
#define POWER_CONTROL_REG__AUTODISCHARGEDISCONNECT__SHIFT                     4
#define POWER_CONTROL_REG__AUTODISCHARGEDISCONNECT__WIDTH                     1
#define POWER_CONTROL_REG__AUTODISCHARGEDISCONNECT__MASK            0x00000010U
#define POWER_CONTROL_REG__AUTODISCHARGEDISCONNECT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define POWER_CONTROL_REG__AUTODISCHARGEDISCONNECT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define POWER_CONTROL_REG__AUTODISCHARGEDISCONNECT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define POWER_CONTROL_REG__AUTODISCHARGEDISCONNECT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define POWER_CONTROL_REG__AUTODISCHARGEDISCONNECT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define POWER_CONTROL_REG__AUTODISCHARGEDISCONNECT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Disable_Voltage_Alarms */
#define POWER_CONTROL_REG__DISABLE_VOLTAGE_ALARMS__SHIFT                      5
#define POWER_CONTROL_REG__DISABLE_VOLTAGE_ALARMS__WIDTH                      1
#define POWER_CONTROL_REG__DISABLE_VOLTAGE_ALARMS__MASK             0x00000020U
#define POWER_CONTROL_REG__DISABLE_VOLTAGE_ALARMS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define POWER_CONTROL_REG__DISABLE_VOLTAGE_ALARMS__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define POWER_CONTROL_REG__DISABLE_VOLTAGE_ALARMS__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define POWER_CONTROL_REG__DISABLE_VOLTAGE_ALARMS__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define POWER_CONTROL_REG__DISABLE_VOLTAGE_ALARMS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define POWER_CONTROL_REG__DISABLE_VOLTAGE_ALARMS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field VBUS_VOLTAGE_Monitor */
#define POWER_CONTROL_REG__VBUS_VOLTAGE_MONITOR__SHIFT                        6
#define POWER_CONTROL_REG__VBUS_VOLTAGE_MONITOR__WIDTH                        1
#define POWER_CONTROL_REG__VBUS_VOLTAGE_MONITOR__MASK               0x00000040U
#define POWER_CONTROL_REG__VBUS_VOLTAGE_MONITOR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define POWER_CONTROL_REG__VBUS_VOLTAGE_MONITOR__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define POWER_CONTROL_REG__VBUS_VOLTAGE_MONITOR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define POWER_CONTROL_REG__VBUS_VOLTAGE_MONITOR__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define POWER_CONTROL_REG__VBUS_VOLTAGE_MONITOR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define POWER_CONTROL_REG__VBUS_VOLTAGE_MONITOR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field Reserved */
#define POWER_CONTROL_REG__RESERVED__SHIFT                                    7
#define POWER_CONTROL_REG__RESERVED__WIDTH                                    1
#define POWER_CONTROL_REG__RESERVED__MASK                           0x00000080U
#define POWER_CONTROL_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define POWER_CONTROL_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define POWER_CONTROL_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define POWER_CONTROL_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define POWER_CONTROL_REG__RESERVED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define POWER_CONTROL_REG__RESERVED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field not_used */
#define POWER_CONTROL_REG__NOT_USED__SHIFT                                    8
#define POWER_CONTROL_REG__NOT_USED__WIDTH                                   24
#define POWER_CONTROL_REG__NOT_USED__MASK                           0xffffff00U
#define POWER_CONTROL_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define POWER_CONTROL_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define POWER_CONTROL_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define POWER_CONTROL_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define POWER_CONTROL_REG__TYPE                                        uint32_t
#define POWER_CONTROL_REG__READ                                     0xffffffffU
#define POWER_CONTROL_REG__WRITE                                    0xffffffffU

#endif /* __POWER_CONTROL_REG_MACRO__ */

/* macros for cdnstcpc_reg.POWER_CONTROL */
#define INST_CDNSTCPC_REG__POWER_CONTROL__NUM                                 1

/* macros for BlueprintGlobalNameSpace::cc_status_reg */
#ifndef __CC_STATUS_REG_MACRO__
#define __CC_STATUS_REG_MACRO__

/* macros for field CC1_State */
#define CC_STATUS_REG__CC1_STATE__SHIFT                                       0
#define CC_STATUS_REG__CC1_STATE__WIDTH                                       2
#define CC_STATUS_REG__CC1_STATE__MASK                              0x00000003U
#define CC_STATUS_REG__CC1_STATE__READ(src)       (uint32_t)(src) & 0x00000003U

/* macros for field CC2_State */
#define CC_STATUS_REG__CC2_STATE__SHIFT                                       2
#define CC_STATUS_REG__CC2_STATE__WIDTH                                       2
#define CC_STATUS_REG__CC2_STATE__MASK                              0x0000000cU
#define CC_STATUS_REG__CC2_STATE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000cU) >> 2)

/* macros for field ConnectResult */
#define CC_STATUS_REG__CONNECTRESULT__SHIFT                                   4
#define CC_STATUS_REG__CONNECTRESULT__WIDTH                                   1
#define CC_STATUS_REG__CONNECTRESULT__MASK                          0x00000010U
#define CC_STATUS_REG__CONNECTRESULT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define CC_STATUS_REG__CONNECTRESULT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define CC_STATUS_REG__CONNECTRESULT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Looking4Connection */
#define CC_STATUS_REG__LOOKING4CONNECTION__SHIFT                              5
#define CC_STATUS_REG__LOOKING4CONNECTION__WIDTH                              1
#define CC_STATUS_REG__LOOKING4CONNECTION__MASK                     0x00000020U
#define CC_STATUS_REG__LOOKING4CONNECTION__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define CC_STATUS_REG__LOOKING4CONNECTION__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define CC_STATUS_REG__LOOKING4CONNECTION__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field Reserved */
#define CC_STATUS_REG__RESERVED__SHIFT                                        6
#define CC_STATUS_REG__RESERVED__WIDTH                                        2
#define CC_STATUS_REG__RESERVED__MASK                               0x000000c0U
#define CC_STATUS_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)

/* macros for field not_used */
#define CC_STATUS_REG__NOT_USED__SHIFT                                        8
#define CC_STATUS_REG__NOT_USED__WIDTH                                       24
#define CC_STATUS_REG__NOT_USED__MASK                               0xffffff00U
#define CC_STATUS_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define CC_STATUS_REG__TYPE                                            uint32_t
#define CC_STATUS_REG__READ                                         0xffffffffU

#endif /* __CC_STATUS_REG_MACRO__ */

/* macros for cdnstcpc_reg.CC_STATUS */
#define INST_CDNSTCPC_REG__CC_STATUS__NUM                                     1

/* macros for BlueprintGlobalNameSpace::power_status_reg */
#ifndef __POWER_STATUS_REG_MACRO__
#define __POWER_STATUS_REG_MACRO__

/* macros for field Sink_VBUS */
#define POWER_STATUS_REG__SINK_VBUS__SHIFT                                    0
#define POWER_STATUS_REG__SINK_VBUS__WIDTH                                    1
#define POWER_STATUS_REG__SINK_VBUS__MASK                           0x00000001U
#define POWER_STATUS_REG__SINK_VBUS__READ(src)    (uint32_t)(src) & 0x00000001U
#define POWER_STATUS_REG__SINK_VBUS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define POWER_STATUS_REG__SINK_VBUS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field VCONN_Present */
#define POWER_STATUS_REG__VCONN_PRESENT__SHIFT                                1
#define POWER_STATUS_REG__VCONN_PRESENT__WIDTH                                1
#define POWER_STATUS_REG__VCONN_PRESENT__MASK                       0x00000002U
#define POWER_STATUS_REG__VCONN_PRESENT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define POWER_STATUS_REG__VCONN_PRESENT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define POWER_STATUS_REG__VCONN_PRESENT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field VBUS_Present */
#define POWER_STATUS_REG__VBUS_PRESENT__SHIFT                                 2
#define POWER_STATUS_REG__VBUS_PRESENT__WIDTH                                 1
#define POWER_STATUS_REG__VBUS_PRESENT__MASK                        0x00000004U
#define POWER_STATUS_REG__VBUS_PRESENT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define POWER_STATUS_REG__VBUS_PRESENT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define POWER_STATUS_REG__VBUS_PRESENT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field VBUS_Present_Detection_Enabled */
#define POWER_STATUS_REG__VBUS_PRESENT_DETECTION_ENABLED__SHIFT               3
#define POWER_STATUS_REG__VBUS_PRESENT_DETECTION_ENABLED__WIDTH               1
#define POWER_STATUS_REG__VBUS_PRESENT_DETECTION_ENABLED__MASK      0x00000008U
#define POWER_STATUS_REG__VBUS_PRESENT_DETECTION_ENABLED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define POWER_STATUS_REG__VBUS_PRESENT_DETECTION_ENABLED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define POWER_STATUS_REG__VBUS_PRESENT_DETECTION_ENABLED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field Sourcing_VBUS */
#define POWER_STATUS_REG__SOURCING_VBUS__SHIFT                                4
#define POWER_STATUS_REG__SOURCING_VBUS__WIDTH                                1
#define POWER_STATUS_REG__SOURCING_VBUS__MASK                       0x00000010U
#define POWER_STATUS_REG__SOURCING_VBUS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define POWER_STATUS_REG__SOURCING_VBUS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define POWER_STATUS_REG__SOURCING_VBUS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Sourcing_High_Voltage */
#define POWER_STATUS_REG__SOURCING_HIGH_VOLTAGE__SHIFT                        5
#define POWER_STATUS_REG__SOURCING_HIGH_VOLTAGE__WIDTH                        1
#define POWER_STATUS_REG__SOURCING_HIGH_VOLTAGE__MASK               0x00000020U
#define POWER_STATUS_REG__SOURCING_HIGH_VOLTAGE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define POWER_STATUS_REG__SOURCING_HIGH_VOLTAGE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define POWER_STATUS_REG__SOURCING_HIGH_VOLTAGE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field TCPC_Initialization_Status */
#define POWER_STATUS_REG__TCPC_INITIALIZATION_STATUS__SHIFT                   6
#define POWER_STATUS_REG__TCPC_INITIALIZATION_STATUS__WIDTH                   1
#define POWER_STATUS_REG__TCPC_INITIALIZATION_STATUS__MASK          0x00000040U
#define POWER_STATUS_REG__TCPC_INITIALIZATION_STATUS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define POWER_STATUS_REG__TCPC_INITIALIZATION_STATUS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define POWER_STATUS_REG__TCPC_INITIALIZATION_STATUS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field Debug_Accessory_Connected */
#define POWER_STATUS_REG__DEBUG_ACCESSORY_CONNECTED__SHIFT                    7
#define POWER_STATUS_REG__DEBUG_ACCESSORY_CONNECTED__WIDTH                    1
#define POWER_STATUS_REG__DEBUG_ACCESSORY_CONNECTED__MASK           0x00000080U
#define POWER_STATUS_REG__DEBUG_ACCESSORY_CONNECTED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define POWER_STATUS_REG__DEBUG_ACCESSORY_CONNECTED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define POWER_STATUS_REG__DEBUG_ACCESSORY_CONNECTED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field not_used */
#define POWER_STATUS_REG__NOT_USED__SHIFT                                     8
#define POWER_STATUS_REG__NOT_USED__WIDTH                                    24
#define POWER_STATUS_REG__NOT_USED__MASK                            0xffffff00U
#define POWER_STATUS_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define POWER_STATUS_REG__TYPE                                         uint32_t
#define POWER_STATUS_REG__READ                                      0xffffffffU

#endif /* __POWER_STATUS_REG_MACRO__ */

/* macros for cdnstcpc_reg.POWER_STATUS */
#define INST_CDNSTCPC_REG__POWER_STATUS__NUM                                  1

/* macros for BlueprintGlobalNameSpace::fault_status_reg */
#ifndef __FAULT_STATUS_REG_MACRO__
#define __FAULT_STATUS_REG_MACRO__

/* macros for field Interface_Error */
#define FAULT_STATUS_REG__INTERFACE_ERROR__SHIFT                              0
#define FAULT_STATUS_REG__INTERFACE_ERROR__WIDTH                              1
#define FAULT_STATUS_REG__INTERFACE_ERROR__MASK                     0x00000001U
#define FAULT_STATUS_REG__INTERFACE_ERROR__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define FAULT_STATUS_REG__INTERFACE_ERROR__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define FAULT_STATUS_REG__INTERFACE_ERROR__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define FAULT_STATUS_REG__INTERFACE_ERROR__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define FAULT_STATUS_REG__INTERFACE_ERROR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)

/* macros for field VCONN_Over_Current_Fault */
#define FAULT_STATUS_REG__VCONN_OVER_CURRENT_FAULT__SHIFT                     1
#define FAULT_STATUS_REG__VCONN_OVER_CURRENT_FAULT__WIDTH                     1
#define FAULT_STATUS_REG__VCONN_OVER_CURRENT_FAULT__MASK            0x00000002U
#define FAULT_STATUS_REG__VCONN_OVER_CURRENT_FAULT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define FAULT_STATUS_REG__VCONN_OVER_CURRENT_FAULT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define FAULT_STATUS_REG__VCONN_OVER_CURRENT_FAULT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define FAULT_STATUS_REG__VCONN_OVER_CURRENT_FAULT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define FAULT_STATUS_REG__VCONN_OVER_CURRENT_FAULT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)

/* macros for field Internal_or_External_OVP_VBUS_Over_Voltage_Protection_Fault */
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__SHIFT \
                    2
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__WIDTH \
                    1
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__MASK \
                    0x00000004U
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OVP_VBUS_OVER_VOLTAGE_PROTECTION_FAULT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)

/* macros for field Internal_or_External_OCP_VBUS_Over_Current_Protection_Fault */
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__SHIFT \
                    3
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__WIDTH \
                    1
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__MASK \
                    0x00000008U
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define FAULT_STATUS_REG__INTERNAL_OR_EXTERNAL_OCP_VBUS_OVER_CURRENT_PROTECTION_FAULT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)

/* macros for field Force_Discharge_Failed */
#define FAULT_STATUS_REG__FORCE_DISCHARGE_FAILED__SHIFT                       4
#define FAULT_STATUS_REG__FORCE_DISCHARGE_FAILED__WIDTH                       1
#define FAULT_STATUS_REG__FORCE_DISCHARGE_FAILED__MASK              0x00000010U
#define FAULT_STATUS_REG__FORCE_DISCHARGE_FAILED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define FAULT_STATUS_REG__FORCE_DISCHARGE_FAILED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define FAULT_STATUS_REG__FORCE_DISCHARGE_FAILED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define FAULT_STATUS_REG__FORCE_DISCHARGE_FAILED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define FAULT_STATUS_REG__FORCE_DISCHARGE_FAILED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)

/* macros for field Auto_Discharge_Failed */
#define FAULT_STATUS_REG__AUTO_DISCHARGE_FAILED__SHIFT                        5
#define FAULT_STATUS_REG__AUTO_DISCHARGE_FAILED__WIDTH                        1
#define FAULT_STATUS_REG__AUTO_DISCHARGE_FAILED__MASK               0x00000020U
#define FAULT_STATUS_REG__AUTO_DISCHARGE_FAILED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define FAULT_STATUS_REG__AUTO_DISCHARGE_FAILED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define FAULT_STATUS_REG__AUTO_DISCHARGE_FAILED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define FAULT_STATUS_REG__AUTO_DISCHARGE_FAILED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define FAULT_STATUS_REG__AUTO_DISCHARGE_FAILED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)

/* macros for field Force_Off_VBUS_Source_or_Sink */
#define FAULT_STATUS_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__SHIFT                6
#define FAULT_STATUS_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__WIDTH                1
#define FAULT_STATUS_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__MASK       0x00000040U
#define FAULT_STATUS_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define FAULT_STATUS_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define FAULT_STATUS_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define FAULT_STATUS_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define FAULT_STATUS_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)

/* macros for field Reserved */
#define FAULT_STATUS_REG__RESERVED__SHIFT                                     7
#define FAULT_STATUS_REG__RESERVED__WIDTH                                     1
#define FAULT_STATUS_REG__RESERVED__MASK                            0x00000080U
#define FAULT_STATUS_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define FAULT_STATUS_REG__RESERVED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define FAULT_STATUS_REG__RESERVED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field not_used */
#define FAULT_STATUS_REG__NOT_USED__SHIFT                                     8
#define FAULT_STATUS_REG__NOT_USED__WIDTH                                    24
#define FAULT_STATUS_REG__NOT_USED__MASK                            0xffffff00U
#define FAULT_STATUS_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define FAULT_STATUS_REG__TYPE                                         uint32_t
#define FAULT_STATUS_REG__READ                                      0xffffffffU
#define FAULT_STATUS_REG__WRITE                                     0xffffffffU
#define FAULT_STATUS_REG__WOCLR                                     0x0000007fU

#endif /* __FAULT_STATUS_REG_MACRO__ */

/* macros for cdnstcpc_reg.FAULT_STATUS */
#define INST_CDNSTCPC_REG__FAULT_STATUS__NUM                                  1

/* macros for BlueprintGlobalNameSpace::reserved_04_reg */
#ifndef __RESERVED_04_REG_MACRO__
	#define __RESERVED_04_REG_MACRO__

	/* macros for field Reserved */
	#define RESERVED_04_REG__RESERVED__SHIFT                                      0
	#define RESERVED_04_REG__RESERVED__WIDTH                                     32
	#define RESERVED_04_REG__RESERVED__MASK                             0xffffffffU
	#define RESERVED_04_REG__RESERVED__READ(src)      (uint32_t)(src) & 0xffffffffU
	#define RESERVED_04_REG__TYPE                                          uint32_t
	#define RESERVED_04_REG__READ                                       0xffffffffU

#endif /* __RESERVED_04_REG_MACRO__ */

/* macros for cdnstcpc_reg.Reserved_04 */
#define INST_CDNSTCPC_REG__RESERVED_04__NUM                                   1

/* macros for BlueprintGlobalNameSpace::reserved_05_reg */
#ifndef __RESERVED_05_REG_MACRO__
	#define __RESERVED_05_REG_MACRO__

	/* macros for field Reserved */
	#define RESERVED_05_REG__RESERVED__SHIFT                                      0
	#define RESERVED_05_REG__RESERVED__WIDTH                                     32
	#define RESERVED_05_REG__RESERVED__MASK                             0xffffffffU
	#define RESERVED_05_REG__RESERVED__READ(src)      (uint32_t)(src) & 0xffffffffU
	#define RESERVED_05_REG__TYPE                                          uint32_t
	#define RESERVED_05_REG__READ                                       0xffffffffU

#endif /* __RESERVED_05_REG_MACRO__ */

/* macros for cdnstcpc_reg.Reserved_05 */
#define INST_CDNSTCPC_REG__RESERVED_05__NUM                                   1

/* macros for BlueprintGlobalNameSpace::command_reg */
#ifndef __COMMAND_REG_MACRO__
#define __COMMAND_REG_MACRO__

/* macros for field Command */
#define COMMAND_REG__COMMAND__SHIFT                                           0
#define COMMAND_REG__COMMAND__WIDTH                                           8
#define COMMAND_REG__COMMAND__MASK                                  0x000000ffU
#define COMMAND_REG__COMMAND__WRITE(src)        ((uint32_t)(src) & 0x000000ffU)
#define COMMAND_REG__COMMAND__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define COMMAND_REG__COMMAND__VERIFY(src) (!(((uint32_t)(src) & ~0x000000ffU)))

/* macros for field not_used */
#define COMMAND_REG__NOT_USED__SHIFT                                          8
#define COMMAND_REG__NOT_USED__WIDTH                                         24
#define COMMAND_REG__NOT_USED__MASK                                 0xffffff00U
#define COMMAND_REG__NOT_USED__READ(src) (((uint32_t)(src) & 0xffffff00U) >> 8)
#define COMMAND_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define COMMAND_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define COMMAND_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define COMMAND_REG__TYPE                                              uint32_t
#define COMMAND_REG__READ                                           0xffffff00U
#define COMMAND_REG__WRITE                                          0xffffff00U

#endif /* __COMMAND_REG_MACRO__ */

/* macros for cdnstcpc_reg.COMMAND */
#define INST_CDNSTCPC_REG__COMMAND__NUM                                       1

/* macros for BlueprintGlobalNameSpace::device_capabilities_1_reg */
#ifndef __DEVICE_CAPABILITIES_1_REG_MACRO__
#define __DEVICE_CAPABILITIES_1_REG_MACRO__

/* macros for field Source_VBUS */
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VBUS__SHIFT                         0
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VBUS__WIDTH                         1
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VBUS__MASK                0x00000001U
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VBUS__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VBUS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VBUS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field Source_High_Voltage_VBUS */
#define DEVICE_CAPABILITIES_1_REG__SOURCE_HIGH_VOLTAGE_VBUS__SHIFT            1
#define DEVICE_CAPABILITIES_1_REG__SOURCE_HIGH_VOLTAGE_VBUS__WIDTH            1
#define DEVICE_CAPABILITIES_1_REG__SOURCE_HIGH_VOLTAGE_VBUS__MASK   0x00000002U
#define DEVICE_CAPABILITIES_1_REG__SOURCE_HIGH_VOLTAGE_VBUS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define DEVICE_CAPABILITIES_1_REG__SOURCE_HIGH_VOLTAGE_VBUS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define DEVICE_CAPABILITIES_1_REG__SOURCE_HIGH_VOLTAGE_VBUS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field Sink_VBUS */
#define DEVICE_CAPABILITIES_1_REG__SINK_VBUS__SHIFT                           2
#define DEVICE_CAPABILITIES_1_REG__SINK_VBUS__WIDTH                           1
#define DEVICE_CAPABILITIES_1_REG__SINK_VBUS__MASK                  0x00000004U
#define DEVICE_CAPABILITIES_1_REG__SINK_VBUS__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define DEVICE_CAPABILITIES_1_REG__SINK_VBUS__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define DEVICE_CAPABILITIES_1_REG__SINK_VBUS__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field Source_VCONN */
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VCONN__SHIFT                        3
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VCONN__WIDTH                        1
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VCONN__MASK               0x00000008U
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VCONN__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VCONN__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define DEVICE_CAPABILITIES_1_REG__SOURCE_VCONN__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field SOPp_DBG_SOPb_DBG_Support */
#define DEVICE_CAPABILITIES_1_REG__SOPP_DBG_SOPB_DBG_SUPPORT__SHIFT           4
#define DEVICE_CAPABILITIES_1_REG__SOPP_DBG_SOPB_DBG_SUPPORT__WIDTH           1
#define DEVICE_CAPABILITIES_1_REG__SOPP_DBG_SOPB_DBG_SUPPORT__MASK  0x00000010U
#define DEVICE_CAPABILITIES_1_REG__SOPP_DBG_SOPB_DBG_SUPPORT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define DEVICE_CAPABILITIES_1_REG__SOPP_DBG_SOPB_DBG_SUPPORT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define DEVICE_CAPABILITIES_1_REG__SOPP_DBG_SOPB_DBG_SUPPORT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Roles_Supported */
#define DEVICE_CAPABILITIES_1_REG__ROLES_SUPPORTED__SHIFT                     5
#define DEVICE_CAPABILITIES_1_REG__ROLES_SUPPORTED__WIDTH                     3
#define DEVICE_CAPABILITIES_1_REG__ROLES_SUPPORTED__MASK            0x000000e0U
#define DEVICE_CAPABILITIES_1_REG__ROLES_SUPPORTED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000e0U) >> 5)

/* macros for field Source_Resistor_Supported */
#define DEVICE_CAPABILITIES_1_REG__SOURCE_RESISTOR_SUPPORTED__SHIFT           8
#define DEVICE_CAPABILITIES_1_REG__SOURCE_RESISTOR_SUPPORTED__WIDTH           2
#define DEVICE_CAPABILITIES_1_REG__SOURCE_RESISTOR_SUPPORTED__MASK  0x00000300U
#define DEVICE_CAPABILITIES_1_REG__SOURCE_RESISTOR_SUPPORTED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000300U) >> 8)

/* macros for field VBUS_Measurement_and_Alarm_Capable */
#define DEVICE_CAPABILITIES_1_REG__VBUS_MEASUREMENT_AND_ALARM_CAPABLE__SHIFT 10
#define DEVICE_CAPABILITIES_1_REG__VBUS_MEASUREMENT_AND_ALARM_CAPABLE__WIDTH  1
#define DEVICE_CAPABILITIES_1_REG__VBUS_MEASUREMENT_AND_ALARM_CAPABLE__MASK \
                    0x00000400U
#define DEVICE_CAPABILITIES_1_REG__VBUS_MEASUREMENT_AND_ALARM_CAPABLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000400U) >> 10)
#define DEVICE_CAPABILITIES_1_REG__VBUS_MEASUREMENT_AND_ALARM_CAPABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(1) << 10)
#define DEVICE_CAPABILITIES_1_REG__VBUS_MEASUREMENT_AND_ALARM_CAPABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000400U) | ((uint32_t)(0) << 10)

/* macros for field ForceDischarge */
#define DEVICE_CAPABILITIES_1_REG__FORCEDISCHARGE__SHIFT                     11
#define DEVICE_CAPABILITIES_1_REG__FORCEDISCHARGE__WIDTH                      1
#define DEVICE_CAPABILITIES_1_REG__FORCEDISCHARGE__MASK             0x00000800U
#define DEVICE_CAPABILITIES_1_REG__FORCEDISCHARGE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000800U) >> 11)
#define DEVICE_CAPABILITIES_1_REG__FORCEDISCHARGE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(1) << 11)
#define DEVICE_CAPABILITIES_1_REG__FORCEDISCHARGE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000800U) | ((uint32_t)(0) << 11)

/* macros for field BleedDischarge */
#define DEVICE_CAPABILITIES_1_REG__BLEEDDISCHARGE__SHIFT                     12
#define DEVICE_CAPABILITIES_1_REG__BLEEDDISCHARGE__WIDTH                      1
#define DEVICE_CAPABILITIES_1_REG__BLEEDDISCHARGE__MASK             0x00001000U
#define DEVICE_CAPABILITIES_1_REG__BLEEDDISCHARGE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define DEVICE_CAPABILITIES_1_REG__BLEEDDISCHARGE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define DEVICE_CAPABILITIES_1_REG__BLEEDDISCHARGE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field VBUS_OVP_Reporting */
#define DEVICE_CAPABILITIES_1_REG__VBUS_OVP_REPORTING__SHIFT                 13
#define DEVICE_CAPABILITIES_1_REG__VBUS_OVP_REPORTING__WIDTH                  1
#define DEVICE_CAPABILITIES_1_REG__VBUS_OVP_REPORTING__MASK         0x00002000U
#define DEVICE_CAPABILITIES_1_REG__VBUS_OVP_REPORTING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define DEVICE_CAPABILITIES_1_REG__VBUS_OVP_REPORTING__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define DEVICE_CAPABILITIES_1_REG__VBUS_OVP_REPORTING__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field VBUS_OCP_Reporting */
#define DEVICE_CAPABILITIES_1_REG__VBUS_OCP_REPORTING__SHIFT                 14
#define DEVICE_CAPABILITIES_1_REG__VBUS_OCP_REPORTING__WIDTH                  1
#define DEVICE_CAPABILITIES_1_REG__VBUS_OCP_REPORTING__MASK         0x00004000U
#define DEVICE_CAPABILITIES_1_REG__VBUS_OCP_REPORTING__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define DEVICE_CAPABILITIES_1_REG__VBUS_OCP_REPORTING__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define DEVICE_CAPABILITIES_1_REG__VBUS_OCP_REPORTING__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field Reserved */
#define DEVICE_CAPABILITIES_1_REG__RESERVED__SHIFT                           15
#define DEVICE_CAPABILITIES_1_REG__RESERVED__WIDTH                            1
#define DEVICE_CAPABILITIES_1_REG__RESERVED__MASK                   0x00008000U
#define DEVICE_CAPABILITIES_1_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define DEVICE_CAPABILITIES_1_REG__RESERVED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define DEVICE_CAPABILITIES_1_REG__RESERVED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field not_used */
#define DEVICE_CAPABILITIES_1_REG__NOT_USED__SHIFT                           16
#define DEVICE_CAPABILITIES_1_REG__NOT_USED__WIDTH                           16
#define DEVICE_CAPABILITIES_1_REG__NOT_USED__MASK                   0xffff0000U
#define DEVICE_CAPABILITIES_1_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define DEVICE_CAPABILITIES_1_REG__TYPE                                uint32_t
#define DEVICE_CAPABILITIES_1_REG__READ                             0xffffffffU

#endif /* __DEVICE_CAPABILITIES_1_REG_MACRO__ */

/* macros for cdnstcpc_reg.DEVICE_CAPABILITIES_1 */
#define INST_CDNSTCPC_REG__DEVICE_CAPABILITIES_1__NUM                         1

/* macros for BlueprintGlobalNameSpace::device_capabilities_2_reg */
#ifndef __DEVICE_CAPABILITIES_2_REG_MACRO__
#define __DEVICE_CAPABILITIES_2_REG_MACRO__

/* macros for field Vconn_Overcurrent_Fault_Capable */
#define DEVICE_CAPABILITIES_2_REG__VCONN_OVERCURRENT_FAULT_CAPABLE__SHIFT     0
#define DEVICE_CAPABILITIES_2_REG__VCONN_OVERCURRENT_FAULT_CAPABLE__WIDTH     1
#define DEVICE_CAPABILITIES_2_REG__VCONN_OVERCURRENT_FAULT_CAPABLE__MASK \
                    0x00000001U
#define DEVICE_CAPABILITIES_2_REG__VCONN_OVERCURRENT_FAULT_CAPABLE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define DEVICE_CAPABILITIES_2_REG__VCONN_OVERCURRENT_FAULT_CAPABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define DEVICE_CAPABILITIES_2_REG__VCONN_OVERCURRENT_FAULT_CAPABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field VCONN_Power_Supported */
#define DEVICE_CAPABILITIES_2_REG__VCONN_POWER_SUPPORTED__SHIFT               1
#define DEVICE_CAPABILITIES_2_REG__VCONN_POWER_SUPPORTED__WIDTH               3
#define DEVICE_CAPABILITIES_2_REG__VCONN_POWER_SUPPORTED__MASK      0x0000000eU
#define DEVICE_CAPABILITIES_2_REG__VCONN_POWER_SUPPORTED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000000eU) >> 1)

/* macros for field VBUS_Voltage_Alarm_LSB */
#define DEVICE_CAPABILITIES_2_REG__VBUS_VOLTAGE_ALARM_LSB__SHIFT              4
#define DEVICE_CAPABILITIES_2_REG__VBUS_VOLTAGE_ALARM_LSB__WIDTH              2
#define DEVICE_CAPABILITIES_2_REG__VBUS_VOLTAGE_ALARM_LSB__MASK     0x00000030U
#define DEVICE_CAPABILITIES_2_REG__VBUS_VOLTAGE_ALARM_LSB__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)

/* macros for field Stop_Discharge_Threshold */
#define DEVICE_CAPABILITIES_2_REG__STOP_DISCHARGE_THRESHOLD__SHIFT            6
#define DEVICE_CAPABILITIES_2_REG__STOP_DISCHARGE_THRESHOLD__WIDTH            1
#define DEVICE_CAPABILITIES_2_REG__STOP_DISCHARGE_THRESHOLD__MASK   0x00000040U
#define DEVICE_CAPABILITIES_2_REG__STOP_DISCHARGE_THRESHOLD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define DEVICE_CAPABILITIES_2_REG__STOP_DISCHARGE_THRESHOLD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define DEVICE_CAPABILITIES_2_REG__STOP_DISCHARGE_THRESHOLD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field Sink_Disconnect_Detection */
#define DEVICE_CAPABILITIES_2_REG__SINK_DISCONNECT_DETECTION__SHIFT           7
#define DEVICE_CAPABILITIES_2_REG__SINK_DISCONNECT_DETECTION__WIDTH           1
#define DEVICE_CAPABILITIES_2_REG__SINK_DISCONNECT_DETECTION__MASK  0x00000080U
#define DEVICE_CAPABILITIES_2_REG__SINK_DISCONNECT_DETECTION__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define DEVICE_CAPABILITIES_2_REG__SINK_DISCONNECT_DETECTION__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define DEVICE_CAPABILITIES_2_REG__SINK_DISCONNECT_DETECTION__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field Reserved */
#define DEVICE_CAPABILITIES_2_REG__RESERVED__SHIFT                            8
#define DEVICE_CAPABILITIES_2_REG__RESERVED__WIDTH                            8
#define DEVICE_CAPABILITIES_2_REG__RESERVED__MASK                   0x0000ff00U
#define DEVICE_CAPABILITIES_2_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field not_used */
#define DEVICE_CAPABILITIES_2_REG__NOT_USED__SHIFT                           16
#define DEVICE_CAPABILITIES_2_REG__NOT_USED__WIDTH                           16
#define DEVICE_CAPABILITIES_2_REG__NOT_USED__MASK                   0xffff0000U
#define DEVICE_CAPABILITIES_2_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define DEVICE_CAPABILITIES_2_REG__TYPE                                uint32_t
#define DEVICE_CAPABILITIES_2_REG__READ                             0xffffffffU

#endif /* __DEVICE_CAPABILITIES_2_REG_MACRO__ */

/* macros for cdnstcpc_reg.DEVICE_CAPABILITIES_2 */
#define INST_CDNSTCPC_REG__DEVICE_CAPABILITIES_2__NUM                         1

/* macros for BlueprintGlobalNameSpace::standard_input_capabilities_reg */
#ifndef __STANDARD_INPUT_CAPABILITIES_REG_MACRO__
#define __STANDARD_INPUT_CAPABILITIES_REG_MACRO__

/* macros for field Force_Off_VBUS_Source_or_Sink */
#define STANDARD_INPUT_CAPABILITIES_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__SHIFT 0
#define STANDARD_INPUT_CAPABILITIES_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__WIDTH 1
#define STANDARD_INPUT_CAPABILITIES_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__MASK \
                    0x00000001U
#define STANDARD_INPUT_CAPABILITIES_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define STANDARD_INPUT_CAPABILITIES_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define STANDARD_INPUT_CAPABILITIES_REG__FORCE_OFF_VBUS_SOURCE_OR_SINK__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field Vbus_External_Over_Current_Fault */
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_CURRENT_FAULT__SHIFT \
                    1
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_CURRENT_FAULT__WIDTH \
                    1
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_CURRENT_FAULT__MASK \
                    0x00000002U
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_CURRENT_FAULT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_CURRENT_FAULT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_CURRENT_FAULT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field Vbus_External_Over_Voltage_Fault */
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_VOLTAGE_FAULT__SHIFT \
                    2
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_VOLTAGE_FAULT__WIDTH \
                    1
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_VOLTAGE_FAULT__MASK \
                    0x00000004U
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_VOLTAGE_FAULT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_VOLTAGE_FAULT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define STANDARD_INPUT_CAPABILITIES_REG__VBUS_EXTERNAL_OVER_VOLTAGE_FAULT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field Reserved */
#define STANDARD_INPUT_CAPABILITIES_REG__RESERVED__SHIFT                      3
#define STANDARD_INPUT_CAPABILITIES_REG__RESERVED__WIDTH                      5
#define STANDARD_INPUT_CAPABILITIES_REG__RESERVED__MASK             0x000000f8U
#define STANDARD_INPUT_CAPABILITIES_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f8U) >> 3)

/* macros for field not_used */
#define STANDARD_INPUT_CAPABILITIES_REG__NOT_USED__SHIFT                      8
#define STANDARD_INPUT_CAPABILITIES_REG__NOT_USED__WIDTH                     24
#define STANDARD_INPUT_CAPABILITIES_REG__NOT_USED__MASK             0xffffff00U
#define STANDARD_INPUT_CAPABILITIES_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define STANDARD_INPUT_CAPABILITIES_REG__TYPE                          uint32_t
#define STANDARD_INPUT_CAPABILITIES_REG__READ                       0xffffffffU

#endif /* __STANDARD_INPUT_CAPABILITIES_REG_MACRO__ */

/* macros for cdnstcpc_reg.STANDARD_INPUT_CAPABILITIES */
#define INST_CDNSTCPC_REG__STANDARD_INPUT_CAPABILITIES__NUM                   1

/* macros for BlueprintGlobalNameSpace::standard_output_capabilities_reg */
#ifndef __STANDARD_OUTPUT_CAPABILITIES_REG_MACRO__
#define __STANDARD_OUTPUT_CAPABILITIES_REG_MACRO__

/* macros for field Connector_Orientation */
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTOR_ORIENTATION__SHIFT        0
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTOR_ORIENTATION__WIDTH        1
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTOR_ORIENTATION__MASK \
                    0x00000001U
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTOR_ORIENTATION__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTOR_ORIENTATION__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTOR_ORIENTATION__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field Connection_Present */
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTION_PRESENT__SHIFT           1
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTION_PRESENT__WIDTH           1
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTION_PRESENT__MASK  0x00000002U
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTION_PRESENT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTION_PRESENT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define STANDARD_OUTPUT_CAPABILITIES_REG__CONNECTION_PRESENT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field MUX_Configuration_Control */
#define STANDARD_OUTPUT_CAPABILITIES_REG__MUX_CONFIGURATION_CONTROL__SHIFT    2
#define STANDARD_OUTPUT_CAPABILITIES_REG__MUX_CONFIGURATION_CONTROL__WIDTH    1
#define STANDARD_OUTPUT_CAPABILITIES_REG__MUX_CONFIGURATION_CONTROL__MASK \
                    0x00000004U
#define STANDARD_OUTPUT_CAPABILITIES_REG__MUX_CONFIGURATION_CONTROL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define STANDARD_OUTPUT_CAPABILITIES_REG__MUX_CONFIGURATION_CONTROL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define STANDARD_OUTPUT_CAPABILITIES_REG__MUX_CONFIGURATION_CONTROL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field Active_Cable_Indicator */
#define STANDARD_OUTPUT_CAPABILITIES_REG__ACTIVE_CABLE_INDICATOR__SHIFT       3
#define STANDARD_OUTPUT_CAPABILITIES_REG__ACTIVE_CABLE_INDICATOR__WIDTH       1
#define STANDARD_OUTPUT_CAPABILITIES_REG__ACTIVE_CABLE_INDICATOR__MASK \
                    0x00000008U
#define STANDARD_OUTPUT_CAPABILITIES_REG__ACTIVE_CABLE_INDICATOR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define STANDARD_OUTPUT_CAPABILITIES_REG__ACTIVE_CABLE_INDICATOR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define STANDARD_OUTPUT_CAPABILITIES_REG__ACTIVE_CABLE_INDICATOR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field Audio_Adapter_Accessory_Indicator */
#define STANDARD_OUTPUT_CAPABILITIES_REG__AUDIO_ADAPTER_ACCESSORY_INDICATOR__SHIFT \
                    4
#define STANDARD_OUTPUT_CAPABILITIES_REG__AUDIO_ADAPTER_ACCESSORY_INDICATOR__WIDTH \
                    1
#define STANDARD_OUTPUT_CAPABILITIES_REG__AUDIO_ADAPTER_ACCESSORY_INDICATOR__MASK \
                    0x00000010U
#define STANDARD_OUTPUT_CAPABILITIES_REG__AUDIO_ADAPTER_ACCESSORY_INDICATOR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define STANDARD_OUTPUT_CAPABILITIES_REG__AUDIO_ADAPTER_ACCESSORY_INDICATOR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define STANDARD_OUTPUT_CAPABILITIES_REG__AUDIO_ADAPTER_ACCESSORY_INDICATOR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field VBUS_Present_Monitor */
#define STANDARD_OUTPUT_CAPABILITIES_REG__VBUS_PRESENT_MONITOR__SHIFT         5
#define STANDARD_OUTPUT_CAPABILITIES_REG__VBUS_PRESENT_MONITOR__WIDTH         1
#define STANDARD_OUTPUT_CAPABILITIES_REG__VBUS_PRESENT_MONITOR__MASK \
                    0x00000020U
#define STANDARD_OUTPUT_CAPABILITIES_REG__VBUS_PRESENT_MONITOR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define STANDARD_OUTPUT_CAPABILITIES_REG__VBUS_PRESENT_MONITOR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define STANDARD_OUTPUT_CAPABILITIES_REG__VBUS_PRESENT_MONITOR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field Debug_Accessory_Indicator */
#define STANDARD_OUTPUT_CAPABILITIES_REG__DEBUG_ACCESSORY_INDICATOR__SHIFT    6
#define STANDARD_OUTPUT_CAPABILITIES_REG__DEBUG_ACCESSORY_INDICATOR__WIDTH    1
#define STANDARD_OUTPUT_CAPABILITIES_REG__DEBUG_ACCESSORY_INDICATOR__MASK \
                    0x00000040U
#define STANDARD_OUTPUT_CAPABILITIES_REG__DEBUG_ACCESSORY_INDICATOR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define STANDARD_OUTPUT_CAPABILITIES_REG__DEBUG_ACCESSORY_INDICATOR__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define STANDARD_OUTPUT_CAPABILITIES_REG__DEBUG_ACCESSORY_INDICATOR__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field Reserved */
#define STANDARD_OUTPUT_CAPABILITIES_REG__RESERVED__SHIFT                     7
#define STANDARD_OUTPUT_CAPABILITIES_REG__RESERVED__WIDTH                     1
#define STANDARD_OUTPUT_CAPABILITIES_REG__RESERVED__MASK            0x00000080U
#define STANDARD_OUTPUT_CAPABILITIES_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define STANDARD_OUTPUT_CAPABILITIES_REG__RESERVED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define STANDARD_OUTPUT_CAPABILITIES_REG__RESERVED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field not_used */
#define STANDARD_OUTPUT_CAPABILITIES_REG__NOT_USED__SHIFT                     8
#define STANDARD_OUTPUT_CAPABILITIES_REG__NOT_USED__WIDTH                    24
#define STANDARD_OUTPUT_CAPABILITIES_REG__NOT_USED__MASK            0xffffff00U
#define STANDARD_OUTPUT_CAPABILITIES_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define STANDARD_OUTPUT_CAPABILITIES_REG__TYPE                         uint32_t
#define STANDARD_OUTPUT_CAPABILITIES_REG__READ                      0xffffffffU

#endif /* __STANDARD_OUTPUT_CAPABILITIES_REG_MACRO__ */

/* macros for cdnstcpc_reg.STANDARD_OUTPUT_CAPABILITIES */
#define INST_CDNSTCPC_REG__STANDARD_OUTPUT_CAPABILITIES__NUM                  1

/* macros for BlueprintGlobalNameSpace::reserved_06_reg */
#ifndef __RESERVED_06_REG_MACRO__
	#define __RESERVED_06_REG_MACRO__

	/* macros for field Reserved */
	#define RESERVED_06_REG__RESERVED__SHIFT                                      0
	#define RESERVED_06_REG__RESERVED__WIDTH                                     32
	#define RESERVED_06_REG__RESERVED__MASK                             0xffffffffU
	#define RESERVED_06_REG__RESERVED__READ(src)      (uint32_t)(src) & 0xffffffffU
	#define RESERVED_06_REG__TYPE                                          uint32_t
	#define RESERVED_06_REG__READ                                       0xffffffffU

#endif /* __RESERVED_06_REG_MACRO__ */

/* macros for cdnstcpc_reg.Reserved_06 */
#define INST_CDNSTCPC_REG__RESERVED_06__NUM                                   1

/* macros for BlueprintGlobalNameSpace::reserved_07_reg */
#ifndef __RESERVED_07_REG_MACRO__
	#define __RESERVED_07_REG_MACRO__

	/* macros for field Reserved */
	#define RESERVED_07_REG__RESERVED__SHIFT                                      0
	#define RESERVED_07_REG__RESERVED__WIDTH                                     32
	#define RESERVED_07_REG__RESERVED__MASK                             0xffffffffU
	#define RESERVED_07_REG__RESERVED__READ(src)      (uint32_t)(src) & 0xffffffffU
	#define RESERVED_07_REG__TYPE                                          uint32_t
	#define RESERVED_07_REG__READ                                       0xffffffffU

#endif /* __RESERVED_07_REG_MACRO__ */

/* macros for cdnstcpc_reg.Reserved_07 */
#define INST_CDNSTCPC_REG__RESERVED_07__NUM                                   1

/* macros for BlueprintGlobalNameSpace::reserved_08_reg */
#ifndef __RESERVED_08_REG_MACRO__
	#define __RESERVED_08_REG_MACRO__

	/* macros for field Reserved */
	#define RESERVED_08_REG__RESERVED__SHIFT                                      0
	#define RESERVED_08_REG__RESERVED__WIDTH                                     32
	#define RESERVED_08_REG__RESERVED__MASK                             0xffffffffU
	#define RESERVED_08_REG__RESERVED__READ(src)      (uint32_t)(src) & 0xffffffffU
	#define RESERVED_08_REG__TYPE                                          uint32_t
	#define RESERVED_08_REG__READ                                       0xffffffffU

#endif /* __RESERVED_08_REG_MACRO__ */

/* macros for cdnstcpc_reg.Reserved_08 */
#define INST_CDNSTCPC_REG__RESERVED_08__NUM                                   1

/* macros for BlueprintGlobalNameSpace::message_header_info_reg */
#ifndef __MESSAGE_HEADER_INFO_REG_MACRO__
#define __MESSAGE_HEADER_INFO_REG_MACRO__

/* macros for field Power_Role */
#define MESSAGE_HEADER_INFO_REG__POWER_ROLE__SHIFT                            0
#define MESSAGE_HEADER_INFO_REG__POWER_ROLE__WIDTH                            1
#define MESSAGE_HEADER_INFO_REG__POWER_ROLE__MASK                   0x00000001U
#define MESSAGE_HEADER_INFO_REG__POWER_ROLE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define MESSAGE_HEADER_INFO_REG__POWER_ROLE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define MESSAGE_HEADER_INFO_REG__POWER_ROLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define MESSAGE_HEADER_INFO_REG__POWER_ROLE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define MESSAGE_HEADER_INFO_REG__POWER_ROLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define MESSAGE_HEADER_INFO_REG__POWER_ROLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field USB_PD_Specification_Revision */
#define MESSAGE_HEADER_INFO_REG__USB_PD_SPECIFICATION_REVISION__SHIFT         1
#define MESSAGE_HEADER_INFO_REG__USB_PD_SPECIFICATION_REVISION__WIDTH         2
#define MESSAGE_HEADER_INFO_REG__USB_PD_SPECIFICATION_REVISION__MASK \
                    0x00000006U
#define MESSAGE_HEADER_INFO_REG__USB_PD_SPECIFICATION_REVISION__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000006U) >> 1)
#define MESSAGE_HEADER_INFO_REG__USB_PD_SPECIFICATION_REVISION__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000006U)
#define MESSAGE_HEADER_INFO_REG__USB_PD_SPECIFICATION_REVISION__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000006U) | (((uint32_t)(src) <<\
                    1) & 0x00000006U)
#define MESSAGE_HEADER_INFO_REG__USB_PD_SPECIFICATION_REVISION__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000006U)))

/* macros for field Data_Role */
#define MESSAGE_HEADER_INFO_REG__DATA_ROLE__SHIFT                             3
#define MESSAGE_HEADER_INFO_REG__DATA_ROLE__WIDTH                             1
#define MESSAGE_HEADER_INFO_REG__DATA_ROLE__MASK                    0x00000008U
#define MESSAGE_HEADER_INFO_REG__DATA_ROLE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define MESSAGE_HEADER_INFO_REG__DATA_ROLE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define MESSAGE_HEADER_INFO_REG__DATA_ROLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define MESSAGE_HEADER_INFO_REG__DATA_ROLE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define MESSAGE_HEADER_INFO_REG__DATA_ROLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define MESSAGE_HEADER_INFO_REG__DATA_ROLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field Cable_Plug */
#define MESSAGE_HEADER_INFO_REG__CABLE_PLUG__SHIFT                            4
#define MESSAGE_HEADER_INFO_REG__CABLE_PLUG__WIDTH                            1
#define MESSAGE_HEADER_INFO_REG__CABLE_PLUG__MASK                   0x00000010U
#define MESSAGE_HEADER_INFO_REG__CABLE_PLUG__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define MESSAGE_HEADER_INFO_REG__CABLE_PLUG__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define MESSAGE_HEADER_INFO_REG__CABLE_PLUG__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define MESSAGE_HEADER_INFO_REG__CABLE_PLUG__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define MESSAGE_HEADER_INFO_REG__CABLE_PLUG__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define MESSAGE_HEADER_INFO_REG__CABLE_PLUG__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Reserved */
#define MESSAGE_HEADER_INFO_REG__RESERVED__SHIFT                              5
#define MESSAGE_HEADER_INFO_REG__RESERVED__WIDTH                              3
#define MESSAGE_HEADER_INFO_REG__RESERVED__MASK                     0x000000e0U
#define MESSAGE_HEADER_INFO_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000e0U) >> 5)
#define MESSAGE_HEADER_INFO_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x000000e0U)
#define MESSAGE_HEADER_INFO_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000e0U) | (((uint32_t)(src) <<\
                    5) & 0x000000e0U)
#define MESSAGE_HEADER_INFO_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x000000e0U)))

/* macros for field not_used */
#define MESSAGE_HEADER_INFO_REG__NOT_USED__SHIFT                              8
#define MESSAGE_HEADER_INFO_REG__NOT_USED__WIDTH                             24
#define MESSAGE_HEADER_INFO_REG__NOT_USED__MASK                     0xffffff00U
#define MESSAGE_HEADER_INFO_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define MESSAGE_HEADER_INFO_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define MESSAGE_HEADER_INFO_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define MESSAGE_HEADER_INFO_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define MESSAGE_HEADER_INFO_REG__TYPE                                  uint32_t
#define MESSAGE_HEADER_INFO_REG__READ                               0xffffffffU
#define MESSAGE_HEADER_INFO_REG__WRITE                              0xffffffffU

#endif /* __MESSAGE_HEADER_INFO_REG_MACRO__ */

/* macros for cdnstcpc_reg.MESSAGE_HEADER_INFO */
#define INST_CDNSTCPC_REG__MESSAGE_HEADER_INFO__NUM                           1

/* macros for BlueprintGlobalNameSpace::receive_detect_reg */
#ifndef __RECEIVE_DETECT_REG_MACRO__
#define __RECEIVE_DETECT_REG_MACRO__

/* macros for field Enable_SOP_message */
#define RECEIVE_DETECT_REG__ENABLE_SOP_MESSAGE__SHIFT                         0
#define RECEIVE_DETECT_REG__ENABLE_SOP_MESSAGE__WIDTH                         1
#define RECEIVE_DETECT_REG__ENABLE_SOP_MESSAGE__MASK                0x00000001U
#define RECEIVE_DETECT_REG__ENABLE_SOP_MESSAGE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define RECEIVE_DETECT_REG__ENABLE_SOP_MESSAGE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define RECEIVE_DETECT_REG__ENABLE_SOP_MESSAGE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define RECEIVE_DETECT_REG__ENABLE_SOP_MESSAGE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define RECEIVE_DETECT_REG__ENABLE_SOP_MESSAGE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define RECEIVE_DETECT_REG__ENABLE_SOP_MESSAGE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field Enable_SOP_p_message */
#define RECEIVE_DETECT_REG__ENABLE_SOP_P_MESSAGE__SHIFT                       1
#define RECEIVE_DETECT_REG__ENABLE_SOP_P_MESSAGE__WIDTH                       1
#define RECEIVE_DETECT_REG__ENABLE_SOP_P_MESSAGE__MASK              0x00000002U
#define RECEIVE_DETECT_REG__ENABLE_SOP_P_MESSAGE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define RECEIVE_DETECT_REG__ENABLE_SOP_P_MESSAGE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define RECEIVE_DETECT_REG__ENABLE_SOP_P_MESSAGE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define RECEIVE_DETECT_REG__ENABLE_SOP_P_MESSAGE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define RECEIVE_DETECT_REG__ENABLE_SOP_P_MESSAGE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define RECEIVE_DETECT_REG__ENABLE_SOP_P_MESSAGE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field Enable_SOP_b_message */
#define RECEIVE_DETECT_REG__ENABLE_SOP_B_MESSAGE__SHIFT                       2
#define RECEIVE_DETECT_REG__ENABLE_SOP_B_MESSAGE__WIDTH                       1
#define RECEIVE_DETECT_REG__ENABLE_SOP_B_MESSAGE__MASK              0x00000004U
#define RECEIVE_DETECT_REG__ENABLE_SOP_B_MESSAGE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define RECEIVE_DETECT_REG__ENABLE_SOP_B_MESSAGE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 2) & 0x00000004U)
#define RECEIVE_DETECT_REG__ENABLE_SOP_B_MESSAGE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | (((uint32_t)(src) <<\
                    2) & 0x00000004U)
#define RECEIVE_DETECT_REG__ENABLE_SOP_B_MESSAGE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 2) & ~0x00000004U)))
#define RECEIVE_DETECT_REG__ENABLE_SOP_B_MESSAGE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define RECEIVE_DETECT_REG__ENABLE_SOP_B_MESSAGE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field Enable_SOP_DBG_p_message */
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_P_MESSAGE__SHIFT                   3
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_P_MESSAGE__WIDTH                   1
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_P_MESSAGE__MASK          0x00000008U
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_P_MESSAGE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_P_MESSAGE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_P_MESSAGE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_P_MESSAGE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_P_MESSAGE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_P_MESSAGE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field Enable_SOP_DBG_b_message */
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_B_MESSAGE__SHIFT                   4
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_B_MESSAGE__WIDTH                   1
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_B_MESSAGE__MASK          0x00000010U
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_B_MESSAGE__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000010U) >> 4)
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_B_MESSAGE__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000010U)
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_B_MESSAGE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | (((uint32_t)(src) <<\
                    4) & 0x00000010U)
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_B_MESSAGE__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000010U)))
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_B_MESSAGE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(1) << 4)
#define RECEIVE_DETECT_REG__ENABLE_SOP_DBG_B_MESSAGE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000010U) | ((uint32_t)(0) << 4)

/* macros for field Enable_Hard_Reset */
#define RECEIVE_DETECT_REG__ENABLE_HARD_RESET__SHIFT                          5
#define RECEIVE_DETECT_REG__ENABLE_HARD_RESET__WIDTH                          1
#define RECEIVE_DETECT_REG__ENABLE_HARD_RESET__MASK                 0x00000020U
#define RECEIVE_DETECT_REG__ENABLE_HARD_RESET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000020U) >> 5)
#define RECEIVE_DETECT_REG__ENABLE_HARD_RESET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 5) & 0x00000020U)
#define RECEIVE_DETECT_REG__ENABLE_HARD_RESET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | (((uint32_t)(src) <<\
                    5) & 0x00000020U)
#define RECEIVE_DETECT_REG__ENABLE_HARD_RESET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 5) & ~0x00000020U)))
#define RECEIVE_DETECT_REG__ENABLE_HARD_RESET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(1) << 5)
#define RECEIVE_DETECT_REG__ENABLE_HARD_RESET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000020U) | ((uint32_t)(0) << 5)

/* macros for field Enable_Cable_Reset */
#define RECEIVE_DETECT_REG__ENABLE_CABLE_RESET__SHIFT                         6
#define RECEIVE_DETECT_REG__ENABLE_CABLE_RESET__WIDTH                         1
#define RECEIVE_DETECT_REG__ENABLE_CABLE_RESET__MASK                0x00000040U
#define RECEIVE_DETECT_REG__ENABLE_CABLE_RESET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000040U) >> 6)
#define RECEIVE_DETECT_REG__ENABLE_CABLE_RESET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x00000040U)
#define RECEIVE_DETECT_REG__ENABLE_CABLE_RESET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | (((uint32_t)(src) <<\
                    6) & 0x00000040U)
#define RECEIVE_DETECT_REG__ENABLE_CABLE_RESET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x00000040U)))
#define RECEIVE_DETECT_REG__ENABLE_CABLE_RESET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(1) << 6)
#define RECEIVE_DETECT_REG__ENABLE_CABLE_RESET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000040U) | ((uint32_t)(0) << 6)

/* macros for field Reserved */
#define RECEIVE_DETECT_REG__RESERVED__SHIFT                                   7
#define RECEIVE_DETECT_REG__RESERVED__WIDTH                                   1
#define RECEIVE_DETECT_REG__RESERVED__MASK                          0x00000080U
#define RECEIVE_DETECT_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000080U) >> 7)
#define RECEIVE_DETECT_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 7) & 0x00000080U)
#define RECEIVE_DETECT_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | (((uint32_t)(src) <<\
                    7) & 0x00000080U)
#define RECEIVE_DETECT_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 7) & ~0x00000080U)))
#define RECEIVE_DETECT_REG__RESERVED__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(1) << 7)
#define RECEIVE_DETECT_REG__RESERVED__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000080U) | ((uint32_t)(0) << 7)

/* macros for field not_used */
#define RECEIVE_DETECT_REG__NOT_USED__SHIFT                                   8
#define RECEIVE_DETECT_REG__NOT_USED__WIDTH                                  24
#define RECEIVE_DETECT_REG__NOT_USED__MASK                          0xffffff00U
#define RECEIVE_DETECT_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define RECEIVE_DETECT_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define RECEIVE_DETECT_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define RECEIVE_DETECT_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define RECEIVE_DETECT_REG__TYPE                                       uint32_t
#define RECEIVE_DETECT_REG__READ                                    0xffffffffU
#define RECEIVE_DETECT_REG__WRITE                                   0xffffffffU

#endif /* __RECEIVE_DETECT_REG_MACRO__ */

/* macros for cdnstcpc_reg.RECEIVE_DETECT */
#define INST_CDNSTCPC_REG__RECEIVE_DETECT__NUM                                1

/* macros for BlueprintGlobalNameSpace::receive_byte_count_reg */
#ifndef __RECEIVE_BYTE_COUNT_REG_MACRO__
#define __RECEIVE_BYTE_COUNT_REG_MACRO__

/* macros for field RECEIVE_BYTE_COUNT */
#define RECEIVE_BYTE_COUNT_REG__RECEIVE_BYTE_COUNT__SHIFT                     0
#define RECEIVE_BYTE_COUNT_REG__RECEIVE_BYTE_COUNT__WIDTH                     8
#define RECEIVE_BYTE_COUNT_REG__RECEIVE_BYTE_COUNT__MASK            0x000000ffU
#define RECEIVE_BYTE_COUNT_REG__RECEIVE_BYTE_COUNT__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field not_used */
#define RECEIVE_BYTE_COUNT_REG__NOT_USED__SHIFT                               8
#define RECEIVE_BYTE_COUNT_REG__NOT_USED__WIDTH                              24
#define RECEIVE_BYTE_COUNT_REG__NOT_USED__MASK                      0xffffff00U
#define RECEIVE_BYTE_COUNT_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define RECEIVE_BYTE_COUNT_REG__TYPE                                   uint32_t
#define RECEIVE_BYTE_COUNT_REG__READ                                0xffffffffU

#endif /* __RECEIVE_BYTE_COUNT_REG_MACRO__ */

/* macros for cdnstcpc_reg.RECEIVE_BYTE_COUNT */
#define INST_CDNSTCPC_REG__RECEIVE_BYTE_COUNT__NUM                            1

/* macros for BlueprintGlobalNameSpace::rx_buf_frame_type_reg */
#ifndef __RX_BUF_FRAME_TYPE_REG_MACRO__
#define __RX_BUF_FRAME_TYPE_REG_MACRO__

/* macros for field Received_SOP_Message */
#define RX_BUF_FRAME_TYPE_REG__RECEIVED_SOP_MESSAGE__SHIFT                    0
#define RX_BUF_FRAME_TYPE_REG__RECEIVED_SOP_MESSAGE__WIDTH                    3
#define RX_BUF_FRAME_TYPE_REG__RECEIVED_SOP_MESSAGE__MASK           0x00000007U
#define RX_BUF_FRAME_TYPE_REG__RECEIVED_SOP_MESSAGE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000007U

/* macros for field Reserved */
#define RX_BUF_FRAME_TYPE_REG__RESERVED__SHIFT                                3
#define RX_BUF_FRAME_TYPE_REG__RESERVED__WIDTH                                5
#define RX_BUF_FRAME_TYPE_REG__RESERVED__MASK                       0x000000f8U
#define RX_BUF_FRAME_TYPE_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000f8U) >> 3)

/* macros for field not_used */
#define RX_BUF_FRAME_TYPE_REG__NOT_USED__SHIFT                                8
#define RX_BUF_FRAME_TYPE_REG__NOT_USED__WIDTH                               24
#define RX_BUF_FRAME_TYPE_REG__NOT_USED__MASK                       0xffffff00U
#define RX_BUF_FRAME_TYPE_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define RX_BUF_FRAME_TYPE_REG__TYPE                                    uint32_t
#define RX_BUF_FRAME_TYPE_REG__READ                                 0xffffffffU

#endif /* __RX_BUF_FRAME_TYPE_REG_MACRO__ */

/* macros for cdnstcpc_reg.RX_BUF_FRAME_TYPE */
#define INST_CDNSTCPC_REG__RX_BUF_FRAME_TYPE__NUM                             1

/* macros for BlueprintGlobalNameSpace::rx_buf_header_byte_10_reg */
#ifndef __RX_BUF_HEADER_BYTE_10_REG_MACRO__
#define __RX_BUF_HEADER_BYTE_10_REG_MACRO__

/* macros for field RX_BUF_HEADER_BYTE_0 */
#define RX_BUF_HEADER_BYTE_10_REG__RX_BUF_HEADER_BYTE_0__SHIFT                0
#define RX_BUF_HEADER_BYTE_10_REG__RX_BUF_HEADER_BYTE_0__WIDTH                8
#define RX_BUF_HEADER_BYTE_10_REG__RX_BUF_HEADER_BYTE_0__MASK       0x000000ffU
#define RX_BUF_HEADER_BYTE_10_REG__RX_BUF_HEADER_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field RX_BUF_HEADER_BYTE_1 */
#define RX_BUF_HEADER_BYTE_10_REG__RX_BUF_HEADER_BYTE_1__SHIFT                8
#define RX_BUF_HEADER_BYTE_10_REG__RX_BUF_HEADER_BYTE_1__WIDTH                8
#define RX_BUF_HEADER_BYTE_10_REG__RX_BUF_HEADER_BYTE_1__MASK       0x0000ff00U
#define RX_BUF_HEADER_BYTE_10_REG__RX_BUF_HEADER_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field not_used */
#define RX_BUF_HEADER_BYTE_10_REG__NOT_USED__SHIFT                           16
#define RX_BUF_HEADER_BYTE_10_REG__NOT_USED__WIDTH                           16
#define RX_BUF_HEADER_BYTE_10_REG__NOT_USED__MASK                   0xffff0000U
#define RX_BUF_HEADER_BYTE_10_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define RX_BUF_HEADER_BYTE_10_REG__TYPE                                uint32_t
#define RX_BUF_HEADER_BYTE_10_REG__READ                             0xffffffffU

#endif /* __RX_BUF_HEADER_BYTE_10_REG_MACRO__ */

/* macros for cdnstcpc_reg.RX_BUF_HEADER_BYTE_10 */
#define INST_CDNSTCPC_REG__RX_BUF_HEADER_BYTE_10__NUM                         1

/* macros for BlueprintGlobalNameSpace::rx_buf_obj1_byte_3210_reg */
#ifndef __RX_BUF_OBJ1_BYTE_3210_REG_MACRO__
#define __RX_BUF_OBJ1_BYTE_3210_REG_MACRO__

/* macros for field RX_BUF_OBJ1_BYTE_0 */
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_0__SHIFT                  0
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_0__WIDTH                  8
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_0__MASK         0x000000ffU
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field RX_BUF_OBJ1_BYTE_1 */
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_1__SHIFT                  8
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_1__WIDTH                  8
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_1__MASK         0x0000ff00U
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field RX_BUF_OBJ1_BYTE_2 */
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_2__SHIFT                 16
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_2__WIDTH                  8
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_2__MASK         0x00ff0000U
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field RX_BUF_OBJ1_BYTE_3 */
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_3__SHIFT                 24
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_3__WIDTH                  8
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_3__MASK         0xff000000U
#define RX_BUF_OBJ1_BYTE_3210_REG__RX_BUF_OBJ1_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define RX_BUF_OBJ1_BYTE_3210_REG__TYPE                                uint32_t
#define RX_BUF_OBJ1_BYTE_3210_REG__READ                             0xffffffffU

#endif /* __RX_BUF_OBJ1_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.RX_BUF_OBJ1_BYTE_3210 */
#define INST_CDNSTCPC_REG__RX_BUF_OBJ1_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::rx_buf_obj2_byte_3210_reg */
#ifndef __RX_BUF_OBJ2_BYTE_3210_REG_MACRO__
#define __RX_BUF_OBJ2_BYTE_3210_REG_MACRO__

/* macros for field RX_BUF_OBJ2_BYTE_0 */
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_0__SHIFT                  0
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_0__WIDTH                  8
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_0__MASK         0x000000ffU
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field RX_BUF_OBJ2_BYTE_1 */
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_1__SHIFT                  8
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_1__WIDTH                  8
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_1__MASK         0x0000ff00U
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field RX_BUF_OBJ2_BYTE_2 */
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_2__SHIFT                 16
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_2__WIDTH                  8
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_2__MASK         0x00ff0000U
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field RX_BUF_OBJ2_BYTE_3 */
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_3__SHIFT                 24
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_3__WIDTH                  8
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_3__MASK         0xff000000U
#define RX_BUF_OBJ2_BYTE_3210_REG__RX_BUF_OBJ2_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define RX_BUF_OBJ2_BYTE_3210_REG__TYPE                                uint32_t
#define RX_BUF_OBJ2_BYTE_3210_REG__READ                             0xffffffffU

#endif /* __RX_BUF_OBJ2_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.RX_BUF_OBJ2_BYTE_3210 */
#define INST_CDNSTCPC_REG__RX_BUF_OBJ2_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::rx_buf_obj3_byte_3210_reg */
#ifndef __RX_BUF_OBJ3_BYTE_3210_REG_MACRO__
#define __RX_BUF_OBJ3_BYTE_3210_REG_MACRO__

/* macros for field RX_BUF_OBJ3_BYTE_0 */
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_0__SHIFT                  0
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_0__WIDTH                  8
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_0__MASK         0x000000ffU
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field RX_BUF_OBJ3_BYTE_1 */
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_1__SHIFT                  8
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_1__WIDTH                  8
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_1__MASK         0x0000ff00U
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field RX_BUF_OBJ3_BYTE_2 */
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_2__SHIFT                 16
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_2__WIDTH                  8
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_2__MASK         0x00ff0000U
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field RX_BUF_OBJ3_BYTE_3 */
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_3__SHIFT                 24
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_3__WIDTH                  8
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_3__MASK         0xff000000U
#define RX_BUF_OBJ3_BYTE_3210_REG__RX_BUF_OBJ3_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define RX_BUF_OBJ3_BYTE_3210_REG__TYPE                                uint32_t
#define RX_BUF_OBJ3_BYTE_3210_REG__READ                             0xffffffffU

#endif /* __RX_BUF_OBJ3_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.RX_BUF_OBJ3_BYTE_3210 */
#define INST_CDNSTCPC_REG__RX_BUF_OBJ3_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::rx_buf_obj4_byte_3210_reg */
#ifndef __RX_BUF_OBJ4_BYTE_3210_REG_MACRO__
#define __RX_BUF_OBJ4_BYTE_3210_REG_MACRO__

/* macros for field RX_BUF_OBJ4_BYTE_0 */
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_0__SHIFT                  0
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_0__WIDTH                  8
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_0__MASK         0x000000ffU
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field RX_BUF_OBJ4_BYTE_1 */
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_1__SHIFT                  8
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_1__WIDTH                  8
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_1__MASK         0x0000ff00U
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field RX_BUF_OBJ4_BYTE_2 */
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_2__SHIFT                 16
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_2__WIDTH                  8
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_2__MASK         0x00ff0000U
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field RX_BUF_OBJ4_BYTE_3 */
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_3__SHIFT                 24
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_3__WIDTH                  8
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_3__MASK         0xff000000U
#define RX_BUF_OBJ4_BYTE_3210_REG__RX_BUF_OBJ4_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define RX_BUF_OBJ4_BYTE_3210_REG__TYPE                                uint32_t
#define RX_BUF_OBJ4_BYTE_3210_REG__READ                             0xffffffffU

#endif /* __RX_BUF_OBJ4_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.RX_BUF_OBJ4_BYTE_3210 */
#define INST_CDNSTCPC_REG__RX_BUF_OBJ4_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::rx_buf_obj5_byte_3210_reg */
#ifndef __RX_BUF_OBJ5_BYTE_3210_REG_MACRO__
#define __RX_BUF_OBJ5_BYTE_3210_REG_MACRO__

/* macros for field RX_BUF_OBJ5_BYTE_0 */
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_0__SHIFT                  0
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_0__WIDTH                  8
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_0__MASK         0x000000ffU
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field RX_BUF_OBJ5_BYTE_1 */
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_1__SHIFT                  8
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_1__WIDTH                  8
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_1__MASK         0x0000ff00U
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field RX_BUF_OBJ5_BYTE_2 */
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_2__SHIFT                 16
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_2__WIDTH                  8
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_2__MASK         0x00ff0000U
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field RX_BUF_OBJ5_BYTE_3 */
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_3__SHIFT                 24
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_3__WIDTH                  8
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_3__MASK         0xff000000U
#define RX_BUF_OBJ5_BYTE_3210_REG__RX_BUF_OBJ5_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define RX_BUF_OBJ5_BYTE_3210_REG__TYPE                                uint32_t
#define RX_BUF_OBJ5_BYTE_3210_REG__READ                             0xffffffffU

#endif /* __RX_BUF_OBJ5_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.RX_BUF_OBJ5_BYTE_3210 */
#define INST_CDNSTCPC_REG__RX_BUF_OBJ5_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::rx_buf_obj6_byte_3210_reg */
#ifndef __RX_BUF_OBJ6_BYTE_3210_REG_MACRO__
#define __RX_BUF_OBJ6_BYTE_3210_REG_MACRO__

/* macros for field RX_BUF_OBJ6_BYTE_0 */
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_0__SHIFT                  0
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_0__WIDTH                  8
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_0__MASK         0x000000ffU
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field RX_BUF_OBJ6_BYTE_1 */
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_1__SHIFT                  8
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_1__WIDTH                  8
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_1__MASK         0x0000ff00U
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field RX_BUF_OBJ6_BYTE_2 */
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_2__SHIFT                 16
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_2__WIDTH                  8
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_2__MASK         0x00ff0000U
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field RX_BUF_OBJ6_BYTE_3 */
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_3__SHIFT                 24
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_3__WIDTH                  8
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_3__MASK         0xff000000U
#define RX_BUF_OBJ6_BYTE_3210_REG__RX_BUF_OBJ6_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define RX_BUF_OBJ6_BYTE_3210_REG__TYPE                                uint32_t
#define RX_BUF_OBJ6_BYTE_3210_REG__READ                             0xffffffffU

#endif /* __RX_BUF_OBJ6_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.RX_BUF_OBJ6_BYTE_3210 */
#define INST_CDNSTCPC_REG__RX_BUF_OBJ6_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::rx_buf_obj7_byte_3210_reg */
#ifndef __RX_BUF_OBJ7_BYTE_3210_REG_MACRO__
#define __RX_BUF_OBJ7_BYTE_3210_REG_MACRO__

/* macros for field RX_BUF_OBJ7_BYTE_0 */
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_0__SHIFT                  0
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_0__WIDTH                  8
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_0__MASK         0x000000ffU
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU

/* macros for field RX_BUF_OBJ7_BYTE_1 */
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_1__SHIFT                  8
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_1__WIDTH                  8
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_1__MASK         0x0000ff00U
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field RX_BUF_OBJ7_BYTE_2 */
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_2__SHIFT                 16
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_2__WIDTH                  8
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_2__MASK         0x00ff0000U
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field RX_BUF_OBJ7_BYTE_3 */
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_3__SHIFT                 24
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_3__WIDTH                  8
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_3__MASK         0xff000000U
#define RX_BUF_OBJ7_BYTE_3210_REG__RX_BUF_OBJ7_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define RX_BUF_OBJ7_BYTE_3210_REG__TYPE                                uint32_t
#define RX_BUF_OBJ7_BYTE_3210_REG__READ                             0xffffffffU

#endif /* __RX_BUF_OBJ7_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.RX_BUF_OBJ7_BYTE_3210 */
#define INST_CDNSTCPC_REG__RX_BUF_OBJ7_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::transmit_reg */
#ifndef __TRANSMIT_REG_MACRO__
#define __TRANSMIT_REG_MACRO__

/* macros for field Transmit_SOP_message */
#define TRANSMIT_REG__TRANSMIT_SOP_MESSAGE__SHIFT                             0
#define TRANSMIT_REG__TRANSMIT_SOP_MESSAGE__WIDTH                             3
#define TRANSMIT_REG__TRANSMIT_SOP_MESSAGE__MASK                    0x00000007U
#define TRANSMIT_REG__TRANSMIT_SOP_MESSAGE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000007U
#define TRANSMIT_REG__TRANSMIT_SOP_MESSAGE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000007U)
#define TRANSMIT_REG__TRANSMIT_SOP_MESSAGE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000007U) | ((uint32_t)(src) &\
                    0x00000007U)
#define TRANSMIT_REG__TRANSMIT_SOP_MESSAGE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000007U)))

/* macros for field Reserved3 */
#define TRANSMIT_REG__RESERVED3__SHIFT                                        3
#define TRANSMIT_REG__RESERVED3__WIDTH                                        1
#define TRANSMIT_REG__RESERVED3__MASK                               0x00000008U
#define TRANSMIT_REG__RESERVED3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define TRANSMIT_REG__RESERVED3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define TRANSMIT_REG__RESERVED3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define TRANSMIT_REG__RESERVED3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define TRANSMIT_REG__RESERVED3__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define TRANSMIT_REG__RESERVED3__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field Retry_Counter */
#define TRANSMIT_REG__RETRY_COUNTER__SHIFT                                    4
#define TRANSMIT_REG__RETRY_COUNTER__WIDTH                                    2
#define TRANSMIT_REG__RETRY_COUNTER__MASK                           0x00000030U
#define TRANSMIT_REG__RETRY_COUNTER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)
#define TRANSMIT_REG__RETRY_COUNTER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 4) & 0x00000030U)
#define TRANSMIT_REG__RETRY_COUNTER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000030U) | (((uint32_t)(src) <<\
                    4) & 0x00000030U)
#define TRANSMIT_REG__RETRY_COUNTER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 4) & ~0x00000030U)))

/* macros for field Reserved */
#define TRANSMIT_REG__RESERVED__SHIFT                                         6
#define TRANSMIT_REG__RESERVED__WIDTH                                         2
#define TRANSMIT_REG__RESERVED__MASK                                0x000000c0U
#define TRANSMIT_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)
#define TRANSMIT_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 6) & 0x000000c0U)
#define TRANSMIT_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000c0U) | (((uint32_t)(src) <<\
                    6) & 0x000000c0U)
#define TRANSMIT_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 6) & ~0x000000c0U)))

/* macros for field not_used */
#define TRANSMIT_REG__NOT_USED__SHIFT                                         8
#define TRANSMIT_REG__NOT_USED__WIDTH                                        24
#define TRANSMIT_REG__NOT_USED__MASK                                0xffffff00U
#define TRANSMIT_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define TRANSMIT_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define TRANSMIT_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define TRANSMIT_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define TRANSMIT_REG__TYPE                                             uint32_t
#define TRANSMIT_REG__READ                                          0xffffffffU
#define TRANSMIT_REG__WRITE                                         0xffffffffU

#endif /* __TRANSMIT_REG_MACRO__ */

/* macros for cdnstcpc_reg.TRANSMIT */
#define INST_CDNSTCPC_REG__TRANSMIT__NUM                                      1

/* macros for BlueprintGlobalNameSpace::transmit_byte_count_reg */
#ifndef __TRANSMIT_BYTE_COUNT_REG_MACRO__
#define __TRANSMIT_BYTE_COUNT_REG_MACRO__

/* macros for field TRANSMIT_BYTE_COUNT */
#define TRANSMIT_BYTE_COUNT_REG__TRANSMIT_BYTE_COUNT__SHIFT                   0
#define TRANSMIT_BYTE_COUNT_REG__TRANSMIT_BYTE_COUNT__WIDTH                   8
#define TRANSMIT_BYTE_COUNT_REG__TRANSMIT_BYTE_COUNT__MASK          0x000000ffU
#define TRANSMIT_BYTE_COUNT_REG__TRANSMIT_BYTE_COUNT__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TRANSMIT_BYTE_COUNT_REG__TRANSMIT_BYTE_COUNT__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TRANSMIT_BYTE_COUNT_REG__TRANSMIT_BYTE_COUNT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TRANSMIT_BYTE_COUNT_REG__TRANSMIT_BYTE_COUNT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field not_used */
#define TRANSMIT_BYTE_COUNT_REG__NOT_USED__SHIFT                              8
#define TRANSMIT_BYTE_COUNT_REG__NOT_USED__WIDTH                             24
#define TRANSMIT_BYTE_COUNT_REG__NOT_USED__MASK                     0xffffff00U
#define TRANSMIT_BYTE_COUNT_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffffff00U) >> 8)
#define TRANSMIT_BYTE_COUNT_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0xffffff00U)
#define TRANSMIT_BYTE_COUNT_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffff00U) | (((uint32_t)(src) <<\
                    8) & 0xffffff00U)
#define TRANSMIT_BYTE_COUNT_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0xffffff00U)))
#define TRANSMIT_BYTE_COUNT_REG__TYPE                                  uint32_t
#define TRANSMIT_BYTE_COUNT_REG__READ                               0xffffffffU
#define TRANSMIT_BYTE_COUNT_REG__WRITE                              0xffffffffU

#endif /* __TRANSMIT_BYTE_COUNT_REG_MACRO__ */

/* macros for cdnstcpc_reg.TRANSMIT_BYTE_COUNT */
#define INST_CDNSTCPC_REG__TRANSMIT_BYTE_COUNT__NUM                           1

/* macros for BlueprintGlobalNameSpace::tx_buf_header_byte_10_reg */
#ifndef __TX_BUF_HEADER_BYTE_10_REG_MACRO__
#define __TX_BUF_HEADER_BYTE_10_REG_MACRO__

/* macros for field TX_BUF_HEADER_BYTE_0 */
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_0__SHIFT                0
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_0__WIDTH                8
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_0__MASK       0x000000ffU
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field TX_BUF_HEADER_BYTE_1 */
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_1__SHIFT                8
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_1__WIDTH                8
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_1__MASK       0x0000ff00U
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TX_BUF_HEADER_BYTE_10_REG__TX_BUF_HEADER_BYTE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field not_used */
#define TX_BUF_HEADER_BYTE_10_REG__NOT_USED__SHIFT                           16
#define TX_BUF_HEADER_BYTE_10_REG__NOT_USED__WIDTH                           16
#define TX_BUF_HEADER_BYTE_10_REG__NOT_USED__MASK                   0xffff0000U
#define TX_BUF_HEADER_BYTE_10_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define TX_BUF_HEADER_BYTE_10_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define TX_BUF_HEADER_BYTE_10_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define TX_BUF_HEADER_BYTE_10_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define TX_BUF_HEADER_BYTE_10_REG__TYPE                                uint32_t
#define TX_BUF_HEADER_BYTE_10_REG__READ                             0xffffffffU
#define TX_BUF_HEADER_BYTE_10_REG__WRITE                            0xffffffffU

#endif /* __TX_BUF_HEADER_BYTE_10_REG_MACRO__ */

/* macros for cdnstcpc_reg.TX_BUF_HEADER_BYTE_10 */
#define INST_CDNSTCPC_REG__TX_BUF_HEADER_BYTE_10__NUM                         1

/* macros for BlueprintGlobalNameSpace::tx_buf_obj1_byte_3210_reg */
#ifndef __TX_BUF_OBJ1_BYTE_3210_REG_MACRO__
#define __TX_BUF_OBJ1_BYTE_3210_REG_MACRO__

/* macros for field TX_BUF_OBJ1_BYTE_0 */
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_0__SHIFT                  0
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_0__WIDTH                  8
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_0__MASK         0x000000ffU
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field TX_BUF_OBJ1_BYTE_1 */
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_1__SHIFT                  8
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_1__WIDTH                  8
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_1__MASK         0x0000ff00U
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field TX_BUF_OBJ1_BYTE_2 */
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_2__SHIFT                 16
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_2__WIDTH                  8
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_2__MASK         0x00ff0000U
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field TX_BUF_OBJ1_BYTE_3 */
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_3__SHIFT                 24
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_3__WIDTH                  8
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_3__MASK         0xff000000U
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define TX_BUF_OBJ1_BYTE_3210_REG__TX_BUF_OBJ1_BYTE_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define TX_BUF_OBJ1_BYTE_3210_REG__TYPE                                uint32_t
#define TX_BUF_OBJ1_BYTE_3210_REG__READ                             0xffffffffU
#define TX_BUF_OBJ1_BYTE_3210_REG__WRITE                            0xffffffffU

#endif /* __TX_BUF_OBJ1_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.TX_BUF_OBJ1_BYTE_3210 */
#define INST_CDNSTCPC_REG__TX_BUF_OBJ1_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::tx_buf_obj2_byte_3210_reg */
#ifndef __TX_BUF_OBJ2_BYTE_3210_REG_MACRO__
#define __TX_BUF_OBJ2_BYTE_3210_REG_MACRO__

/* macros for field TX_BUF_OBJ2_BYTE_0 */
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_0__SHIFT                  0
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_0__WIDTH                  8
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_0__MASK         0x000000ffU
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field TX_BUF_OBJ2_BYTE_1 */
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_1__SHIFT                  8
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_1__WIDTH                  8
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_1__MASK         0x0000ff00U
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field TX_BUF_OBJ2_BYTE_2 */
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_2__SHIFT                 16
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_2__WIDTH                  8
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_2__MASK         0x00ff0000U
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field TX_BUF_OBJ2_BYTE_3 */
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_3__SHIFT                 24
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_3__WIDTH                  8
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_3__MASK         0xff000000U
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define TX_BUF_OBJ2_BYTE_3210_REG__TX_BUF_OBJ2_BYTE_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define TX_BUF_OBJ2_BYTE_3210_REG__TYPE                                uint32_t
#define TX_BUF_OBJ2_BYTE_3210_REG__READ                             0xffffffffU
#define TX_BUF_OBJ2_BYTE_3210_REG__WRITE                            0xffffffffU

#endif /* __TX_BUF_OBJ2_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.TX_BUF_OBJ2_BYTE_3210 */
#define INST_CDNSTCPC_REG__TX_BUF_OBJ2_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::tx_buf_obj3_byte_3210_reg */
#ifndef __TX_BUF_OBJ3_BYTE_3210_REG_MACRO__
#define __TX_BUF_OBJ3_BYTE_3210_REG_MACRO__

/* macros for field TX_BUF_OBJ3_BYTE_0 */
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_0__SHIFT                  0
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_0__WIDTH                  8
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_0__MASK         0x000000ffU
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field TX_BUF_OBJ3_BYTE_1 */
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_1__SHIFT                  8
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_1__WIDTH                  8
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_1__MASK         0x0000ff00U
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field TX_BUF_OBJ3_BYTE_2 */
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_2__SHIFT                 16
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_2__WIDTH                  8
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_2__MASK         0x00ff0000U
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field TX_BUF_OBJ3_BYTE_3 */
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_3__SHIFT                 24
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_3__WIDTH                  8
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_3__MASK         0xff000000U
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define TX_BUF_OBJ3_BYTE_3210_REG__TX_BUF_OBJ3_BYTE_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define TX_BUF_OBJ3_BYTE_3210_REG__TYPE                                uint32_t
#define TX_BUF_OBJ3_BYTE_3210_REG__READ                             0xffffffffU
#define TX_BUF_OBJ3_BYTE_3210_REG__WRITE                            0xffffffffU

#endif /* __TX_BUF_OBJ3_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.TX_BUF_OBJ3_BYTE_3210 */
#define INST_CDNSTCPC_REG__TX_BUF_OBJ3_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::tx_buf_obj4_byte_3210_reg */
#ifndef __TX_BUF_OBJ4_BYTE_3210_REG_MACRO__
#define __TX_BUF_OBJ4_BYTE_3210_REG_MACRO__

/* macros for field TX_BUF_OBJ4_BYTE_0 */
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_0__SHIFT                  0
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_0__WIDTH                  8
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_0__MASK         0x000000ffU
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field TX_BUF_OBJ4_BYTE_1 */
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_1__SHIFT                  8
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_1__WIDTH                  8
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_1__MASK         0x0000ff00U
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field TX_BUF_OBJ4_BYTE_2 */
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_2__SHIFT                 16
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_2__WIDTH                  8
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_2__MASK         0x00ff0000U
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field TX_BUF_OBJ4_BYTE_3 */
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_3__SHIFT                 24
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_3__WIDTH                  8
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_3__MASK         0xff000000U
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define TX_BUF_OBJ4_BYTE_3210_REG__TX_BUF_OBJ4_BYTE_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define TX_BUF_OBJ4_BYTE_3210_REG__TYPE                                uint32_t
#define TX_BUF_OBJ4_BYTE_3210_REG__READ                             0xffffffffU
#define TX_BUF_OBJ4_BYTE_3210_REG__WRITE                            0xffffffffU

#endif /* __TX_BUF_OBJ4_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.TX_BUF_OBJ4_BYTE_3210 */
#define INST_CDNSTCPC_REG__TX_BUF_OBJ4_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::tx_buf_obj5_byte_3210_reg */
#ifndef __TX_BUF_OBJ5_BYTE_3210_REG_MACRO__
#define __TX_BUF_OBJ5_BYTE_3210_REG_MACRO__

/* macros for field TX_BUF_OBJ5_BYTE_0 */
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_0__SHIFT                  0
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_0__WIDTH                  8
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_0__MASK         0x000000ffU
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field TX_BUF_OBJ5_BYTE_1 */
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_1__SHIFT                  8
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_1__WIDTH                  8
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_1__MASK         0x0000ff00U
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field TX_BUF_OBJ5_BYTE_2 */
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_2__SHIFT                 16
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_2__WIDTH                  8
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_2__MASK         0x00ff0000U
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field TX_BUF_OBJ5_BYTE_3 */
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_3__SHIFT                 24
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_3__WIDTH                  8
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_3__MASK         0xff000000U
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define TX_BUF_OBJ5_BYTE_3210_REG__TX_BUF_OBJ5_BYTE_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define TX_BUF_OBJ5_BYTE_3210_REG__TYPE                                uint32_t
#define TX_BUF_OBJ5_BYTE_3210_REG__READ                             0xffffffffU
#define TX_BUF_OBJ5_BYTE_3210_REG__WRITE                            0xffffffffU

#endif /* __TX_BUF_OBJ5_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.TX_BUF_OBJ5_BYTE_3210 */
#define INST_CDNSTCPC_REG__TX_BUF_OBJ5_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::tx_buf_obj6_byte_3210_reg */
#ifndef __TX_BUF_OBJ6_BYTE_3210_REG_MACRO__
#define __TX_BUF_OBJ6_BYTE_3210_REG_MACRO__

/* macros for field TX_BUF_OBJ6_BYTE_0 */
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_0__SHIFT                  0
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_0__WIDTH                  8
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_0__MASK         0x000000ffU
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field TX_BUF_OBJ6_BYTE_1 */
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_1__SHIFT                  8
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_1__WIDTH                  8
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_1__MASK         0x0000ff00U
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field TX_BUF_OBJ6_BYTE_2 */
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_2__SHIFT                 16
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_2__WIDTH                  8
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_2__MASK         0x00ff0000U
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field TX_BUF_OBJ6_BYTE_3 */
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_3__SHIFT                 24
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_3__WIDTH                  8
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_3__MASK         0xff000000U
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define TX_BUF_OBJ6_BYTE_3210_REG__TX_BUF_OBJ6_BYTE_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define TX_BUF_OBJ6_BYTE_3210_REG__TYPE                                uint32_t
#define TX_BUF_OBJ6_BYTE_3210_REG__READ                             0xffffffffU
#define TX_BUF_OBJ6_BYTE_3210_REG__WRITE                            0xffffffffU

#endif /* __TX_BUF_OBJ6_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.TX_BUF_OBJ6_BYTE_3210 */
#define INST_CDNSTCPC_REG__TX_BUF_OBJ6_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::tx_buf_obj7_byte_3210_reg */
#ifndef __TX_BUF_OBJ7_BYTE_3210_REG_MACRO__
#define __TX_BUF_OBJ7_BYTE_3210_REG_MACRO__

/* macros for field TX_BUF_OBJ7_BYTE_0 */
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_0__SHIFT                  0
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_0__WIDTH                  8
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_0__MASK         0x000000ffU
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_0__READ(src) \
                    (uint32_t)(src)\
                    & 0x000000ffU
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_0__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000000ffU)
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field TX_BUF_OBJ7_BYTE_1 */
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_1__SHIFT                  8
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_1__WIDTH                  8
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_1__MASK         0x0000ff00U
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field TX_BUF_OBJ7_BYTE_2 */
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_2__SHIFT                 16
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_2__WIDTH                  8
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_2__MASK         0x00ff0000U
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_2__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_2__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_2__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field TX_BUF_OBJ7_BYTE_3 */
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_3__SHIFT                 24
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_3__WIDTH                  8
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_3__MASK         0xff000000U
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_3__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_3__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_3__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define TX_BUF_OBJ7_BYTE_3210_REG__TX_BUF_OBJ7_BYTE_3__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define TX_BUF_OBJ7_BYTE_3210_REG__TYPE                                uint32_t
#define TX_BUF_OBJ7_BYTE_3210_REG__READ                             0xffffffffU
#define TX_BUF_OBJ7_BYTE_3210_REG__WRITE                            0xffffffffU

#endif /* __TX_BUF_OBJ7_BYTE_3210_REG_MACRO__ */

/* macros for cdnstcpc_reg.TX_BUF_OBJ7_BYTE_3210 */
#define INST_CDNSTCPC_REG__TX_BUF_OBJ7_BYTE_3210__NUM                         1

/* macros for BlueprintGlobalNameSpace::vbus_voltage_reg */
#ifndef __VBUS_VOLTAGE_REG_MACRO__
#define __VBUS_VOLTAGE_REG_MACRO__

/* macros for field VBUS_voltage_measurement */
#define VBUS_VOLTAGE_REG__VBUS_VOLTAGE_MEASUREMENT__SHIFT                     0
#define VBUS_VOLTAGE_REG__VBUS_VOLTAGE_MEASUREMENT__WIDTH                    10
#define VBUS_VOLTAGE_REG__VBUS_VOLTAGE_MEASUREMENT__MASK            0x000003ffU
#define VBUS_VOLTAGE_REG__VBUS_VOLTAGE_MEASUREMENT__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU

/* macros for field Scale_Factor */
#define VBUS_VOLTAGE_REG__SCALE_FACTOR__SHIFT                                10
#define VBUS_VOLTAGE_REG__SCALE_FACTOR__WIDTH                                 2
#define VBUS_VOLTAGE_REG__SCALE_FACTOR__MASK                        0x00000c00U
#define VBUS_VOLTAGE_REG__SCALE_FACTOR__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)

/* macros for field Reserved */
#define VBUS_VOLTAGE_REG__RESERVED__SHIFT                                    12
#define VBUS_VOLTAGE_REG__RESERVED__WIDTH                                     4
#define VBUS_VOLTAGE_REG__RESERVED__MASK                            0x0000f000U
#define VBUS_VOLTAGE_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000f000U) >> 12)

/* macros for field not_used */
#define VBUS_VOLTAGE_REG__NOT_USED__SHIFT                                    16
#define VBUS_VOLTAGE_REG__NOT_USED__WIDTH                                    16
#define VBUS_VOLTAGE_REG__NOT_USED__MASK                            0xffff0000U
#define VBUS_VOLTAGE_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define VBUS_VOLTAGE_REG__TYPE                                         uint32_t
#define VBUS_VOLTAGE_REG__READ                                      0xffffffffU

#endif /* __VBUS_VOLTAGE_REG_MACRO__ */

/* macros for cdnstcpc_reg.VBUS_VOLTAGE */
#define INST_CDNSTCPC_REG__VBUS_VOLTAGE__NUM                                  1

/* macros for BlueprintGlobalNameSpace::vbus_sink_disconnect_threshold_reg */
#ifndef __VBUS_SINK_DISCONNECT_THRESHOLD_REG_MACRO__
#define __VBUS_SINK_DISCONNECT_THRESHOLD_REG_MACRO__

/* macros for field Voltage_trip_point */
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__VOLTAGE_TRIP_POINT__SHIFT         0
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__VOLTAGE_TRIP_POINT__WIDTH        10
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__VOLTAGE_TRIP_POINT__MASK \
                    0x000003ffU
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__VOLTAGE_TRIP_POINT__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__VOLTAGE_TRIP_POINT__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__VOLTAGE_TRIP_POINT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__VOLTAGE_TRIP_POINT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field Reserved */
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__RESERVED__SHIFT                  10
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__RESERVED__WIDTH                   6
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__RESERVED__MASK          0x0000fc00U
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000fc00U) >> 10)
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0000fc00U)
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0000fc00U)
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0000fc00U)))

/* macros for field not_used */
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__NOT_USED__SHIFT                  16
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__NOT_USED__WIDTH                  16
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__NOT_USED__MASK          0xffff0000U
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__TYPE                       uint32_t
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__READ                    0xffffffffU
#define VBUS_SINK_DISCONNECT_THRESHOLD_REG__WRITE                   0xffffffffU

#endif /* __VBUS_SINK_DISCONNECT_THRESHOLD_REG_MACRO__ */

/* macros for cdnstcpc_reg.VBUS_SINK_DISCONNECT_THRESHOLD */
#define INST_CDNSTCPC_REG__VBUS_SINK_DISCONNECT_THRESHOLD__NUM                1

/* macros for BlueprintGlobalNameSpace::vbus_stop_discharge_threshold_reg */
#ifndef __VBUS_STOP_DISCHARGE_THRESHOLD_REG_MACRO__
#define __VBUS_STOP_DISCHARGE_THRESHOLD_REG_MACRO__

/* macros for field Voltage_trip_point */
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__VOLTAGE_TRIP_POINT__SHIFT          0
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__VOLTAGE_TRIP_POINT__WIDTH         10
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__VOLTAGE_TRIP_POINT__MASK 0x000003ffU
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__VOLTAGE_TRIP_POINT__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__VOLTAGE_TRIP_POINT__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__VOLTAGE_TRIP_POINT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__VOLTAGE_TRIP_POINT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field Reserved */
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__RESERVED__SHIFT                   10
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__RESERVED__WIDTH                    6
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__RESERVED__MASK           0x0000fc00U
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000fc00U) >> 10)
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0000fc00U)
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0000fc00U)
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0000fc00U)))

/* macros for field not_used */
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__NOT_USED__SHIFT                   16
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__NOT_USED__WIDTH                   16
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__NOT_USED__MASK           0xffff0000U
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__TYPE                        uint32_t
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__READ                     0xffffffffU
#define VBUS_STOP_DISCHARGE_THRESHOLD_REG__WRITE                    0xffffffffU

#endif /* __VBUS_STOP_DISCHARGE_THRESHOLD_REG_MACRO__ */

/* macros for cdnstcpc_reg.VBUS_STOP_DISCHARGE_THRESHOLD */
#define INST_CDNSTCPC_REG__VBUS_STOP_DISCHARGE_THRESHOLD__NUM                 1

/* macros for BlueprintGlobalNameSpace::vbus_voltage_alarm_hi_cfg_reg */
#ifndef __VBUS_VOLTAGE_ALARM_HI_CFG_REG_MACRO__
#define __VBUS_VOLTAGE_ALARM_HI_CFG_REG_MACRO__

/* macros for field Voltage_trip_point */
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__VOLTAGE_TRIP_POINT__SHIFT              0
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__VOLTAGE_TRIP_POINT__WIDTH             10
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__VOLTAGE_TRIP_POINT__MASK     0x000003ffU
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__VOLTAGE_TRIP_POINT__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__VOLTAGE_TRIP_POINT__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__VOLTAGE_TRIP_POINT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__VOLTAGE_TRIP_POINT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field Reserved */
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__RESERVED__SHIFT                       10
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__RESERVED__WIDTH                        6
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__RESERVED__MASK               0x0000fc00U
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000fc00U) >> 10)
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0000fc00U)
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0000fc00U)
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0000fc00U)))

/* macros for field not_used */
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__NOT_USED__SHIFT                       16
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__NOT_USED__WIDTH                       16
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__NOT_USED__MASK               0xffff0000U
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__TYPE                            uint32_t
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__READ                         0xffffffffU
#define VBUS_VOLTAGE_ALARM_HI_CFG_REG__WRITE                        0xffffffffU

#endif /* __VBUS_VOLTAGE_ALARM_HI_CFG_REG_MACRO__ */

/* macros for cdnstcpc_reg.VBUS_VOLTAGE_ALARM_HI_CFG */
#define INST_CDNSTCPC_REG__VBUS_VOLTAGE_ALARM_HI_CFG__NUM                     1

/* macros for BlueprintGlobalNameSpace::vbus_voltage_alarm_lo_cfg_reg */
#ifndef __VBUS_VOLTAGE_ALARM_LO_CFG_REG_MACRO__
#define __VBUS_VOLTAGE_ALARM_LO_CFG_REG_MACRO__

/* macros for field Voltage_trip_point */
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__VOLTAGE_TRIP_POINT__SHIFT              0
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__VOLTAGE_TRIP_POINT__WIDTH             10
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__VOLTAGE_TRIP_POINT__MASK     0x000003ffU
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__VOLTAGE_TRIP_POINT__READ(src) \
                    (uint32_t)(src)\
                    & 0x000003ffU
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__VOLTAGE_TRIP_POINT__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x000003ffU)
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__VOLTAGE_TRIP_POINT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000003ffU) | ((uint32_t)(src) &\
                    0x000003ffU)
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__VOLTAGE_TRIP_POINT__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000003ffU)))

/* macros for field Reserved */
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__RESERVED__SHIFT                       10
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__RESERVED__WIDTH                        6
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__RESERVED__MASK               0x0000fc00U
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000fc00U) >> 10)
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 10) & 0x0000fc00U)
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000fc00U) | (((uint32_t)(src) <<\
                    10) & 0x0000fc00U)
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 10) & ~0x0000fc00U)))

/* macros for field not_used */
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__NOT_USED__SHIFT                       16
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__NOT_USED__WIDTH                       16
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__NOT_USED__MASK               0xffff0000U
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__NOT_USED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__NOT_USED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__NOT_USED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__NOT_USED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__TYPE                            uint32_t
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__READ                         0xffffffffU
#define VBUS_VOLTAGE_ALARM_LO_CFG_REG__WRITE                        0xffffffffU

#endif /* __VBUS_VOLTAGE_ALARM_LO_CFG_REG_MACRO__ */

/* macros for cdnstcpc_reg.VBUS_VOLTAGE_ALARM_LO_CFG */
#define INST_CDNSTCPC_REG__VBUS_VOLTAGE_ALARM_LO_CFG__NUM                     1

/* macros for BlueprintGlobalNameSpace::reserved_09_reg */
#ifndef __RESERVED_09_REG_MACRO__
	#define __RESERVED_09_REG_MACRO__

	/* macros for field Reserved */
	#define RESERVED_09_REG__RESERVED__SHIFT                                      0
	#define RESERVED_09_REG__RESERVED__WIDTH                                     32
	#define RESERVED_09_REG__RESERVED__MASK                             0xffffffffU
	#define RESERVED_09_REG__RESERVED__READ(src)      (uint32_t)(src) & 0xffffffffU
	#define RESERVED_09_REG__TYPE                                          uint32_t
	#define RESERVED_09_REG__READ                                       0xffffffffU

#endif /* __RESERVED_09_REG_MACRO__ */

/* macros for cdnstcpc_reg.Reserved_09 */
#define INST_CDNSTCPC_REG__RESERVED_09__NUM                                   1

/* macros for BlueprintGlobalNameSpace::reserved_10_reg */
#ifndef __RESERVED_10_REG_MACRO__
	#define __RESERVED_10_REG_MACRO__

	/* macros for field Reserved */
	#define RESERVED_10_REG__RESERVED__SHIFT                                      0
	#define RESERVED_10_REG__RESERVED__WIDTH                                     32
	#define RESERVED_10_REG__RESERVED__MASK                             0xffffffffU
	#define RESERVED_10_REG__RESERVED__READ(src)      (uint32_t)(src) & 0xffffffffU
	#define RESERVED_10_REG__TYPE                                          uint32_t
	#define RESERVED_10_REG__READ                                       0xffffffffU

#endif /* __RESERVED_10_REG_MACRO__ */

/* macros for cdnstcpc_reg.Reserved_10 */
#define INST_CDNSTCPC_REG__RESERVED_10__NUM                                   1

/* macros for BlueprintGlobalNameSpace::reserved_11_reg */
#ifndef __RESERVED_11_REG_MACRO__
	#define __RESERVED_11_REG_MACRO__

	/* macros for field Reserved */
	#define RESERVED_11_REG__RESERVED__SHIFT                                      0
	#define RESERVED_11_REG__RESERVED__WIDTH                                     32
	#define RESERVED_11_REG__RESERVED__MASK                             0xffffffffU
	#define RESERVED_11_REG__RESERVED__READ(src)      (uint32_t)(src) & 0xffffffffU
	#define RESERVED_11_REG__TYPE                                          uint32_t
	#define RESERVED_11_REG__READ                                       0xffffffffU

#endif /* __RESERVED_11_REG_MACRO__ */

/* macros for cdnstcpc_reg.Reserved_11 */
#define INST_CDNSTCPC_REG__RESERVED_11__NUM                                   1

/* macros for BlueprintGlobalNameSpace::rx_err_cnt_reg */
#ifndef __RX_ERR_CNT_REG_MACRO__
#define __RX_ERR_CNT_REG_MACRO__

/* macros for field RX_Error_Counter */
#define RX_ERR_CNT_REG__RX_ERROR_COUNTER__SHIFT                               0
#define RX_ERR_CNT_REG__RX_ERROR_COUNTER__WIDTH                              16
#define RX_ERR_CNT_REG__RX_ERROR_COUNTER__MASK                      0x0000ffffU
#define RX_ERR_CNT_REG__RX_ERROR_COUNTER__READ(src) \
                    (uint32_t)(src)\
                    & 0x0000ffffU
#define RX_ERR_CNT_REG__RX_ERROR_COUNTER__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x0000ffffU)
#define RX_ERR_CNT_REG__RX_ERROR_COUNTER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ffffU) | ((uint32_t)(src) &\
                    0x0000ffffU)
#define RX_ERR_CNT_REG__RX_ERROR_COUNTER__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x0000ffffU)))

/* macros for field Reserved */
#define RX_ERR_CNT_REG__RESERVED__SHIFT                                      16
#define RX_ERR_CNT_REG__RESERVED__WIDTH                                      16
#define RX_ERR_CNT_REG__RESERVED__MASK                              0xffff0000U
#define RX_ERR_CNT_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define RX_ERR_CNT_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define RX_ERR_CNT_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define RX_ERR_CNT_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define RX_ERR_CNT_REG__TYPE                                           uint32_t
#define RX_ERR_CNT_REG__READ                                        0xffffffffU
#define RX_ERR_CNT_REG__WRITE                                       0xffffffffU

#endif /* __RX_ERR_CNT_REG_MACRO__ */

/* macros for cdnstcpc_reg.RX_ERR_CNT */
#define INST_CDNSTCPC_REG__RX_ERR_CNT__NUM                                    1

/* macros for BlueprintGlobalNameSpace::phy_mux_ctrl_reg */
#ifndef __PHY_MUX_CTRL_REG_MACRO__
#define __PHY_MUX_CTRL_REG_MACRO__

/* macros for field Lane_control */
#define PHY_MUX_CTRL_REG__LANE_CONTROL__SHIFT                                 0
#define PHY_MUX_CTRL_REG__LANE_CONTROL__WIDTH                                30
#define PHY_MUX_CTRL_REG__LANE_CONTROL__MASK                        0x3fffffffU
#define PHY_MUX_CTRL_REG__LANE_CONTROL__READ(src) (uint32_t)(src) & 0x3fffffffU
#define PHY_MUX_CTRL_REG__LANE_CONTROL__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x3fffffffU)
#define PHY_MUX_CTRL_REG__LANE_CONTROL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x3fffffffU) | ((uint32_t)(src) &\
                    0x3fffffffU)
#define PHY_MUX_CTRL_REG__LANE_CONTROL__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x3fffffffU)))

/* macros for field SBU_MUX_Control */
#define PHY_MUX_CTRL_REG__SBU_MUX_CONTROL__SHIFT                             30
#define PHY_MUX_CTRL_REG__SBU_MUX_CONTROL__WIDTH                              2
#define PHY_MUX_CTRL_REG__SBU_MUX_CONTROL__MASK                     0xc0000000U
#define PHY_MUX_CTRL_REG__SBU_MUX_CONTROL__READ(src) \
                    (((uint32_t)(src)\
                    & 0xc0000000U) >> 30)
#define PHY_MUX_CTRL_REG__SBU_MUX_CONTROL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 30) & 0xc0000000U)
#define PHY_MUX_CTRL_REG__SBU_MUX_CONTROL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xc0000000U) | (((uint32_t)(src) <<\
                    30) & 0xc0000000U)
#define PHY_MUX_CTRL_REG__SBU_MUX_CONTROL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 30) & ~0xc0000000U)))
#define PHY_MUX_CTRL_REG__TYPE                                         uint32_t
#define PHY_MUX_CTRL_REG__READ                                      0xffffffffU
#define PHY_MUX_CTRL_REG__WRITE                                     0xffffffffU

#endif /* __PHY_MUX_CTRL_REG_MACRO__ */

/* macros for cdnstcpc_reg.PHY_MUX_CTRL */
#define INST_CDNSTCPC_REG__PHY_MUX_CTRL__NUM                                  1

/* macros for BlueprintGlobalNameSpace::cc_pd_test_dbg_reg */
#ifndef __CC_PD_TEST_DBG_REG_MACRO__
#define __CC_PD_TEST_DBG_REG_MACRO__

/* macros for field PD_Serial_Loopback_enable */
#define CC_PD_TEST_DBG_REG__PD_SERIAL_LOOPBACK_ENABLE__SHIFT                  0
#define CC_PD_TEST_DBG_REG__PD_SERIAL_LOOPBACK_ENABLE__WIDTH                  1
#define CC_PD_TEST_DBG_REG__PD_SERIAL_LOOPBACK_ENABLE__MASK         0x00000001U
#define CC_PD_TEST_DBG_REG__PD_SERIAL_LOOPBACK_ENABLE__READ(src) \
                    (uint32_t)(src)\
                    & 0x00000001U
#define CC_PD_TEST_DBG_REG__PD_SERIAL_LOOPBACK_ENABLE__WRITE(src) \
                    ((uint32_t)(src)\
                    & 0x00000001U)
#define CC_PD_TEST_DBG_REG__PD_SERIAL_LOOPBACK_ENABLE__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define CC_PD_TEST_DBG_REG__PD_SERIAL_LOOPBACK_ENABLE__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define CC_PD_TEST_DBG_REG__PD_SERIAL_LOOPBACK_ENABLE__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define CC_PD_TEST_DBG_REG__PD_SERIAL_LOOPBACK_ENABLE__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field Reserved */
#define CC_PD_TEST_DBG_REG__RESERVED__SHIFT                                   1
#define CC_PD_TEST_DBG_REG__RESERVED__WIDTH                                  31
#define CC_PD_TEST_DBG_REG__RESERVED__MASK                          0xfffffffeU
#define CC_PD_TEST_DBG_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xfffffffeU) >> 1)
#define CC_PD_TEST_DBG_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0xfffffffeU)
#define CC_PD_TEST_DBG_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xfffffffeU) | (((uint32_t)(src) <<\
                    1) & 0xfffffffeU)
#define CC_PD_TEST_DBG_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0xfffffffeU)))
#define CC_PD_TEST_DBG_REG__TYPE                                       uint32_t
#define CC_PD_TEST_DBG_REG__READ                                    0xffffffffU
#define CC_PD_TEST_DBG_REG__WRITE                                   0xffffffffU

#endif /* __CC_PD_TEST_DBG_REG_MACRO__ */

/* macros for cdnstcpc_reg.CC_PD_TEST_DBG */
#define INST_CDNSTCPC_REG__CC_PD_TEST_DBG__NUM                                1

/* macros for BlueprintGlobalNameSpace::sfr_reg_0_reg */
#ifndef __SFR_REG_0_REG_MACRO__
#define __SFR_REG_0_REG_MACRO__

/* macros for field CFG_RESET */
#define SFR_REG_0_REG__CFG_RESET__SHIFT                                       0
#define SFR_REG_0_REG__CFG_RESET__WIDTH                                       1
#define SFR_REG_0_REG__CFG_RESET__MASK                              0x00000001U
#define SFR_REG_0_REG__CFG_RESET__READ(src)       (uint32_t)(src) & 0x00000001U
#define SFR_REG_0_REG__CFG_RESET__WRITE(src)    ((uint32_t)(src) & 0x00000001U)
#define SFR_REG_0_REG__CFG_RESET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | ((uint32_t)(src) &\
                    0x00000001U)
#define SFR_REG_0_REG__CFG_RESET__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x00000001U)))
#define SFR_REG_0_REG__CFG_RESET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(1)
#define SFR_REG_0_REG__CFG_RESET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000001U) | (uint32_t)(0)

/* macros for field CFG_STALL */
#define SFR_REG_0_REG__CFG_STALL__SHIFT                                       1
#define SFR_REG_0_REG__CFG_STALL__WIDTH                                       1
#define SFR_REG_0_REG__CFG_STALL__MASK                              0x00000002U
#define SFR_REG_0_REG__CFG_STALL__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000002U) >> 1)
#define SFR_REG_0_REG__CFG_STALL__WRITE(src) \
                    (((uint32_t)(src)\
                    << 1) & 0x00000002U)
#define SFR_REG_0_REG__CFG_STALL__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | (((uint32_t)(src) <<\
                    1) & 0x00000002U)
#define SFR_REG_0_REG__CFG_STALL__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 1) & ~0x00000002U)))
#define SFR_REG_0_REG__CFG_STALL__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(1) << 1)
#define SFR_REG_0_REG__CFG_STALL__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000002U) | ((uint32_t)(0) << 1)

/* macros for field CFG_SLEEP */
#define SFR_REG_0_REG__CFG_SLEEP__SHIFT                                       2
#define SFR_REG_0_REG__CFG_SLEEP__WIDTH                                       1
#define SFR_REG_0_REG__CFG_SLEEP__MASK                              0x00000004U
#define SFR_REG_0_REG__CFG_SLEEP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000004U) >> 2)
#define SFR_REG_0_REG__CFG_SLEEP__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(1) << 2)
#define SFR_REG_0_REG__CFG_SLEEP__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000004U) | ((uint32_t)(0) << 2)

/* macros for field PHY_RESET */
#define SFR_REG_0_REG__PHY_RESET__SHIFT                                       3
#define SFR_REG_0_REG__PHY_RESET__WIDTH                                       1
#define SFR_REG_0_REG__PHY_RESET__MASK                              0x00000008U
#define SFR_REG_0_REG__PHY_RESET__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000008U) >> 3)
#define SFR_REG_0_REG__PHY_RESET__WRITE(src) \
                    (((uint32_t)(src)\
                    << 3) & 0x00000008U)
#define SFR_REG_0_REG__PHY_RESET__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | (((uint32_t)(src) <<\
                    3) & 0x00000008U)
#define SFR_REG_0_REG__PHY_RESET__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 3) & ~0x00000008U)))
#define SFR_REG_0_REG__PHY_RESET__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(1) << 3)
#define SFR_REG_0_REG__PHY_RESET__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000008U) | ((uint32_t)(0) << 3)

/* macros for field Reserved5 */
#define SFR_REG_0_REG__RESERVED5__SHIFT                                       4
#define SFR_REG_0_REG__RESERVED5__WIDTH                                       2
#define SFR_REG_0_REG__RESERVED5__MASK                              0x00000030U
#define SFR_REG_0_REG__RESERVED5__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000030U) >> 4)

/* macros for field CFG_STRAP */
#define SFR_REG_0_REG__CFG_STRAP__SHIFT                                       6
#define SFR_REG_0_REG__CFG_STRAP__WIDTH                                       2
#define SFR_REG_0_REG__CFG_STRAP__MASK                              0x000000c0U
#define SFR_REG_0_REG__CFG_STRAP__READ(src) \
                    (((uint32_t)(src)\
                    & 0x000000c0U) >> 6)

/* macros for field ALERT_ALERT */
#define SFR_REG_0_REG__ALERT_ALERT__SHIFT                                     8
#define SFR_REG_0_REG__ALERT_ALERT__WIDTH                                     1
#define SFR_REG_0_REG__ALERT_ALERT__MASK                            0x00000100U
#define SFR_REG_0_REG__ALERT_ALERT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000100U) >> 8)
#define SFR_REG_0_REG__ALERT_ALERT__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x00000100U)
#define SFR_REG_0_REG__ALERT_ALERT__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | (((uint32_t)(src) <<\
                    8) & 0x00000100U)
#define SFR_REG_0_REG__ALERT_ALERT__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x00000100U)))
#define SFR_REG_0_REG__ALERT_ALERT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(1) << 8)
#define SFR_REG_0_REG__ALERT_ALERT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000100U) | ((uint32_t)(0) << 8)

/* macros for field ALERT_DP_HPD */
#define SFR_REG_0_REG__ALERT_DP_HPD__SHIFT                                    9
#define SFR_REG_0_REG__ALERT_DP_HPD__WIDTH                                    1
#define SFR_REG_0_REG__ALERT_DP_HPD__MASK                           0x00000200U
#define SFR_REG_0_REG__ALERT_DP_HPD__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000200U) >> 9)
#define SFR_REG_0_REG__ALERT_DP_HPD__WRITE(src) \
                    (((uint32_t)(src)\
                    << 9) & 0x00000200U)
#define SFR_REG_0_REG__ALERT_DP_HPD__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | (((uint32_t)(src) <<\
                    9) & 0x00000200U)
#define SFR_REG_0_REG__ALERT_DP_HPD__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 9) & ~0x00000200U)))
#define SFR_REG_0_REG__ALERT_DP_HPD__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(1) << 9)
#define SFR_REG_0_REG__ALERT_DP_HPD__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00000200U) | ((uint32_t)(0) << 9)

/* macros for field Reserved4 */
#define SFR_REG_0_REG__RESERVED4__SHIFT                                      10
#define SFR_REG_0_REG__RESERVED4__WIDTH                                       2
#define SFR_REG_0_REG__RESERVED4__MASK                              0x00000c00U
#define SFR_REG_0_REG__RESERVED4__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00000c00U) >> 10)

/* macros for field ALERT_APB_BUSY */
#define SFR_REG_0_REG__ALERT_APB_BUSY__SHIFT                                 12
#define SFR_REG_0_REG__ALERT_APB_BUSY__WIDTH                                  1
#define SFR_REG_0_REG__ALERT_APB_BUSY__MASK                         0x00001000U
#define SFR_REG_0_REG__ALERT_APB_BUSY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00001000U) >> 12)
#define SFR_REG_0_REG__ALERT_APB_BUSY__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(1) << 12)
#define SFR_REG_0_REG__ALERT_APB_BUSY__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00001000U) | ((uint32_t)(0) << 12)

/* macros for field ALERT_INIT */
#define SFR_REG_0_REG__ALERT_INIT__SHIFT                                     13
#define SFR_REG_0_REG__ALERT_INIT__WIDTH                                      1
#define SFR_REG_0_REG__ALERT_INIT__MASK                             0x00002000U
#define SFR_REG_0_REG__ALERT_INIT__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00002000U) >> 13)
#define SFR_REG_0_REG__ALERT_INIT__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(1) << 13)
#define SFR_REG_0_REG__ALERT_INIT__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00002000U) | ((uint32_t)(0) << 13)

/* macros for field ALERT_CMN_RESET_N */
#define SFR_REG_0_REG__ALERT_CMN_RESET_N__SHIFT                              14
#define SFR_REG_0_REG__ALERT_CMN_RESET_N__WIDTH                               1
#define SFR_REG_0_REG__ALERT_CMN_RESET_N__MASK                      0x00004000U
#define SFR_REG_0_REG__ALERT_CMN_RESET_N__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00004000U) >> 14)
#define SFR_REG_0_REG__ALERT_CMN_RESET_N__WRITE(src) \
                    (((uint32_t)(src)\
                    << 14) & 0x00004000U)
#define SFR_REG_0_REG__ALERT_CMN_RESET_N__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | (((uint32_t)(src) <<\
                    14) & 0x00004000U)
#define SFR_REG_0_REG__ALERT_CMN_RESET_N__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 14) & ~0x00004000U)))
#define SFR_REG_0_REG__ALERT_CMN_RESET_N__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(1) << 14)
#define SFR_REG_0_REG__ALERT_CMN_RESET_N__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00004000U) | ((uint32_t)(0) << 14)

/* macros for field ALERT_CMN_READY */
#define SFR_REG_0_REG__ALERT_CMN_READY__SHIFT                                15
#define SFR_REG_0_REG__ALERT_CMN_READY__WIDTH                                 1
#define SFR_REG_0_REG__ALERT_CMN_READY__MASK                        0x00008000U
#define SFR_REG_0_REG__ALERT_CMN_READY__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00008000U) >> 15)
#define SFR_REG_0_REG__ALERT_CMN_READY__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(1) << 15)
#define SFR_REG_0_REG__ALERT_CMN_READY__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x00008000U) | ((uint32_t)(0) << 15)

/* macros for field Reserved3 */
#define SFR_REG_0_REG__RESERVED3__SHIFT                                      16
#define SFR_REG_0_REG__RESERVED3__WIDTH                                       8
#define SFR_REG_0_REG__RESERVED3__MASK                              0x00ff0000U
#define SFR_REG_0_REG__RESERVED3__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)

/* macros for field PRESET_N_M */
#define SFR_REG_0_REG__PRESET_N_M__SHIFT                                     24
#define SFR_REG_0_REG__PRESET_N_M__WIDTH                                      1
#define SFR_REG_0_REG__PRESET_N_M__MASK                             0x01000000U
#define SFR_REG_0_REG__PRESET_N_M__READ(src) \
                    (((uint32_t)(src)\
                    & 0x01000000U) >> 24)
#define SFR_REG_0_REG__PRESET_N_M__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0x01000000U)
#define SFR_REG_0_REG__PRESET_N_M__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | (((uint32_t)(src) <<\
                    24) & 0x01000000U)
#define SFR_REG_0_REG__PRESET_N_M__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0x01000000U)))
#define SFR_REG_0_REG__PRESET_N_M__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(1) << 24)
#define SFR_REG_0_REG__PRESET_N_M__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x01000000U) | ((uint32_t)(0) << 24)

/* macros for field TRANSFER */
#define SFR_REG_0_REG__TRANSFER__SHIFT                                       25
#define SFR_REG_0_REG__TRANSFER__WIDTH                                        1
#define SFR_REG_0_REG__TRANSFER__MASK                               0x02000000U
#define SFR_REG_0_REG__TRANSFER__READ(src) \
                    (((uint32_t)(src)\
                    & 0x02000000U) >> 25)
#define SFR_REG_0_REG__TRANSFER__WRITE(src) \
                    (((uint32_t)(src)\
                    << 25) & 0x02000000U)
#define SFR_REG_0_REG__TRANSFER__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | (((uint32_t)(src) <<\
                    25) & 0x02000000U)
#define SFR_REG_0_REG__TRANSFER__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 25) & ~0x02000000U)))
#define SFR_REG_0_REG__TRANSFER__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(1) << 25)
#define SFR_REG_0_REG__TRANSFER__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x02000000U) | ((uint32_t)(0) << 25)

/* macros for field Reserved2 */
#define SFR_REG_0_REG__RESERVED2__SHIFT                                      26
#define SFR_REG_0_REG__RESERVED2__WIDTH                                       1
#define SFR_REG_0_REG__RESERVED2__MASK                              0x04000000U
#define SFR_REG_0_REG__RESERVED2__READ(src) \
                    (((uint32_t)(src)\
                    & 0x04000000U) >> 26)
#define SFR_REG_0_REG__RESERVED2__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(1) << 26)
#define SFR_REG_0_REG__RESERVED2__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x04000000U) | ((uint32_t)(0) << 26)

/* macros for field PWRITE_M */
#define SFR_REG_0_REG__PWRITE_M__SHIFT                                       27
#define SFR_REG_0_REG__PWRITE_M__WIDTH                                        1
#define SFR_REG_0_REG__PWRITE_M__MASK                               0x08000000U
#define SFR_REG_0_REG__PWRITE_M__READ(src) \
                    (((uint32_t)(src)\
                    & 0x08000000U) >> 27)
#define SFR_REG_0_REG__PWRITE_M__WRITE(src) \
                    (((uint32_t)(src)\
                    << 27) & 0x08000000U)
#define SFR_REG_0_REG__PWRITE_M__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | (((uint32_t)(src) <<\
                    27) & 0x08000000U)
#define SFR_REG_0_REG__PWRITE_M__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 27) & ~0x08000000U)))
#define SFR_REG_0_REG__PWRITE_M__SET(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(1) << 27)
#define SFR_REG_0_REG__PWRITE_M__CLR(dst) \
                    (dst) = ((dst) &\
                    ~0x08000000U) | ((uint32_t)(0) << 27)

/* macros for field Reserved */
#define SFR_REG_0_REG__RESERVED__SHIFT                                       28
#define SFR_REG_0_REG__RESERVED__WIDTH                                        4
#define SFR_REG_0_REG__RESERVED__MASK                               0xf0000000U
#define SFR_REG_0_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xf0000000U) >> 28)
#define SFR_REG_0_REG__TYPE                                            uint32_t
#define SFR_REG_0_REG__READ                                         0xffffffffU
#define SFR_REG_0_REG__WRITE                                        0xffffffffU

#endif /* __SFR_REG_0_REG_MACRO__ */

/* macros for cdnstcpc_reg.SFR_REG_0 */
#define INST_CDNSTCPC_REG__SFR_REG_0__NUM                                     1

/* macros for BlueprintGlobalNameSpace::sfr_reg_1_reg */
#ifndef __SFR_REG_1_REG_MACRO__
#define __SFR_REG_1_REG_MACRO__

/* macros for field PADDR_M_0 */
#define SFR_REG_1_REG__PADDR_M_0__SHIFT                                       0
#define SFR_REG_1_REG__PADDR_M_0__WIDTH                                       8
#define SFR_REG_1_REG__PADDR_M_0__MASK                              0x000000ffU
#define SFR_REG_1_REG__PADDR_M_0__READ(src)       (uint32_t)(src) & 0x000000ffU
#define SFR_REG_1_REG__PADDR_M_0__WRITE(src)    ((uint32_t)(src) & 0x000000ffU)
#define SFR_REG_1_REG__PADDR_M_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x000000ffU) | ((uint32_t)(src) &\
                    0x000000ffU)
#define SFR_REG_1_REG__PADDR_M_0__VERIFY(src) \
                    (!(((uint32_t)(src)\
                    & ~0x000000ffU)))

/* macros for field PADDR_M_1 */
#define SFR_REG_1_REG__PADDR_M_1__SHIFT                                       8
#define SFR_REG_1_REG__PADDR_M_1__WIDTH                                       8
#define SFR_REG_1_REG__PADDR_M_1__MASK                              0x0000ff00U
#define SFR_REG_1_REG__PADDR_M_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)
#define SFR_REG_1_REG__PADDR_M_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 8) & 0x0000ff00U)
#define SFR_REG_1_REG__PADDR_M_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x0000ff00U) | (((uint32_t)(src) <<\
                    8) & 0x0000ff00U)
#define SFR_REG_1_REG__PADDR_M_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 8) & ~0x0000ff00U)))

/* macros for field PWDATA_M_0 */
#define SFR_REG_1_REG__PWDATA_M_0__SHIFT                                     16
#define SFR_REG_1_REG__PWDATA_M_0__WIDTH                                      8
#define SFR_REG_1_REG__PWDATA_M_0__MASK                             0x00ff0000U
#define SFR_REG_1_REG__PWDATA_M_0__READ(src) \
                    (((uint32_t)(src)\
                    & 0x00ff0000U) >> 16)
#define SFR_REG_1_REG__PWDATA_M_0__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0x00ff0000U)
#define SFR_REG_1_REG__PWDATA_M_0__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0x00ff0000U) | (((uint32_t)(src) <<\
                    16) & 0x00ff0000U)
#define SFR_REG_1_REG__PWDATA_M_0__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0x00ff0000U)))

/* macros for field PWDATA_M_1 */
#define SFR_REG_1_REG__PWDATA_M_1__SHIFT                                     24
#define SFR_REG_1_REG__PWDATA_M_1__WIDTH                                      8
#define SFR_REG_1_REG__PWDATA_M_1__MASK                             0xff000000U
#define SFR_REG_1_REG__PWDATA_M_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0xff000000U) >> 24)
#define SFR_REG_1_REG__PWDATA_M_1__WRITE(src) \
                    (((uint32_t)(src)\
                    << 24) & 0xff000000U)
#define SFR_REG_1_REG__PWDATA_M_1__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xff000000U) | (((uint32_t)(src) <<\
                    24) & 0xff000000U)
#define SFR_REG_1_REG__PWDATA_M_1__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 24) & ~0xff000000U)))
#define SFR_REG_1_REG__TYPE                                            uint32_t
#define SFR_REG_1_REG__READ                                         0xffffffffU
#define SFR_REG_1_REG__WRITE                                        0xffffffffU

#endif /* __SFR_REG_1_REG_MACRO__ */

/* macros for cdnstcpc_reg.SFR_REG_1 */
#define INST_CDNSTCPC_REG__SFR_REG_1__NUM                                     1

/* macros for BlueprintGlobalNameSpace::sfr_reg_2_reg */
#ifndef __SFR_REG_2_REG_MACRO__
#define __SFR_REG_2_REG_MACRO__

/* macros for field PRDATA_M_0 */
#define SFR_REG_2_REG__PRDATA_M_0__SHIFT                                      0
#define SFR_REG_2_REG__PRDATA_M_0__WIDTH                                      8
#define SFR_REG_2_REG__PRDATA_M_0__MASK                             0x000000ffU
#define SFR_REG_2_REG__PRDATA_M_0__READ(src)      (uint32_t)(src) & 0x000000ffU

/* macros for field PRDATA_M_1 */
#define SFR_REG_2_REG__PRDATA_M_1__SHIFT                                      8
#define SFR_REG_2_REG__PRDATA_M_1__WIDTH                                      8
#define SFR_REG_2_REG__PRDATA_M_1__MASK                             0x0000ff00U
#define SFR_REG_2_REG__PRDATA_M_1__READ(src) \
                    (((uint32_t)(src)\
                    & 0x0000ff00U) >> 8)

/* macros for field Reserved */
#define SFR_REG_2_REG__RESERVED__SHIFT                                       16
#define SFR_REG_2_REG__RESERVED__WIDTH                                       16
#define SFR_REG_2_REG__RESERVED__MASK                               0xffff0000U
#define SFR_REG_2_REG__RESERVED__READ(src) \
                    (((uint32_t)(src)\
                    & 0xffff0000U) >> 16)
#define SFR_REG_2_REG__RESERVED__WRITE(src) \
                    (((uint32_t)(src)\
                    << 16) & 0xffff0000U)
#define SFR_REG_2_REG__RESERVED__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffff0000U) | (((uint32_t)(src) <<\
                    16) & 0xffff0000U)
#define SFR_REG_2_REG__RESERVED__VERIFY(src) \
                    (!((((uint32_t)(src)\
                    << 16) & ~0xffff0000U)))
#define SFR_REG_2_REG__TYPE                                            uint32_t
#define SFR_REG_2_REG__READ                                         0xffffffffU
#define SFR_REG_2_REG__WRITE                                        0xffffffffU

#endif /* __SFR_REG_2_REG_MACRO__ */

/* macros for cdnstcpc_reg.SFR_REG_2 */
#define INST_CDNSTCPC_REG__SFR_REG_2__NUM                                     1
#define RFILE_INST_CDNSTCPC_REG__NUM                                          1

/* macros for BlueprintGlobalNameSpace::SFR_REG */
#ifndef __SFR_REG_MACRO__
#define __SFR_REG_MACRO__

/* macros for field SFR_DATA */
#define SFR_REG__SFR_DATA__SHIFT                                              0
#define SFR_REG__SFR_DATA__WIDTH                                             32
#define SFR_REG__SFR_DATA__MASK                                     0xffffffffU
#define SFR_REG__SFR_DATA__READ(src)              (uint32_t)(src) & 0xffffffffU
#define SFR_REG__SFR_DATA__WRITE(src)           ((uint32_t)(src) & 0xffffffffU)
#define SFR_REG__SFR_DATA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define SFR_REG__SFR_DATA__VERIFY(src)    (!(((uint32_t)(src) & ~0xffffffffU)))
#define SFR_REG__TYPE                                                  uint32_t
#define SFR_REG__READ                                               0xffffffffU
#define SFR_REG__WRITE                                              0xffffffffU

#endif /* __SFR_REG_MACRO__ */

/* macros for SFR_REG_SPACE */
#define INST_SFR_REG_SPACE__NUM                                              61

/* macros for BlueprintGlobalNameSpace::IRAM_REG */
#ifndef __IRAM_REG_MACRO__
#define __IRAM_REG_MACRO__

/* macros for field IRAM_DATA */
#define IRAM_REG__IRAM_DATA__SHIFT                                            0
#define IRAM_REG__IRAM_DATA__WIDTH                                           32
#define IRAM_REG__IRAM_DATA__MASK                                   0xffffffffU
#define IRAM_REG__IRAM_DATA__READ(src)            (uint32_t)(src) & 0xffffffffU
#define IRAM_REG__IRAM_DATA__WRITE(src)         ((uint32_t)(src) & 0xffffffffU)
#define IRAM_REG__IRAM_DATA__MODIFY(dst, src) \
                    (dst) = ((dst) &\
                    ~0xffffffffU) | ((uint32_t)(src) &\
                    0xffffffffU)
#define IRAM_REG__IRAM_DATA__VERIFY(src)  (!(((uint32_t)(src) & ~0xffffffffU)))
#define IRAM_REG__TYPE                                                 uint32_t
#define IRAM_REG__READ                                              0xffffffffU
#define IRAM_REG__WRITE                                             0xffffffffU

#endif /* __IRAM_REG_MACRO__ */

/* macros for IRAM_REG_SPACE */
#define INST_IRAM_REG_SPACE__NUM                                           4096

#endif /* __REG_CDNSTCPC_MAP_MACRO_H__ */
