

================================================================
== Vitis HLS Report for 'exp_17_9_s'
================================================================
* Date:           Thu Aug 29 18:13:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.867 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x"   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_l_int = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x_read, i32 8, i32 11"   --->   Operation 8 'partselect' 'x_l_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i17 %x_read"   --->   Operation 9 'trunc' 'trunc_ln594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln594, i3 0"   --->   Operation 10 'bitconcatenate' 'x_l_fract' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 16"   --->   Operation 11 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 11"   --->   Operation 12 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%overf = xor i1 %p_Result_s, i1 %p_Result_8"   --->   Operation 13 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 12"   --->   Operation 14 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%xor_ln176 = xor i1 %p_Result_s, i1 %p_Result_9"   --->   Operation 15 'xor' 'xor_ln176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 13"   --->   Operation 16 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%xor_ln176_1 = xor i1 %p_Result_s, i1 %p_Result_10"   --->   Operation 17 'xor' 'xor_ln176_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 14"   --->   Operation 18 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%xor_ln176_2 = xor i1 %p_Result_s, i1 %p_Result_11"   --->   Operation 19 'xor' 'xor_ln176_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 15"   --->   Operation 20 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%xor_ln176_3 = xor i1 %p_Result_s, i1 %p_Result_12"   --->   Operation 21 'xor' 'xor_ln176_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%icmp_ln1653 = icmp_eq  i4 %x_l_int, i4 7"   --->   Operation 22 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.94ns)   --->   "%icmp_ln1649 = icmp_ugt  i11 %x_l_fract, i11 1280"   --->   Operation 23 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%and_ln202 = and i1 %icmp_ln1653, i1 %icmp_ln1649" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 24 'and' 'and_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x_read, i32 7, i32 10"   --->   Operation 25 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %x_read, i32 2, i32 6"   --->   Operation 26 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln594_1 = trunc i17 %x_read"   --->   Operation 27 'trunc' 'trunc_ln594_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln594_1, i3 0"   --->   Operation 28 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i5 %tmp_33"   --->   Operation 29 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%f_x_lsb_table_V_addr = getelementptr i11 %f_x_lsb_table_V, i64 0, i64 %zext_ln541" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 30 'getelementptr' 'f_x_lsb_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%f_x_lsb_V = load i5 %f_x_lsb_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 31 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i5 %tmp_32"   --->   Operation 32 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_V_addr = getelementptr i25 %exp_x_msb_2_m_1_table_V, i64 0, i64 %zext_ln541_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 33 'getelementptr' 'exp_x_msb_2_m_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.67ns)   --->   "%exp_x_msb_2_m_1_V = load i5 %exp_x_msb_2_m_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 34 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%or_ln202 = or i1 %overf, i1 %xor_ln176_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 35 'or' 'or_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln202_1 = or i1 %or_ln202, i1 %xor_ln176" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 36 'or' 'or_ln202_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%or_ln202_2 = or i1 %xor_ln176_3, i1 %and_ln202" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 37 'or' 'or_ln202_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln202_3 = or i1 %or_ln202_2, i1 %xor_ln176_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 38 'or' 'or_ln202_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 39 [1/2] (0.67ns)   --->   "%f_x_lsb_V = load i5 %f_x_lsb_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 39 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11, i2 %trunc_ln594_1, i5 0, i11 %f_x_lsb_V"   --->   Operation 40 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%exp_x_msb_2_m_1_V = load i5 %exp_x_msb_2_m_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 41 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i25 %exp_x_msb_2_m_1_V"   --->   Operation 42 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i18 %p_Result_20"   --->   Operation 43 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i43 %zext_ln1271, i43 %zext_ln1273"   --->   Operation 44 'mul' 'r_V_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 45 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i43 %zext_ln1271, i43 %zext_ln1273"   --->   Operation 45 'mul' 'r_V_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 46 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i43 %zext_ln1271, i43 %zext_ln1273"   --->   Operation 46 'mul' 'r_V_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %p_Result_s, i4 %tmp"   --->   Operation 47 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3 = mul i43 %zext_ln1271, i43 %zext_ln1273"   --->   Operation 48 'mul' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %r_V_3, i32 24, i32 42"   --->   Operation 49 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i19 %trunc_ln1"   --->   Operation 50 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1, i2 %trunc_ln594_1, i5 0, i11 %f_x_lsb_V, i1 0"   --->   Operation 51 'bitconcatenate' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i19 %rhs_1"   --->   Operation 52 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.88ns)   --->   "%ret_V = add i20 %zext_ln813_4, i20 %zext_ln1347"   --->   Operation 53 'add' 'ret_V' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i20 %ret_V"   --->   Operation 54 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.94ns)   --->   "%exp_x_msb_2_lsb_m_1_V = add i25 %exp_x_msb_2_m_1_V, i25 %zext_ln813"   --->   Operation 55 'add' 'exp_x_msb_2_lsb_m_1_V' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i5 %p_Result_19"   --->   Operation 56 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i25 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln541_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 57 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (0.67ns)   --->   "%exp_x_msb_1_V = load i5 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 58 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 5.86>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 59 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%y_V = xor i1 %p_Result_s, i1 1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:203]   --->   Operation 60 'xor' 'y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%select_ln190 = select i1 %y_V, i22 4194303, i22 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:190]   --->   Operation 61 'select' 'select_ln190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/2] (0.67ns)   --->   "%exp_x_msb_1_V = load i5 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 62 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i25 %exp_x_msb_1_V"   --->   Operation 63 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i25 %exp_x_msb_2_lsb_m_1_V"   --->   Operation 64 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (3.10ns)   --->   "%r_V = mul i50 %zext_ln1273_1, i50 %zext_ln1271_1"   --->   Operation 65 'mul' 'r_V' <Predicate = true> <Delay = 3.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%y_lo_s_V = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %r_V, i32 25, i32 49"   --->   Operation 66 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.94ns)   --->   "%y_l_V = add i25 %exp_x_msb_1_V, i25 %y_lo_s_V"   --->   Operation 67 'add' 'y_l_V' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%y_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l_V, i32 3, i32 24"   --->   Operation 68 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 69 'or' 'or_ln202_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.34ns) (out node of the LUT)   --->   "%p_Val2_49 = select i1 %or_ln202_4, i22 %select_ln190, i22 %y_V_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 70 'select' 'p_Val2_49' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %p_Val2_49, i32 20, i32 21" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 71 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.44ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_30, i2 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 72 'icmp' 'overf_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %p_Val2_49, i32 19"   --->   Operation 73 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %p_Result_18, i1 %overf_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 74 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %p_Val2_49, i32 3, i32 18" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 75 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 65535, i16 %tmp_s" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 76 'select' 'select_ln274' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i16 %select_ln274" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 77 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                       (read          ) [ 0000000]
x_l_int                      (partselect    ) [ 0000000]
trunc_ln594                  (trunc         ) [ 0000000]
x_l_fract                    (bitconcatenate) [ 0000000]
p_Result_s                   (bitselect     ) [ 0111111]
p_Result_8                   (bitselect     ) [ 0000000]
overf                        (xor           ) [ 0000000]
p_Result_9                   (bitselect     ) [ 0000000]
xor_ln176                    (xor           ) [ 0000000]
p_Result_10                  (bitselect     ) [ 0000000]
xor_ln176_1                  (xor           ) [ 0000000]
p_Result_11                  (bitselect     ) [ 0000000]
xor_ln176_2                  (xor           ) [ 0000000]
p_Result_12                  (bitselect     ) [ 0000000]
xor_ln176_3                  (xor           ) [ 0000000]
icmp_ln1653                  (icmp          ) [ 0000000]
icmp_ln1649                  (icmp          ) [ 0000000]
and_ln202                    (and           ) [ 0000000]
tmp                          (partselect    ) [ 0111110]
tmp_32                       (partselect    ) [ 0000000]
trunc_ln594_1                (trunc         ) [ 0111110]
tmp_33                       (bitconcatenate) [ 0000000]
zext_ln541                   (zext          ) [ 0000000]
f_x_lsb_table_V_addr         (getelementptr ) [ 0110000]
zext_ln541_1                 (zext          ) [ 0000000]
exp_x_msb_2_m_1_table_V_addr (getelementptr ) [ 0110000]
or_ln202                     (or            ) [ 0000000]
or_ln202_1                   (or            ) [ 0111111]
or_ln202_2                   (or            ) [ 0000000]
or_ln202_3                   (or            ) [ 0111111]
f_x_lsb_V                    (load          ) [ 0101110]
p_Result_20                  (bitconcatenate) [ 0000000]
exp_x_msb_2_m_1_V            (load          ) [ 0101110]
zext_ln1271                  (zext          ) [ 0101110]
zext_ln1273                  (zext          ) [ 0101110]
p_Result_19                  (bitconcatenate) [ 0000000]
r_V_3                        (mul           ) [ 0000000]
trunc_ln1                    (partselect    ) [ 0000000]
zext_ln813_4                 (zext          ) [ 0000000]
rhs_1                        (bitconcatenate) [ 0000000]
zext_ln1347                  (zext          ) [ 0000000]
ret_V                        (add           ) [ 0000000]
zext_ln813                   (zext          ) [ 0000000]
exp_x_msb_2_lsb_m_1_V        (add           ) [ 0100001]
zext_ln541_2                 (zext          ) [ 0000000]
exp_x_msb_1_table_V_addr     (getelementptr ) [ 0100001]
specpipeline_ln41            (specpipeline  ) [ 0000000]
y_V                          (xor           ) [ 0000000]
select_ln190                 (select        ) [ 0000000]
exp_x_msb_1_V                (load          ) [ 0000000]
zext_ln1271_1                (zext          ) [ 0000000]
zext_ln1273_1                (zext          ) [ 0000000]
r_V                          (mul           ) [ 0000000]
y_lo_s_V                     (partselect    ) [ 0000000]
y_l_V                        (add           ) [ 0000000]
y_V_1                        (partselect    ) [ 0000000]
or_ln202_4                   (or            ) [ 0000000]
p_Val2_49                    (select        ) [ 0000000]
tmp_30                       (partselect    ) [ 0000000]
overf_1                      (icmp          ) [ 0000000]
p_Result_18                  (bitselect     ) [ 0000000]
overf_2                      (or            ) [ 0000000]
tmp_s                        (partselect    ) [ 0000000]
select_ln274                 (select        ) [ 0000000]
ret_ln953                    (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x_msb_2_m_1_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i2.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="x_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="17" slack="0"/>
<pin id="111" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="f_x_lsb_table_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_V_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb_V/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exp_x_msb_2_m_1_table_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="25" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_table_V_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="exp_x_msb_1_table_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="25" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_addr/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="x_l_int_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="17" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="0" index="3" bw="5" slack="0"/>
<pin id="158" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_l_int/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln594_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="17" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="x_l_fract_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_fract/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Result_s_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="17" slack="0"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_Result_8_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="17" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="overf_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_Result_9_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="17" slack="0"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="xor_ln176_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln176/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_Result_10_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="17" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xor_ln176_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln176_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_Result_11_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="17" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="xor_ln176_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln176_2/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_Result_12_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="17" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="xor_ln176_3_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln176_3/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln1653_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln1649_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="11" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="and_ln202_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="17" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="0" index="3" bw="5" slack="0"/>
<pin id="276" dir="1" index="4" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_32_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="17" slack="0"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="0" index="3" bw="4" slack="0"/>
<pin id="286" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln594_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="17" slack="0"/>
<pin id="293" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594_1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_33_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln541_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln541_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="or_ln202_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln202_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_1/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="or_ln202_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_2/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="or_ln202_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_3/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_Result_20_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="18" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="1"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="0" index="3" bw="11" slack="0"/>
<pin id="342" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln1271_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="25" slack="0"/>
<pin id="348" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln1273_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="18" slack="0"/>
<pin id="352" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Result_19_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="4"/>
<pin id="357" dir="0" index="2" bw="4" slack="4"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="19" slack="0"/>
<pin id="362" dir="0" index="1" bw="43" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln813_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="19" slack="0"/>
<pin id="371" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_4/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="rhs_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="19" slack="0"/>
<pin id="375" dir="0" index="1" bw="2" slack="4"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="0" index="3" bw="11" slack="3"/>
<pin id="378" dir="0" index="4" bw="1" slack="0"/>
<pin id="379" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln1347_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="19" slack="0"/>
<pin id="385" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="ret_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="19" slack="0"/>
<pin id="389" dir="0" index="1" bw="19" slack="0"/>
<pin id="390" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln813_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="20" slack="0"/>
<pin id="395" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="exp_x_msb_2_lsb_m_1_V_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="25" slack="3"/>
<pin id="399" dir="0" index="1" bw="20" slack="0"/>
<pin id="400" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1_V/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln541_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="y_V_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="5"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_V/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln190_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln1271_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="25" slack="0"/>
<pin id="422" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln1273_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="25" slack="1"/>
<pin id="426" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="r_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="25" slack="0"/>
<pin id="429" dir="0" index="1" bw="25" slack="0"/>
<pin id="430" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="y_lo_s_V_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="25" slack="0"/>
<pin id="435" dir="0" index="1" bw="50" slack="0"/>
<pin id="436" dir="0" index="2" bw="6" slack="0"/>
<pin id="437" dir="0" index="3" bw="7" slack="0"/>
<pin id="438" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="y_l_V_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="25" slack="0"/>
<pin id="445" dir="0" index="1" bw="25" slack="0"/>
<pin id="446" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="y_V_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="22" slack="0"/>
<pin id="451" dir="0" index="1" bw="25" slack="0"/>
<pin id="452" dir="0" index="2" bw="3" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_1/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln202_4_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="5"/>
<pin id="461" dir="0" index="1" bw="1" slack="5"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_4/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Val2_49_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="22" slack="0"/>
<pin id="466" dir="0" index="2" bw="22" slack="0"/>
<pin id="467" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_49/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_30_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="0" index="1" bw="22" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="0" index="3" bw="6" slack="0"/>
<pin id="476" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="overf_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_Result_18_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="22" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="overf_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_s_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="22" slack="0"/>
<pin id="504" dir="0" index="2" bw="3" slack="0"/>
<pin id="505" dir="0" index="3" bw="6" slack="0"/>
<pin id="506" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln274_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="16" slack="0"/>
<pin id="515" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/6 "/>
</bind>
</comp>

<comp id="519" class="1007" name="grp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="25" slack="0"/>
<pin id="521" dir="0" index="1" bw="18" slack="0"/>
<pin id="522" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="p_Result_s_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="4"/>
<pin id="528" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="4"/>
<pin id="534" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="537" class="1005" name="trunc_ln594_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="1"/>
<pin id="539" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln594_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="f_x_lsb_table_V_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="1"/>
<pin id="545" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_V_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="exp_x_msb_2_m_1_table_V_addr_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="1"/>
<pin id="550" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_table_V_addr "/>
</bind>
</comp>

<comp id="553" class="1005" name="or_ln202_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="5"/>
<pin id="555" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln202_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="or_ln202_3_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="5"/>
<pin id="560" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln202_3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="f_x_lsb_V_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="11" slack="3"/>
<pin id="565" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="f_x_lsb_V "/>
</bind>
</comp>

<comp id="568" class="1005" name="exp_x_msb_2_m_1_V_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="25" slack="3"/>
<pin id="570" dir="1" index="1" bw="25" slack="3"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_V "/>
</bind>
</comp>

<comp id="573" class="1005" name="zext_ln1271_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="43" slack="1"/>
<pin id="575" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="578" class="1005" name="zext_ln1273_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="43" slack="1"/>
<pin id="580" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="583" class="1005" name="exp_x_msb_2_lsb_m_1_V_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="25" slack="1"/>
<pin id="585" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1_V "/>
</bind>
</comp>

<comp id="588" class="1005" name="exp_x_msb_1_table_V_addr_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="1"/>
<pin id="590" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="108" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="153" pin=3"/></net>

<net id="166"><net_src comp="108" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="108" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="108" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="175" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="183" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="108" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="175" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="197" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="108" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="175" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="211" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="108" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="175" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="225" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="108" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="175" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="239" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="153" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="167" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="253" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="108" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="108" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="294"><net_src comp="108" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="311"><net_src comp="281" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="317"><net_src comp="191" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="219" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="205" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="247" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="265" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="233" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="345"><net_src comp="121" pin="3"/><net_sink comp="337" pin=3"/></net>

<net id="349"><net_src comp="134" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="337" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="58" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="368"><net_src comp="60" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="372"><net_src comp="360" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="62" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="52" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="373" pin=4"/></net>

<net id="386"><net_src comp="373" pin="5"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="369" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="354" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="411"><net_src comp="74" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="76" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="78" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="147" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="420" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="80" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="82" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="84" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="447"><net_src comp="147" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="433" pin="4"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="86" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="88" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="412" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="449" pin="4"/><net_sink comp="463" pin=2"/></net>

<net id="477"><net_src comp="90" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="463" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="92" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="94" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="485"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="96" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="98" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="463" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="100" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="481" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="102" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="463" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="88" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="104" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="516"><net_src comp="495" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="106" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="501" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="346" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="350" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="519" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="529"><net_src comp="175" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="535"><net_src comp="271" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="540"><net_src comp="291" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="546"><net_src comp="114" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="551"><net_src comp="127" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="556"><net_src comp="319" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="561"><net_src comp="331" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="566"><net_src comp="121" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="373" pin=3"/></net>

<net id="571"><net_src comp="134" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="576"><net_src comp="346" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="581"><net_src comp="350" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="586"><net_src comp="397" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="591"><net_src comp="140" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="147" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp<17, 9> : x | {1 }
	Port: exp<17, 9> : f_x_lsb_table_V | {1 2 }
	Port: exp<17, 9> : exp_x_msb_2_m_1_table_V | {1 2 }
	Port: exp<17, 9> : exp_x_msb_1_table_V | {5 6 }
  - Chain level:
	State 1
		x_l_fract : 1
		overf : 1
		xor_ln176 : 1
		xor_ln176_1 : 1
		xor_ln176_2 : 1
		xor_ln176_3 : 1
		icmp_ln1653 : 1
		icmp_ln1649 : 2
		and_ln202 : 3
		tmp_33 : 1
		zext_ln541 : 2
		f_x_lsb_table_V_addr : 3
		f_x_lsb_V : 4
		zext_ln541_1 : 1
		exp_x_msb_2_m_1_table_V_addr : 2
		exp_x_msb_2_m_1_V : 3
		or_ln202 : 1
		or_ln202_1 : 1
		or_ln202_2 : 3
		or_ln202_3 : 3
	State 2
		p_Result_20 : 1
		zext_ln1271 : 1
		zext_ln1273 : 2
		r_V_3 : 3
	State 3
	State 4
	State 5
		trunc_ln1 : 1
		zext_ln813_4 : 2
		zext_ln1347 : 1
		ret_V : 3
		zext_ln813 : 4
		exp_x_msb_2_lsb_m_1_V : 5
		zext_ln541_2 : 1
		exp_x_msb_1_table_V_addr : 2
		exp_x_msb_1_V : 3
	State 6
		zext_ln1271_1 : 1
		r_V : 2
		y_lo_s_V : 3
		y_l_V : 4
		y_V_1 : 5
		p_Val2_49 : 6
		tmp_30 : 7
		overf_1 : 8
		p_Result_18 : 7
		overf_2 : 9
		tmp_s : 7
		select_ln274 : 9
		ret_ln953 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         ret_V_fu_387         |    0    |    0    |    26   |
|    add   | exp_x_msb_2_lsb_m_1_V_fu_397 |    0    |    0    |    32   |
|          |         y_l_V_fu_443         |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          r_V_fu_427          |    2    |    0    |    50   |
|          |          grp_fu_519          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln190_fu_412     |    0    |    0    |    2    |
|  select  |       p_Val2_49_fu_463       |    0    |    0    |    21   |
|          |      select_ln274_fu_511     |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |      icmp_ln1653_fu_253      |    0    |    0    |    9    |
|   icmp   |      icmp_ln1649_fu_259      |    0    |    0    |    11   |
|          |        overf_1_fu_481        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         overf_fu_191         |    0    |    0    |    2    |
|          |       xor_ln176_fu_205       |    0    |    0    |    2    |
|    xor   |      xor_ln176_1_fu_219      |    0    |    0    |    2    |
|          |      xor_ln176_2_fu_233      |    0    |    0    |    2    |
|          |      xor_ln176_3_fu_247      |    0    |    0    |    2    |
|          |          y_V_fu_407          |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln202_fu_313       |    0    |    0    |    2    |
|          |       or_ln202_1_fu_319      |    0    |    0    |    2    |
|    or    |       or_ln202_2_fu_325      |    0    |    0    |    2    |
|          |       or_ln202_3_fu_331      |    0    |    0    |    2    |
|          |       or_ln202_4_fu_459      |    0    |    0    |    2    |
|          |        overf_2_fu_495        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln202_fu_265       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |      x_read_read_fu_108      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        x_l_int_fu_153        |    0    |    0    |    0    |
|          |          tmp_fu_271          |    0    |    0    |    0    |
|          |         tmp_32_fu_281        |    0    |    0    |    0    |
|partselect|       trunc_ln1_fu_360       |    0    |    0    |    0    |
|          |        y_lo_s_V_fu_433       |    0    |    0    |    0    |
|          |         y_V_1_fu_449         |    0    |    0    |    0    |
|          |         tmp_30_fu_471        |    0    |    0    |    0    |
|          |         tmp_s_fu_501         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln594_fu_163      |    0    |    0    |    0    |
|          |     trunc_ln594_1_fu_291     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       x_l_fract_fu_167       |    0    |    0    |    0    |
|          |         tmp_33_fu_295        |    0    |    0    |    0    |
|bitconcatenate|      p_Result_20_fu_337      |    0    |    0    |    0    |
|          |      p_Result_19_fu_354      |    0    |    0    |    0    |
|          |         rhs_1_fu_373         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_s_fu_175      |    0    |    0    |    0    |
|          |       p_Result_8_fu_183      |    0    |    0    |    0    |
|          |       p_Result_9_fu_197      |    0    |    0    |    0    |
| bitselect|      p_Result_10_fu_211      |    0    |    0    |    0    |
|          |      p_Result_11_fu_225      |    0    |    0    |    0    |
|          |      p_Result_12_fu_239      |    0    |    0    |    0    |
|          |      p_Result_18_fu_487      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln541_fu_303      |    0    |    0    |    0    |
|          |      zext_ln541_1_fu_308     |    0    |    0    |    0    |
|          |      zext_ln1271_fu_346      |    0    |    0    |    0    |
|          |      zext_ln1273_fu_350      |    0    |    0    |    0    |
|   zext   |      zext_ln813_4_fu_369     |    0    |    0    |    0    |
|          |      zext_ln1347_fu_383      |    0    |    0    |    0    |
|          |       zext_ln813_fu_393      |    0    |    0    |    0    |
|          |      zext_ln541_2_fu_402     |    0    |    0    |    0    |
|          |     zext_ln1271_1_fu_420     |    0    |    0    |    0    |
|          |     zext_ln1273_1_fu_424     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |    0    |   233   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|  exp_x_msb_1_table_V_addr_reg_588  |    5   |
|    exp_x_msb_2_lsb_m_1_V_reg_583   |   25   |
|      exp_x_msb_2_m_1_V_reg_568     |   25   |
|exp_x_msb_2_m_1_table_V_addr_reg_548|    5   |
|          f_x_lsb_V_reg_563         |   11   |
|    f_x_lsb_table_V_addr_reg_543    |    5   |
|         or_ln202_1_reg_553         |    1   |
|         or_ln202_3_reg_558         |    1   |
|         p_Result_s_reg_526         |    1   |
|             tmp_reg_532            |    4   |
|        trunc_ln594_1_reg_537       |    2   |
|         zext_ln1271_reg_573        |   43   |
|         zext_ln1273_reg_578        |   43   |
+------------------------------------+--------+
|                Total               |   171  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_519    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_519    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   233  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   171  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   171  |   278  |
+-----------+--------+--------+--------+--------+
