# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do dxp_sNN_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/pixData_rom_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:58 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/pixData_rom_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity pixData_rom_vhdl
# -- Compiling architecture SYN of pixdata_rom_vhdl
# End time: 14:49:58 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olw_rom_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:58 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olw_rom_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity olw_rom_vhdl
# -- Compiling architecture SYN of olw_rom_vhdl
# End time: 14:49:58 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/oldatain_ram_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:58 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/oldatain_ram_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity oldatain_ram_vhdl
# -- Compiling architecture SYN of oldatain_ram_vhdl
# End time: 14:49:58 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olAddrsCnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:58 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olAddrsCnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity olAddrsCnt_vhdl
# -- Compiling architecture SYN of oladdrscnt_vhdl
# End time: 14:49:58 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlw_rom_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlw_rom_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity hlw_rom_vhdl
# -- Compiling architecture SYN of hlw_rom_vhdl
# End time: 14:49:59 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlAddrsCnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlAddrsCnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hlAddrsCnt_vhdl
# -- Compiling architecture SYN of hladdrscnt_vhdl
# End time: 14:49:59 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signed_comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signed_comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dxp_signed_comparator
# -- Compiling architecture SYN of dxp_signed_comparator
# End time: 14:49:59 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_16bit_signed_add_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_16bit_signed_add_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dxp_16bit_signed_add_vhdl
# -- Compiling architecture SYN of dxp_16bit_signed_add_vhdl
# End time: 14:49:59 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 14:49:59 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 14:49:59 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 14:49:59 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 14:49:59 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 14:49:59 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 14:49:59 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 14:49:59 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:59 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 14:50:00 on Apr 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:00 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 14:50:00 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/slow_clock_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:00 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/slow_clock_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity slow_clock_generator
# -- Compiling architecture beh of slow_clock_generator
# End time: 14:50:00 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:00 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dxp_package
# End time: 14:50:00 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:00 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dxp_nbit_reg_vhdl
# -- Compiling architecture Behavior of dxp_nbit_reg_vhdl
# End time: 14:50:00 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:00 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 14:50:00 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:00 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 14:50:00 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:00 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_vhdl
# -- Compiling architecture mixed of dxp_sNN_vhdl
# End time: 14:50:00 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:00 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_DP_vhdl
# -- Compiling architecture structural of dxp_sNN_DP_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd(48): Cannot associate port "q" of mode OUT with port "hlAddrs" of mode BUFFER.
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd(72): Cannot associate port "q" of mode OUT with port "olAddrs" of mode BUFFER.
# End time: 14:50:00 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:00 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_CU_vhdl
# -- Compiling architecture behavioral of dxp_sNN_CU_vhdl
# End time: 14:50:00 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_simpleneuron_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:00 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_simpleneuron_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Loading package sls_SSRM_package
# -- Compiling entity dxp_simpleneuron_vhdl
# -- Compiling architecture structural of dxp_simpleneuron_vhdl
# End time: 14:50:00 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signis_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:01 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signis_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_signis_vhdl
# -- Compiling architecture mixed of dxp_signis_vhdl
# End time: 14:50:01 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:01 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_mux4to1_vhdl
# -- Compiling architecture dxp_nbit_mux4to1 of dxp_nbit_mux4to1_vhdl
# End time: 14:50:01 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:01 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_mux2to1_vhdl
# -- Compiling architecture dxp_nbit_mux2to1 of dxp_nbit_mux2to1_vhdl
# End time: 14:50:01 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:01 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_vhdl_tb
# -- Compiling architecture testbench of dxp_sNN_vhdl_tb
# End time: 14:50:01 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  dxp_sNN_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" dxp_sNN_vhdl_tb 
# Start time: 14:50:01 on Apr 25,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dxp_package
# Loading work.dxp_snn_vhdl_tb(testbench)
# Loading work.dxp_snn_vhdl(mixed)
# Loading work.slow_clock_generator(beh)
# Loading work.dxp_snn_dp_vhdl(structural)
# Loading work.hladdrscnt_vhdl(syn)
# Loading lpm.lpm_components
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_counter(lpm_syn)
# Loading altera_mf.altera_mf_components
# Loading work.pixdata_rom_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.hlw_rom_vhdl(syn)
# Loading work.sls_ssrm_package
# Loading work.dxp_simpleneuron_vhdl(structural)
# Loading work.dxp_nbit_reg_vhdl(behavior)
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# Loading work.dxp_16bit_signed_add_vhdl(syn)
# Loading ieee.std_logic_signed(body)
# Loading lpm.lpm_add_sub(lpm_syn)
# Loading lpm.lpm_add_sub_signed(lpm_syn)
# Loading work.dxp_nbit_mux4to1_vhdl(dxp_nbit_mux4to1)
# Loading work.oladdrscnt_vhdl(syn)
# Loading work.oldatain_ram_vhdl(syn)
# Loading work.olw_rom_vhdl(syn)
# Loading work.dxp_signis_vhdl(mixed)
# Loading work.dxp_signed_comparator(syn)
# Loading lpm.lpm_compare(lpm_syn)
# Loading lpm.lpm_compare_signed(lpm_syn)
# Loading work.dxp_nbit_mux2to1_vhdl(dxp_nbit_mux2to1)
# Loading work.dxp_snn_cu_vhdl(behavioral)
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: Design size of 18674 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /dxp_snn_vhdl_tb/cuv/data_path/mul_done has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 340 ns  Iteration: 2  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize
do dxp_sNN_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/pixData_rom_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:49 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/pixData_rom_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity pixData_rom_vhdl
# -- Compiling architecture SYN of pixdata_rom_vhdl
# End time: 14:50:49 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olw_rom_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:49 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olw_rom_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity olw_rom_vhdl
# -- Compiling architecture SYN of olw_rom_vhdl
# End time: 14:50:49 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/oldatain_ram_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:49 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/oldatain_ram_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity oldatain_ram_vhdl
# -- Compiling architecture SYN of oldatain_ram_vhdl
# End time: 14:50:49 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olAddrsCnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olAddrsCnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity olAddrsCnt_vhdl
# -- Compiling architecture SYN of oladdrscnt_vhdl
# End time: 14:50:50 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlw_rom_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlw_rom_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity hlw_rom_vhdl
# -- Compiling architecture SYN of hlw_rom_vhdl
# End time: 14:50:50 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlAddrsCnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlAddrsCnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hlAddrsCnt_vhdl
# -- Compiling architecture SYN of hladdrscnt_vhdl
# End time: 14:50:50 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signed_comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signed_comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dxp_signed_comparator
# -- Compiling architecture SYN of dxp_signed_comparator
# End time: 14:50:50 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_16bit_signed_add_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_16bit_signed_add_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dxp_16bit_signed_add_vhdl
# -- Compiling architecture SYN of dxp_16bit_signed_add_vhdl
# End time: 14:50:50 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 14:50:50 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 14:50:50 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 14:50:50 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 14:50:50 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 14:50:50 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:50 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 14:50:50 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:51 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 14:50:51 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:51 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 14:50:51 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:51 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 14:50:51 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/slow_clock_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:51 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/slow_clock_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity slow_clock_generator
# -- Compiling architecture beh of slow_clock_generator
# End time: 14:50:51 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:51 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dxp_package
# End time: 14:50:51 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:51 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dxp_nbit_reg_vhdl
# -- Compiling architecture Behavior of dxp_nbit_reg_vhdl
# End time: 14:50:51 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:51 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 14:50:51 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:51 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 14:50:51 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:51 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_vhdl
# -- Compiling architecture mixed of dxp_sNN_vhdl
# End time: 14:50:51 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:51 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_DP_vhdl
# -- Compiling architecture structural of dxp_sNN_DP_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd(48): Cannot associate port "q" of mode OUT with port "hlAddrs" of mode BUFFER.
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd(72): Cannot associate port "q" of mode OUT with port "olAddrs" of mode BUFFER.
# End time: 14:50:51 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:52 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_CU_vhdl
# -- Compiling architecture behavioral of dxp_sNN_CU_vhdl
# End time: 14:50:52 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_simpleneuron_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:52 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_simpleneuron_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Loading package sls_SSRM_package
# -- Compiling entity dxp_simpleneuron_vhdl
# -- Compiling architecture structural of dxp_simpleneuron_vhdl
# End time: 14:50:52 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signis_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:52 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signis_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_signis_vhdl
# -- Compiling architecture mixed of dxp_signis_vhdl
# End time: 14:50:52 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:52 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_mux4to1_vhdl
# -- Compiling architecture dxp_nbit_mux4to1 of dxp_nbit_mux4to1_vhdl
# End time: 14:50:52 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:52 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_mux2to1_vhdl
# -- Compiling architecture dxp_nbit_mux2to1 of dxp_nbit_mux2to1_vhdl
# End time: 14:50:52 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:52 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_vhdl_tb
# -- Compiling architecture testbench of dxp_sNN_vhdl_tb
# End time: 14:50:52 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  dxp_sNN_vhdl_tb
# End time: 14:50:53 on Apr 25,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 97
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" dxp_sNN_vhdl_tb 
# Start time: 14:50:53 on Apr 25,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dxp_package
# Loading work.dxp_snn_vhdl_tb(testbench)
# Loading work.dxp_snn_vhdl(mixed)
# Loading work.slow_clock_generator(beh)
# Loading work.dxp_snn_dp_vhdl(structural)
# Loading work.hladdrscnt_vhdl(syn)
# Loading lpm.lpm_components
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_counter(lpm_syn)
# Loading altera_mf.altera_mf_components
# Loading work.pixdata_rom_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.hlw_rom_vhdl(syn)
# Loading work.sls_ssrm_package
# Loading work.dxp_simpleneuron_vhdl(structural)
# Loading work.dxp_nbit_reg_vhdl(behavior)
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# Loading work.dxp_16bit_signed_add_vhdl(syn)
# Loading ieee.std_logic_signed(body)
# Loading lpm.lpm_add_sub(lpm_syn)
# Loading lpm.lpm_add_sub_signed(lpm_syn)
# Loading work.dxp_nbit_mux4to1_vhdl(dxp_nbit_mux4to1)
# Loading work.oladdrscnt_vhdl(syn)
# Loading work.oldatain_ram_vhdl(syn)
# Loading work.olw_rom_vhdl(syn)
# Loading work.dxp_signis_vhdl(mixed)
# Loading work.dxp_signed_comparator(syn)
# Loading lpm.lpm_compare(lpm_syn)
# Loading lpm.lpm_compare_signed(lpm_syn)
# Loading work.dxp_nbit_mux2to1_vhdl(dxp_nbit_mux2to1)
# Loading work.dxp_snn_cu_vhdl(behavioral)
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: Design size of 18674 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /dxp_snn_vhdl_tb/cuv/data_path/mul_done has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 340 ns  Iteration: 2  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize
do dxp_sNN_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/pixData_rom_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:17 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/pixData_rom_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity pixData_rom_vhdl
# -- Compiling architecture SYN of pixdata_rom_vhdl
# End time: 14:51:17 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olw_rom_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:17 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olw_rom_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity olw_rom_vhdl
# -- Compiling architecture SYN of olw_rom_vhdl
# End time: 14:51:17 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/oldatain_ram_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:17 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/oldatain_ram_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity oldatain_ram_vhdl
# -- Compiling architecture SYN of oldatain_ram_vhdl
# End time: 14:51:17 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olAddrsCnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:17 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/olAddrsCnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity olAddrsCnt_vhdl
# -- Compiling architecture SYN of oladdrscnt_vhdl
# End time: 14:51:17 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlw_rom_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:17 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlw_rom_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity hlw_rom_vhdl
# -- Compiling architecture SYN of hlw_rom_vhdl
# End time: 14:51:17 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlAddrsCnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/hlAddrsCnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hlAddrsCnt_vhdl
# -- Compiling architecture SYN of hladdrscnt_vhdl
# End time: 14:51:18 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signed_comparator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signed_comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dxp_signed_comparator
# -- Compiling architecture SYN of dxp_signed_comparator
# End time: 14:51:18 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_16bit_signed_add_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_16bit_signed_add_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dxp_16bit_signed_add_vhdl
# -- Compiling architecture SYN of dxp_16bit_signed_add_vhdl
# End time: 14:51:18 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_xor2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_xor2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_xor2
# -- Compiling architecture func of sls_xor2
# End time: 14:51:18 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_SSRM_package
# End time: 14:51:18 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_not.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_not.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_not
# -- Compiling architecture func of sls_not
# End time: 14:51:18 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 14:51:18 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_add_sub_vhdl
# -- Compiling architecture func of sls_nbit_add_sub_vhdl
# End time: 14:51:18 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_out_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_out_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_2sc_out_vhdl
# -- Compiling architecture beh of sls_nbit_2sc_out_vhdl
# End time: 14:51:18 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbitSFR_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbitSFR_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nBitSFR_vhdl
# -- Compiling architecture beh of sls_nBitSFR_vhdl
# End time: 14:51:18 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_dff_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_dff_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_dff_vhdl
# -- Compiling architecture beh of sls_dff_vhdl
# End time: 14:51:18 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_and2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:18 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_and2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_and2
# -- Compiling architecture func of sls_and2
# End time: 14:51:19 on Apr 25,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/slow_clock_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:19 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/slow_clock_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity slow_clock_generator
# -- Compiling architecture beh of slow_clock_generator
# End time: 14:51:19 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:19 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dxp_package
# End time: 14:51:19 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:19 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dxp_nbit_reg_vhdl
# -- Compiling architecture Behavior of dxp_nbit_reg_vhdl
# End time: 14:51:19 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:19 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_SSRM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_SSRM_vhdl
# -- Compiling architecture mixed of sls_SSRM_vhdl
# End time: 14:51:19 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_in_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:19 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/sls_nbit_2sc_in_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_SSRM_package
# -- Compiling entity sls_nbit_2sc_in_vhdl
# -- Compiling architecture struc of sls_nbit_2sc_in_vhdl
# End time: 14:51:19 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:19 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_vhdl
# -- Compiling architecture mixed of dxp_sNN_vhdl
# End time: 14:51:19 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:19 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_DP_vhdl
# -- Compiling architecture structural of dxp_sNN_DP_vhdl
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd(48): Cannot associate port "q" of mode OUT with port "hlAddrs" of mode BUFFER.
# ** Warning: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_DP_vhdl.vhd(72): Cannot associate port "q" of mode OUT with port "olAddrs" of mode BUFFER.
# End time: 14:51:19 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:19 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_CU_vhdl
# -- Compiling architecture behavioral of dxp_sNN_CU_vhdl
# End time: 14:51:19 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_simpleneuron_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:19 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_simpleneuron_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Loading package sls_SSRM_package
# -- Compiling entity dxp_simpleneuron_vhdl
# -- Compiling architecture structural of dxp_simpleneuron_vhdl
# End time: 14:51:19 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signis_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:19 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_signis_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_signis_vhdl
# -- Compiling architecture mixed of dxp_signis_vhdl
# End time: 14:51:19 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:20 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_mux4to1_vhdl
# -- Compiling architecture dxp_nbit_mux4to1 of dxp_nbit_mux4to1_vhdl
# End time: 14:51:20 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:20 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_nbit_mux2to1_vhdl
# -- Compiling architecture dxp_nbit_mux2to1 of dxp_nbit_mux2to1_vhdl
# End time: 14:51:20 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:20 on Apr 25,2025
# vcom -reportprogress 300 -93 -work work C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_SSRM_new/dxp_sNN_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package dxp_package
# -- Compiling entity dxp_sNN_vhdl_tb
# -- Compiling architecture testbench of dxp_sNN_vhdl_tb
# End time: 14:51:20 on Apr 25,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  dxp_sNN_vhdl_tb
# End time: 14:51:20 on Apr 25,2025, Elapsed time: 0:00:27
# Errors: 0, Warnings: 97
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" dxp_sNN_vhdl_tb 
# Start time: 14:51:20 on Apr 25,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dxp_package
# Loading work.dxp_snn_vhdl_tb(testbench)
# Loading work.dxp_snn_vhdl(mixed)
# Loading work.slow_clock_generator(beh)
# Loading work.dxp_snn_dp_vhdl(structural)
# Loading work.hladdrscnt_vhdl(syn)
# Loading lpm.lpm_components
# Loading lpm.lpm_common_conversion(body)
# Loading lpm.lpm_counter(lpm_syn)
# Loading altera_mf.altera_mf_components
# Loading work.pixdata_rom_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.hlw_rom_vhdl(syn)
# Loading work.sls_ssrm_package
# Loading work.dxp_simpleneuron_vhdl(structural)
# Loading work.dxp_nbit_reg_vhdl(behavior)
# Loading work.sls_ssrm_vhdl(mixed)
# Loading work.sls_nbit_2sc_in_vhdl(struc)
# Loading work.sls_not(func)
# Loading work.sls_xor2(func)
# Loading work.sls_and2(func)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbitsfr_vhdl(beh)
# Loading work.sls_nbit_add_sub_vhdl(func)
# Loading work.sls_dff_vhdl(beh)
# Loading work.sls_nbit_2sc_out_vhdl(beh)
# Loading work.dxp_16bit_signed_add_vhdl(syn)
# Loading ieee.std_logic_signed(body)
# Loading lpm.lpm_add_sub(lpm_syn)
# Loading lpm.lpm_add_sub_signed(lpm_syn)
# Loading work.dxp_nbit_mux4to1_vhdl(dxp_nbit_mux4to1)
# Loading work.oladdrscnt_vhdl(syn)
# Loading work.oldatain_ram_vhdl(syn)
# Loading work.olw_rom_vhdl(syn)
# Loading work.dxp_signis_vhdl(mixed)
# Loading work.dxp_signed_comparator(syn)
# Loading lpm.lpm_compare(lpm_syn)
# Loading lpm.lpm_compare_signed(lpm_syn)
# Loading work.dxp_nbit_mux2to1_vhdl(dxp_nbit_mux2to1)
# Loading work.dxp_snn_cu_vhdl(behavioral)
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: Design size of 18674 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /dxp_snn_vhdl_tb/cuv/data_path/mul_done has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp1234/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp34/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize/comp12/LPM_COMPARE_component/L2/U2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add1/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/mul/FP_2sc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(4)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(3)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(2)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/olg1(1)/oln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(4)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(3)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(2)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dxp_snn_vhdl_tb/cuv/data_path/hlg1(1)/hln/add2/LPM_ADD_SUB_component/L2/V
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 300 ns  Iteration: 2  Instance: /dxp_snn_vhdl_tb/cuv/data_path/recognize
add wave -position insertpoint  \
sim:/dxp_snn_vhdl_tb/cuv/slow_clk/Slow_Clock
# End time: 14:56:11 on Apr 25,2025, Elapsed time: 0:04:51
# Errors: 0, Warnings: 95
