
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_9984:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbffe000; valaddr_reg:x3; val_offset:29952*0 + 3*-1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29952*0 + 3*0*FLEN/8, x4, x1, x2)

inst_9985:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbfff000; valaddr_reg:x3; val_offset:29955*0 + 3*0*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29955*0 + 3*1*FLEN/8, x4, x1, x2)

inst_9986:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbfff800; valaddr_reg:x3; val_offset:29958*0 + 3*1*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29958*0 + 3*2*FLEN/8, x4, x1, x2)

inst_9987:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbfffc00; valaddr_reg:x3; val_offset:29961*0 + 3*2*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29961*0 + 3*3*FLEN/8, x4, x1, x2)

inst_9988:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbfffe00; valaddr_reg:x3; val_offset:29964*0 + 3*3*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29964*0 + 3*4*FLEN/8, x4, x1, x2)

inst_9989:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbffff00; valaddr_reg:x3; val_offset:29967*0 + 3*4*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29967*0 + 3*5*FLEN/8, x4, x1, x2)

inst_9990:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbffff80; valaddr_reg:x3; val_offset:29970*0 + 3*5*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29970*0 + 3*6*FLEN/8, x4, x1, x2)

inst_9991:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbffffc0; valaddr_reg:x3; val_offset:29973*0 + 3*6*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29973*0 + 3*7*FLEN/8, x4, x1, x2)

inst_9992:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbffffe0; valaddr_reg:x3; val_offset:29976*0 + 3*7*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29976*0 + 3*8*FLEN/8, x4, x1, x2)

inst_9993:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbfffff0; valaddr_reg:x3; val_offset:29979*0 + 3*8*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29979*0 + 3*9*FLEN/8, x4, x1, x2)

inst_9994:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbfffff8; valaddr_reg:x3; val_offset:29982*0 + 3*9*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29982*0 + 3*10*FLEN/8, x4, x1, x2)

inst_9995:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbfffffc; valaddr_reg:x3; val_offset:29985*0 + 3*10*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29985*0 + 3*11*FLEN/8, x4, x1, x2)

inst_9996:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbfffffe; valaddr_reg:x3; val_offset:29988*0 + 3*11*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29988*0 + 3*12*FLEN/8, x4, x1, x2)

inst_9997:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xf7 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xfbffffff; valaddr_reg:x3; val_offset:29991*0 + 3*12*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29991*0 + 3*13*FLEN/8, x4, x1, x2)

inst_9998:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff000001; valaddr_reg:x3; val_offset:29994*0 + 3*13*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29994*0 + 3*14*FLEN/8, x4, x1, x2)

inst_9999:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff000003; valaddr_reg:x3; val_offset:29997*0 + 3*14*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 29997*0 + 3*15*FLEN/8, x4, x1, x2)

inst_10000:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff000007; valaddr_reg:x3; val_offset:30000*0 + 3*15*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30000*0 + 3*16*FLEN/8, x4, x1, x2)

inst_10001:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff199999; valaddr_reg:x3; val_offset:30003*0 + 3*16*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30003*0 + 3*17*FLEN/8, x4, x1, x2)

inst_10002:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff249249; valaddr_reg:x3; val_offset:30006*0 + 3*17*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30006*0 + 3*18*FLEN/8, x4, x1, x2)

inst_10003:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff333333; valaddr_reg:x3; val_offset:30009*0 + 3*18*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30009*0 + 3*19*FLEN/8, x4, x1, x2)

inst_10004:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:30012*0 + 3*19*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30012*0 + 3*20*FLEN/8, x4, x1, x2)

inst_10005:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:30015*0 + 3*20*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30015*0 + 3*21*FLEN/8, x4, x1, x2)

inst_10006:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff444444; valaddr_reg:x3; val_offset:30018*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30018*0 + 3*22*FLEN/8, x4, x1, x2)

inst_10007:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:30021*0 + 3*22*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30021*0 + 3*23*FLEN/8, x4, x1, x2)

inst_10008:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:30024*0 + 3*23*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30024*0 + 3*24*FLEN/8, x4, x1, x2)

inst_10009:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff666666; valaddr_reg:x3; val_offset:30027*0 + 3*24*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30027*0 + 3*25*FLEN/8, x4, x1, x2)

inst_10010:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:30030*0 + 3*25*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30030*0 + 3*26*FLEN/8, x4, x1, x2)

inst_10011:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:30033*0 + 3*26*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30033*0 + 3*27*FLEN/8, x4, x1, x2)

inst_10012:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:30036*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30036*0 + 3*28*FLEN/8, x4, x1, x2)

inst_10013:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x3f44a3 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x2b51d7 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e3f44a3; op2val:0xc0ab51d7;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:30039*0 + 3*28*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30039*0 + 3*29*FLEN/8, x4, x1, x2)

inst_10014:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61000000; valaddr_reg:x3; val_offset:30042*0 + 3*29*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30042*0 + 3*30*FLEN/8, x4, x1, x2)

inst_10015:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61000001; valaddr_reg:x3; val_offset:30045*0 + 3*30*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30045*0 + 3*31*FLEN/8, x4, x1, x2)

inst_10016:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61000003; valaddr_reg:x3; val_offset:30048*0 + 3*31*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30048*0 + 3*32*FLEN/8, x4, x1, x2)

inst_10017:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61000007; valaddr_reg:x3; val_offset:30051*0 + 3*32*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30051*0 + 3*33*FLEN/8, x4, x1, x2)

inst_10018:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x6100000f; valaddr_reg:x3; val_offset:30054*0 + 3*33*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30054*0 + 3*34*FLEN/8, x4, x1, x2)

inst_10019:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x6100001f; valaddr_reg:x3; val_offset:30057*0 + 3*34*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30057*0 + 3*35*FLEN/8, x4, x1, x2)

inst_10020:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x6100003f; valaddr_reg:x3; val_offset:30060*0 + 3*35*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30060*0 + 3*36*FLEN/8, x4, x1, x2)

inst_10021:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x6100007f; valaddr_reg:x3; val_offset:30063*0 + 3*36*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30063*0 + 3*37*FLEN/8, x4, x1, x2)

inst_10022:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x610000ff; valaddr_reg:x3; val_offset:30066*0 + 3*37*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30066*0 + 3*38*FLEN/8, x4, x1, x2)

inst_10023:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x610001ff; valaddr_reg:x3; val_offset:30069*0 + 3*38*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30069*0 + 3*39*FLEN/8, x4, x1, x2)

inst_10024:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x610003ff; valaddr_reg:x3; val_offset:30072*0 + 3*39*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30072*0 + 3*40*FLEN/8, x4, x1, x2)

inst_10025:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x610007ff; valaddr_reg:x3; val_offset:30075*0 + 3*40*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30075*0 + 3*41*FLEN/8, x4, x1, x2)

inst_10026:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61000fff; valaddr_reg:x3; val_offset:30078*0 + 3*41*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30078*0 + 3*42*FLEN/8, x4, x1, x2)

inst_10027:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61001fff; valaddr_reg:x3; val_offset:30081*0 + 3*42*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30081*0 + 3*43*FLEN/8, x4, x1, x2)

inst_10028:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61003fff; valaddr_reg:x3; val_offset:30084*0 + 3*43*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30084*0 + 3*44*FLEN/8, x4, x1, x2)

inst_10029:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61007fff; valaddr_reg:x3; val_offset:30087*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30087*0 + 3*45*FLEN/8, x4, x1, x2)

inst_10030:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x6100ffff; valaddr_reg:x3; val_offset:30090*0 + 3*45*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30090*0 + 3*46*FLEN/8, x4, x1, x2)

inst_10031:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x6101ffff; valaddr_reg:x3; val_offset:30093*0 + 3*46*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30093*0 + 3*47*FLEN/8, x4, x1, x2)

inst_10032:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x6103ffff; valaddr_reg:x3; val_offset:30096*0 + 3*47*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30096*0 + 3*48*FLEN/8, x4, x1, x2)

inst_10033:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x6107ffff; valaddr_reg:x3; val_offset:30099*0 + 3*48*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30099*0 + 3*49*FLEN/8, x4, x1, x2)

inst_10034:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x610fffff; valaddr_reg:x3; val_offset:30102*0 + 3*49*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30102*0 + 3*50*FLEN/8, x4, x1, x2)

inst_10035:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x611fffff; valaddr_reg:x3; val_offset:30105*0 + 3*50*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30105*0 + 3*51*FLEN/8, x4, x1, x2)

inst_10036:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x613fffff; valaddr_reg:x3; val_offset:30108*0 + 3*51*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30108*0 + 3*52*FLEN/8, x4, x1, x2)

inst_10037:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61400000; valaddr_reg:x3; val_offset:30111*0 + 3*52*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30111*0 + 3*53*FLEN/8, x4, x1, x2)

inst_10038:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61600000; valaddr_reg:x3; val_offset:30114*0 + 3*53*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30114*0 + 3*54*FLEN/8, x4, x1, x2)

inst_10039:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61700000; valaddr_reg:x3; val_offset:30117*0 + 3*54*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30117*0 + 3*55*FLEN/8, x4, x1, x2)

inst_10040:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x61780000; valaddr_reg:x3; val_offset:30120*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30120*0 + 3*56*FLEN/8, x4, x1, x2)

inst_10041:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617c0000; valaddr_reg:x3; val_offset:30123*0 + 3*56*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30123*0 + 3*57*FLEN/8, x4, x1, x2)

inst_10042:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617e0000; valaddr_reg:x3; val_offset:30126*0 + 3*57*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30126*0 + 3*58*FLEN/8, x4, x1, x2)

inst_10043:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617f0000; valaddr_reg:x3; val_offset:30129*0 + 3*58*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30129*0 + 3*59*FLEN/8, x4, x1, x2)

inst_10044:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617f8000; valaddr_reg:x3; val_offset:30132*0 + 3*59*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30132*0 + 3*60*FLEN/8, x4, x1, x2)

inst_10045:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617fc000; valaddr_reg:x3; val_offset:30135*0 + 3*60*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30135*0 + 3*61*FLEN/8, x4, x1, x2)

inst_10046:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617fe000; valaddr_reg:x3; val_offset:30138*0 + 3*61*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30138*0 + 3*62*FLEN/8, x4, x1, x2)

inst_10047:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617ff000; valaddr_reg:x3; val_offset:30141*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30141*0 + 3*63*FLEN/8, x4, x1, x2)

inst_10048:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617ff800; valaddr_reg:x3; val_offset:30144*0 + 3*63*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30144*0 + 3*64*FLEN/8, x4, x1, x2)

inst_10049:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617ffc00; valaddr_reg:x3; val_offset:30147*0 + 3*64*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30147*0 + 3*65*FLEN/8, x4, x1, x2)

inst_10050:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617ffe00; valaddr_reg:x3; val_offset:30150*0 + 3*65*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30150*0 + 3*66*FLEN/8, x4, x1, x2)

inst_10051:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617fff00; valaddr_reg:x3; val_offset:30153*0 + 3*66*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30153*0 + 3*67*FLEN/8, x4, x1, x2)

inst_10052:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617fff80; valaddr_reg:x3; val_offset:30156*0 + 3*67*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30156*0 + 3*68*FLEN/8, x4, x1, x2)

inst_10053:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617fffc0; valaddr_reg:x3; val_offset:30159*0 + 3*68*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30159*0 + 3*69*FLEN/8, x4, x1, x2)

inst_10054:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617fffe0; valaddr_reg:x3; val_offset:30162*0 + 3*69*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30162*0 + 3*70*FLEN/8, x4, x1, x2)

inst_10055:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617ffff0; valaddr_reg:x3; val_offset:30165*0 + 3*70*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30165*0 + 3*71*FLEN/8, x4, x1, x2)

inst_10056:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617ffff8; valaddr_reg:x3; val_offset:30168*0 + 3*71*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30168*0 + 3*72*FLEN/8, x4, x1, x2)

inst_10057:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617ffffc; valaddr_reg:x3; val_offset:30171*0 + 3*72*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30171*0 + 3*73*FLEN/8, x4, x1, x2)

inst_10058:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617ffffe; valaddr_reg:x3; val_offset:30174*0 + 3*73*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30174*0 + 3*74*FLEN/8, x4, x1, x2)

inst_10059:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xc2 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x617fffff; valaddr_reg:x3; val_offset:30177*0 + 3*74*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30177*0 + 3*75*FLEN/8, x4, x1, x2)

inst_10060:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f000001; valaddr_reg:x3; val_offset:30180*0 + 3*75*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30180*0 + 3*76*FLEN/8, x4, x1, x2)

inst_10061:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f000003; valaddr_reg:x3; val_offset:30183*0 + 3*76*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30183*0 + 3*77*FLEN/8, x4, x1, x2)

inst_10062:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f000007; valaddr_reg:x3; val_offset:30186*0 + 3*77*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30186*0 + 3*78*FLEN/8, x4, x1, x2)

inst_10063:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f199999; valaddr_reg:x3; val_offset:30189*0 + 3*78*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30189*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10064:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f249249; valaddr_reg:x3; val_offset:30192*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30192*0 + 3*80*FLEN/8, x4, x1, x2)

inst_10065:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f333333; valaddr_reg:x3; val_offset:30195*0 + 3*80*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30195*0 + 3*81*FLEN/8, x4, x1, x2)

inst_10066:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:30198*0 + 3*81*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30198*0 + 3*82*FLEN/8, x4, x1, x2)

inst_10067:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:30201*0 + 3*82*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30201*0 + 3*83*FLEN/8, x4, x1, x2)

inst_10068:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f444444; valaddr_reg:x3; val_offset:30204*0 + 3*83*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30204*0 + 3*84*FLEN/8, x4, x1, x2)

inst_10069:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:30207*0 + 3*84*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30207*0 + 3*85*FLEN/8, x4, x1, x2)

inst_10070:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:30210*0 + 3*85*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30210*0 + 3*86*FLEN/8, x4, x1, x2)

inst_10071:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f666666; valaddr_reg:x3; val_offset:30213*0 + 3*86*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30213*0 + 3*87*FLEN/8, x4, x1, x2)

inst_10072:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:30216*0 + 3*87*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30216*0 + 3*88*FLEN/8, x4, x1, x2)

inst_10073:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:30219*0 + 3*88*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30219*0 + 3*89*FLEN/8, x4, x1, x2)

inst_10074:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:30222*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30222*0 + 3*90*FLEN/8, x4, x1, x2)

inst_10075:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x41fc69 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x28eb5e and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e41fc69; op2val:0x40a8eb5e;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:30225*0 + 3*90*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30225*0 + 3*91*FLEN/8, x4, x1, x2)

inst_10076:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6800000; valaddr_reg:x3; val_offset:30228*0 + 3*91*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30228*0 + 3*92*FLEN/8, x4, x1, x2)

inst_10077:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6800001; valaddr_reg:x3; val_offset:30231*0 + 3*92*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30231*0 + 3*93*FLEN/8, x4, x1, x2)

inst_10078:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6800003; valaddr_reg:x3; val_offset:30234*0 + 3*93*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30234*0 + 3*94*FLEN/8, x4, x1, x2)

inst_10079:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6800007; valaddr_reg:x3; val_offset:30237*0 + 3*94*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30237*0 + 3*95*FLEN/8, x4, x1, x2)

inst_10080:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf680000f; valaddr_reg:x3; val_offset:30240*0 + 3*95*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30240*0 + 3*96*FLEN/8, x4, x1, x2)

inst_10081:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf680001f; valaddr_reg:x3; val_offset:30243*0 + 3*96*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30243*0 + 3*97*FLEN/8, x4, x1, x2)

inst_10082:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf680003f; valaddr_reg:x3; val_offset:30246*0 + 3*97*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30246*0 + 3*98*FLEN/8, x4, x1, x2)

inst_10083:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf680007f; valaddr_reg:x3; val_offset:30249*0 + 3*98*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30249*0 + 3*99*FLEN/8, x4, x1, x2)

inst_10084:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf68000ff; valaddr_reg:x3; val_offset:30252*0 + 3*99*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30252*0 + 3*100*FLEN/8, x4, x1, x2)

inst_10085:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf68001ff; valaddr_reg:x3; val_offset:30255*0 + 3*100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30255*0 + 3*101*FLEN/8, x4, x1, x2)

inst_10086:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf68003ff; valaddr_reg:x3; val_offset:30258*0 + 3*101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30258*0 + 3*102*FLEN/8, x4, x1, x2)

inst_10087:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf68007ff; valaddr_reg:x3; val_offset:30261*0 + 3*102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30261*0 + 3*103*FLEN/8, x4, x1, x2)

inst_10088:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6800fff; valaddr_reg:x3; val_offset:30264*0 + 3*103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30264*0 + 3*104*FLEN/8, x4, x1, x2)

inst_10089:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6801fff; valaddr_reg:x3; val_offset:30267*0 + 3*104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30267*0 + 3*105*FLEN/8, x4, x1, x2)

inst_10090:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6803fff; valaddr_reg:x3; val_offset:30270*0 + 3*105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30270*0 + 3*106*FLEN/8, x4, x1, x2)

inst_10091:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6807fff; valaddr_reg:x3; val_offset:30273*0 + 3*106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30273*0 + 3*107*FLEN/8, x4, x1, x2)

inst_10092:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf680ffff; valaddr_reg:x3; val_offset:30276*0 + 3*107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30276*0 + 3*108*FLEN/8, x4, x1, x2)

inst_10093:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf681ffff; valaddr_reg:x3; val_offset:30279*0 + 3*108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30279*0 + 3*109*FLEN/8, x4, x1, x2)

inst_10094:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf683ffff; valaddr_reg:x3; val_offset:30282*0 + 3*109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30282*0 + 3*110*FLEN/8, x4, x1, x2)

inst_10095:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf687ffff; valaddr_reg:x3; val_offset:30285*0 + 3*110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30285*0 + 3*111*FLEN/8, x4, x1, x2)

inst_10096:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf68fffff; valaddr_reg:x3; val_offset:30288*0 + 3*111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30288*0 + 3*112*FLEN/8, x4, x1, x2)

inst_10097:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf69fffff; valaddr_reg:x3; val_offset:30291*0 + 3*112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30291*0 + 3*113*FLEN/8, x4, x1, x2)

inst_10098:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6bfffff; valaddr_reg:x3; val_offset:30294*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30294*0 + 3*114*FLEN/8, x4, x1, x2)

inst_10099:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6c00000; valaddr_reg:x3; val_offset:30297*0 + 3*114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30297*0 + 3*115*FLEN/8, x4, x1, x2)

inst_10100:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6e00000; valaddr_reg:x3; val_offset:30300*0 + 3*115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30300*0 + 3*116*FLEN/8, x4, x1, x2)

inst_10101:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6f00000; valaddr_reg:x3; val_offset:30303*0 + 3*116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30303*0 + 3*117*FLEN/8, x4, x1, x2)

inst_10102:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6f80000; valaddr_reg:x3; val_offset:30306*0 + 3*117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30306*0 + 3*118*FLEN/8, x4, x1, x2)

inst_10103:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fc0000; valaddr_reg:x3; val_offset:30309*0 + 3*118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30309*0 + 3*119*FLEN/8, x4, x1, x2)

inst_10104:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fe0000; valaddr_reg:x3; val_offset:30312*0 + 3*119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30312*0 + 3*120*FLEN/8, x4, x1, x2)

inst_10105:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ff0000; valaddr_reg:x3; val_offset:30315*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30315*0 + 3*121*FLEN/8, x4, x1, x2)

inst_10106:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ff8000; valaddr_reg:x3; val_offset:30318*0 + 3*121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30318*0 + 3*122*FLEN/8, x4, x1, x2)

inst_10107:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffc000; valaddr_reg:x3; val_offset:30321*0 + 3*122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30321*0 + 3*123*FLEN/8, x4, x1, x2)

inst_10108:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffe000; valaddr_reg:x3; val_offset:30324*0 + 3*123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30324*0 + 3*124*FLEN/8, x4, x1, x2)

inst_10109:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fff000; valaddr_reg:x3; val_offset:30327*0 + 3*124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30327*0 + 3*125*FLEN/8, x4, x1, x2)

inst_10110:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fff800; valaddr_reg:x3; val_offset:30330*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30330*0 + 3*126*FLEN/8, x4, x1, x2)

inst_10111:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fffc00; valaddr_reg:x3; val_offset:30333*0 + 3*126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30333*0 + 3*127*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_2)

inst_10112:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fffe00; valaddr_reg:x3; val_offset:30336*0 + 3*127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30336*0 + 3*128*FLEN/8, x4, x1, x2)

inst_10113:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffff00; valaddr_reg:x3; val_offset:30339*0 + 3*128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30339*0 + 3*129*FLEN/8, x4, x1, x2)

inst_10114:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffff80; valaddr_reg:x3; val_offset:30342*0 + 3*129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30342*0 + 3*130*FLEN/8, x4, x1, x2)

inst_10115:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffffc0; valaddr_reg:x3; val_offset:30345*0 + 3*130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30345*0 + 3*131*FLEN/8, x4, x1, x2)

inst_10116:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffffe0; valaddr_reg:x3; val_offset:30348*0 + 3*131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30348*0 + 3*132*FLEN/8, x4, x1, x2)

inst_10117:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fffff0; valaddr_reg:x3; val_offset:30351*0 + 3*132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30351*0 + 3*133*FLEN/8, x4, x1, x2)

inst_10118:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fffff8; valaddr_reg:x3; val_offset:30354*0 + 3*133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30354*0 + 3*134*FLEN/8, x4, x1, x2)

inst_10119:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fffffc; valaddr_reg:x3; val_offset:30357*0 + 3*134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30357*0 + 3*135*FLEN/8, x4, x1, x2)

inst_10120:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fffffe; valaddr_reg:x3; val_offset:30360*0 + 3*135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30360*0 + 3*136*FLEN/8, x4, x1, x2)

inst_10121:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffffff; valaddr_reg:x3; val_offset:30363*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30363*0 + 3*137*FLEN/8, x4, x1, x2)

inst_10122:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff000001; valaddr_reg:x3; val_offset:30366*0 + 3*137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30366*0 + 3*138*FLEN/8, x4, x1, x2)

inst_10123:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff000003; valaddr_reg:x3; val_offset:30369*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30369*0 + 3*139*FLEN/8, x4, x1, x2)

inst_10124:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff000007; valaddr_reg:x3; val_offset:30372*0 + 3*139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30372*0 + 3*140*FLEN/8, x4, x1, x2)

inst_10125:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff199999; valaddr_reg:x3; val_offset:30375*0 + 3*140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30375*0 + 3*141*FLEN/8, x4, x1, x2)

inst_10126:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff249249; valaddr_reg:x3; val_offset:30378*0 + 3*141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30378*0 + 3*142*FLEN/8, x4, x1, x2)

inst_10127:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff333333; valaddr_reg:x3; val_offset:30381*0 + 3*142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30381*0 + 3*143*FLEN/8, x4, x1, x2)

inst_10128:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:30384*0 + 3*143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30384*0 + 3*144*FLEN/8, x4, x1, x2)

inst_10129:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:30387*0 + 3*144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30387*0 + 3*145*FLEN/8, x4, x1, x2)

inst_10130:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff444444; valaddr_reg:x3; val_offset:30390*0 + 3*145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30390*0 + 3*146*FLEN/8, x4, x1, x2)

inst_10131:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:30393*0 + 3*146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30393*0 + 3*147*FLEN/8, x4, x1, x2)

inst_10132:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:30396*0 + 3*147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30396*0 + 3*148*FLEN/8, x4, x1, x2)

inst_10133:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff666666; valaddr_reg:x3; val_offset:30399*0 + 3*148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30399*0 + 3*149*FLEN/8, x4, x1, x2)

inst_10134:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:30402*0 + 3*149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30402*0 + 3*150*FLEN/8, x4, x1, x2)

inst_10135:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:30405*0 + 3*150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30405*0 + 3*151*FLEN/8, x4, x1, x2)

inst_10136:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:30408*0 + 3*151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30408*0 + 3*152*FLEN/8, x4, x1, x2)

inst_10137:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:30411*0 + 3*152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30411*0 + 3*153*FLEN/8, x4, x1, x2)

inst_10138:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:30414*0 + 3*153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30414*0 + 3*154*FLEN/8, x4, x1, x2)

inst_10139:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:30417*0 + 3*154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30417*0 + 3*155*FLEN/8, x4, x1, x2)

inst_10140:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:30420*0 + 3*155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30420*0 + 3*156*FLEN/8, x4, x1, x2)

inst_10141:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:30423*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30423*0 + 3*157*FLEN/8, x4, x1, x2)

inst_10142:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:30426*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30426*0 + 3*158*FLEN/8, x4, x1, x2)

inst_10143:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:30429*0 + 3*158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30429*0 + 3*159*FLEN/8, x4, x1, x2)

inst_10144:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:30432*0 + 3*159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30432*0 + 3*160*FLEN/8, x4, x1, x2)

inst_10145:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:30435*0 + 3*160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30435*0 + 3*161*FLEN/8, x4, x1, x2)

inst_10146:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:30438*0 + 3*161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30438*0 + 3*162*FLEN/8, x4, x1, x2)

inst_10147:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:30441*0 + 3*162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30441*0 + 3*163*FLEN/8, x4, x1, x2)

inst_10148:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:30444*0 + 3*163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30444*0 + 3*164*FLEN/8, x4, x1, x2)

inst_10149:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:30447*0 + 3*164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30447*0 + 3*165*FLEN/8, x4, x1, x2)

inst_10150:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:30450*0 + 3*165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30450*0 + 3*166*FLEN/8, x4, x1, x2)

inst_10151:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:30453*0 + 3*166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30453*0 + 3*167*FLEN/8, x4, x1, x2)

inst_10152:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:30456*0 + 3*167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30456*0 + 3*168*FLEN/8, x4, x1, x2)

inst_10153:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:30459*0 + 3*168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30459*0 + 3*169*FLEN/8, x4, x1, x2)

inst_10154:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a000000; valaddr_reg:x3; val_offset:30462*0 + 3*169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30462*0 + 3*170*FLEN/8, x4, x1, x2)

inst_10155:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a000001; valaddr_reg:x3; val_offset:30465*0 + 3*170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30465*0 + 3*171*FLEN/8, x4, x1, x2)

inst_10156:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a000003; valaddr_reg:x3; val_offset:30468*0 + 3*171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30468*0 + 3*172*FLEN/8, x4, x1, x2)

inst_10157:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a000007; valaddr_reg:x3; val_offset:30471*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30471*0 + 3*173*FLEN/8, x4, x1, x2)

inst_10158:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a00000f; valaddr_reg:x3; val_offset:30474*0 + 3*173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30474*0 + 3*174*FLEN/8, x4, x1, x2)

inst_10159:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a00001f; valaddr_reg:x3; val_offset:30477*0 + 3*174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30477*0 + 3*175*FLEN/8, x4, x1, x2)

inst_10160:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a00003f; valaddr_reg:x3; val_offset:30480*0 + 3*175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30480*0 + 3*176*FLEN/8, x4, x1, x2)

inst_10161:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a00007f; valaddr_reg:x3; val_offset:30483*0 + 3*176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30483*0 + 3*177*FLEN/8, x4, x1, x2)

inst_10162:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a0000ff; valaddr_reg:x3; val_offset:30486*0 + 3*177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30486*0 + 3*178*FLEN/8, x4, x1, x2)

inst_10163:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a0001ff; valaddr_reg:x3; val_offset:30489*0 + 3*178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30489*0 + 3*179*FLEN/8, x4, x1, x2)

inst_10164:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a0003ff; valaddr_reg:x3; val_offset:30492*0 + 3*179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30492*0 + 3*180*FLEN/8, x4, x1, x2)

inst_10165:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a0007ff; valaddr_reg:x3; val_offset:30495*0 + 3*180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30495*0 + 3*181*FLEN/8, x4, x1, x2)

inst_10166:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a000fff; valaddr_reg:x3; val_offset:30498*0 + 3*181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30498*0 + 3*182*FLEN/8, x4, x1, x2)

inst_10167:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a001fff; valaddr_reg:x3; val_offset:30501*0 + 3*182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30501*0 + 3*183*FLEN/8, x4, x1, x2)

inst_10168:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a003fff; valaddr_reg:x3; val_offset:30504*0 + 3*183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30504*0 + 3*184*FLEN/8, x4, x1, x2)

inst_10169:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a007fff; valaddr_reg:x3; val_offset:30507*0 + 3*184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30507*0 + 3*185*FLEN/8, x4, x1, x2)

inst_10170:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a00ffff; valaddr_reg:x3; val_offset:30510*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30510*0 + 3*186*FLEN/8, x4, x1, x2)

inst_10171:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a01ffff; valaddr_reg:x3; val_offset:30513*0 + 3*186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30513*0 + 3*187*FLEN/8, x4, x1, x2)

inst_10172:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a03ffff; valaddr_reg:x3; val_offset:30516*0 + 3*187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30516*0 + 3*188*FLEN/8, x4, x1, x2)

inst_10173:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a07ffff; valaddr_reg:x3; val_offset:30519*0 + 3*188*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30519*0 + 3*189*FLEN/8, x4, x1, x2)

inst_10174:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a0fffff; valaddr_reg:x3; val_offset:30522*0 + 3*189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30522*0 + 3*190*FLEN/8, x4, x1, x2)

inst_10175:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a1fffff; valaddr_reg:x3; val_offset:30525*0 + 3*190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30525*0 + 3*191*FLEN/8, x4, x1, x2)

inst_10176:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a3fffff; valaddr_reg:x3; val_offset:30528*0 + 3*191*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30528*0 + 3*192*FLEN/8, x4, x1, x2)

inst_10177:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a400000; valaddr_reg:x3; val_offset:30531*0 + 3*192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30531*0 + 3*193*FLEN/8, x4, x1, x2)

inst_10178:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a600000; valaddr_reg:x3; val_offset:30534*0 + 3*193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30534*0 + 3*194*FLEN/8, x4, x1, x2)

inst_10179:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a700000; valaddr_reg:x3; val_offset:30537*0 + 3*194*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30537*0 + 3*195*FLEN/8, x4, x1, x2)

inst_10180:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a780000; valaddr_reg:x3; val_offset:30540*0 + 3*195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30540*0 + 3*196*FLEN/8, x4, x1, x2)

inst_10181:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7c0000; valaddr_reg:x3; val_offset:30543*0 + 3*196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30543*0 + 3*197*FLEN/8, x4, x1, x2)

inst_10182:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7e0000; valaddr_reg:x3; val_offset:30546*0 + 3*197*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30546*0 + 3*198*FLEN/8, x4, x1, x2)

inst_10183:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7f0000; valaddr_reg:x3; val_offset:30549*0 + 3*198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30549*0 + 3*199*FLEN/8, x4, x1, x2)

inst_10184:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7f8000; valaddr_reg:x3; val_offset:30552*0 + 3*199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30552*0 + 3*200*FLEN/8, x4, x1, x2)

inst_10185:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fc000; valaddr_reg:x3; val_offset:30555*0 + 3*200*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30555*0 + 3*201*FLEN/8, x4, x1, x2)

inst_10186:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fe000; valaddr_reg:x3; val_offset:30558*0 + 3*201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30558*0 + 3*202*FLEN/8, x4, x1, x2)

inst_10187:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ff000; valaddr_reg:x3; val_offset:30561*0 + 3*202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30561*0 + 3*203*FLEN/8, x4, x1, x2)

inst_10188:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ff800; valaddr_reg:x3; val_offset:30564*0 + 3*203*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30564*0 + 3*204*FLEN/8, x4, x1, x2)

inst_10189:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffc00; valaddr_reg:x3; val_offset:30567*0 + 3*204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30567*0 + 3*205*FLEN/8, x4, x1, x2)

inst_10190:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffe00; valaddr_reg:x3; val_offset:30570*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30570*0 + 3*206*FLEN/8, x4, x1, x2)

inst_10191:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fff00; valaddr_reg:x3; val_offset:30573*0 + 3*206*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30573*0 + 3*207*FLEN/8, x4, x1, x2)

inst_10192:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fff80; valaddr_reg:x3; val_offset:30576*0 + 3*207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30576*0 + 3*208*FLEN/8, x4, x1, x2)

inst_10193:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fffc0; valaddr_reg:x3; val_offset:30579*0 + 3*208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30579*0 + 3*209*FLEN/8, x4, x1, x2)

inst_10194:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fffe0; valaddr_reg:x3; val_offset:30582*0 + 3*209*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30582*0 + 3*210*FLEN/8, x4, x1, x2)

inst_10195:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffff0; valaddr_reg:x3; val_offset:30585*0 + 3*210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30585*0 + 3*211*FLEN/8, x4, x1, x2)

inst_10196:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffff8; valaddr_reg:x3; val_offset:30588*0 + 3*211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30588*0 + 3*212*FLEN/8, x4, x1, x2)

inst_10197:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffffc; valaddr_reg:x3; val_offset:30591*0 + 3*212*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30591*0 + 3*213*FLEN/8, x4, x1, x2)

inst_10198:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffffe; valaddr_reg:x3; val_offset:30594*0 + 3*213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30594*0 + 3*214*FLEN/8, x4, x1, x2)

inst_10199:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fffff; valaddr_reg:x3; val_offset:30597*0 + 3*214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30597*0 + 3*215*FLEN/8, x4, x1, x2)

inst_10200:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbf800001; valaddr_reg:x3; val_offset:30600*0 + 3*215*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30600*0 + 3*216*FLEN/8, x4, x1, x2)

inst_10201:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbf800003; valaddr_reg:x3; val_offset:30603*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30603*0 + 3*217*FLEN/8, x4, x1, x2)

inst_10202:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbf800007; valaddr_reg:x3; val_offset:30606*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30606*0 + 3*218*FLEN/8, x4, x1, x2)

inst_10203:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbf999999; valaddr_reg:x3; val_offset:30609*0 + 3*218*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30609*0 + 3*219*FLEN/8, x4, x1, x2)

inst_10204:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:30612*0 + 3*219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30612*0 + 3*220*FLEN/8, x4, x1, x2)

inst_10205:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:30615*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30615*0 + 3*221*FLEN/8, x4, x1, x2)

inst_10206:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:30618*0 + 3*221*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30618*0 + 3*222*FLEN/8, x4, x1, x2)

inst_10207:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:30621*0 + 3*222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30621*0 + 3*223*FLEN/8, x4, x1, x2)

inst_10208:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:30624*0 + 3*223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30624*0 + 3*224*FLEN/8, x4, x1, x2)

inst_10209:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:30627*0 + 3*224*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30627*0 + 3*225*FLEN/8, x4, x1, x2)

inst_10210:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:30630*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30630*0 + 3*226*FLEN/8, x4, x1, x2)

inst_10211:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:30633*0 + 3*226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30633*0 + 3*227*FLEN/8, x4, x1, x2)

inst_10212:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:30636*0 + 3*227*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30636*0 + 3*228*FLEN/8, x4, x1, x2)

inst_10213:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:30639*0 + 3*228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30639*0 + 3*229*FLEN/8, x4, x1, x2)

inst_10214:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:30642*0 + 3*229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30642*0 + 3*230*FLEN/8, x4, x1, x2)

inst_10215:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:30645*0 + 3*230*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30645*0 + 3*231*FLEN/8, x4, x1, x2)

inst_10216:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0000000; valaddr_reg:x3; val_offset:30648*0 + 3*231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30648*0 + 3*232*FLEN/8, x4, x1, x2)

inst_10217:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0000001; valaddr_reg:x3; val_offset:30651*0 + 3*232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30651*0 + 3*233*FLEN/8, x4, x1, x2)

inst_10218:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0000003; valaddr_reg:x3; val_offset:30654*0 + 3*233*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30654*0 + 3*234*FLEN/8, x4, x1, x2)

inst_10219:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0000007; valaddr_reg:x3; val_offset:30657*0 + 3*234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30657*0 + 3*235*FLEN/8, x4, x1, x2)

inst_10220:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc000000f; valaddr_reg:x3; val_offset:30660*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30660*0 + 3*236*FLEN/8, x4, x1, x2)

inst_10221:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc000001f; valaddr_reg:x3; val_offset:30663*0 + 3*236*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30663*0 + 3*237*FLEN/8, x4, x1, x2)

inst_10222:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc000003f; valaddr_reg:x3; val_offset:30666*0 + 3*237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30666*0 + 3*238*FLEN/8, x4, x1, x2)

inst_10223:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc000007f; valaddr_reg:x3; val_offset:30669*0 + 3*238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30669*0 + 3*239*FLEN/8, x4, x1, x2)

inst_10224:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc00000ff; valaddr_reg:x3; val_offset:30672*0 + 3*239*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30672*0 + 3*240*FLEN/8, x4, x1, x2)

inst_10225:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc00001ff; valaddr_reg:x3; val_offset:30675*0 + 3*240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30675*0 + 3*241*FLEN/8, x4, x1, x2)

inst_10226:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc00003ff; valaddr_reg:x3; val_offset:30678*0 + 3*241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30678*0 + 3*242*FLEN/8, x4, x1, x2)

inst_10227:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc00007ff; valaddr_reg:x3; val_offset:30681*0 + 3*242*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30681*0 + 3*243*FLEN/8, x4, x1, x2)

inst_10228:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0000fff; valaddr_reg:x3; val_offset:30684*0 + 3*243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30684*0 + 3*244*FLEN/8, x4, x1, x2)

inst_10229:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0001fff; valaddr_reg:x3; val_offset:30687*0 + 3*244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30687*0 + 3*245*FLEN/8, x4, x1, x2)

inst_10230:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0003fff; valaddr_reg:x3; val_offset:30690*0 + 3*245*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30690*0 + 3*246*FLEN/8, x4, x1, x2)

inst_10231:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0007fff; valaddr_reg:x3; val_offset:30693*0 + 3*246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30693*0 + 3*247*FLEN/8, x4, x1, x2)

inst_10232:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc000ffff; valaddr_reg:x3; val_offset:30696*0 + 3*247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30696*0 + 3*248*FLEN/8, x4, x1, x2)

inst_10233:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc001ffff; valaddr_reg:x3; val_offset:30699*0 + 3*248*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30699*0 + 3*249*FLEN/8, x4, x1, x2)

inst_10234:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc003ffff; valaddr_reg:x3; val_offset:30702*0 + 3*249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30702*0 + 3*250*FLEN/8, x4, x1, x2)

inst_10235:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc007ffff; valaddr_reg:x3; val_offset:30705*0 + 3*250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30705*0 + 3*251*FLEN/8, x4, x1, x2)

inst_10236:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc00fffff; valaddr_reg:x3; val_offset:30708*0 + 3*251*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30708*0 + 3*252*FLEN/8, x4, x1, x2)

inst_10237:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc01fffff; valaddr_reg:x3; val_offset:30711*0 + 3*252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30711*0 + 3*253*FLEN/8, x4, x1, x2)

inst_10238:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc03fffff; valaddr_reg:x3; val_offset:30714*0 + 3*253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30714*0 + 3*254*FLEN/8, x4, x1, x2)

inst_10239:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0400000; valaddr_reg:x3; val_offset:30717*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30717*0 + 3*255*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_3)

inst_10240:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0600000; valaddr_reg:x3; val_offset:30720*0 + 3*256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30720*0 + 3*256*FLEN/8, x4, x1, x2)

inst_10241:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0700000; valaddr_reg:x3; val_offset:30723*0 + 3*257*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30723*0 + 3*257*FLEN/8, x4, x1, x2)

inst_10242:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0780000; valaddr_reg:x3; val_offset:30726*0 + 3*258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30726*0 + 3*258*FLEN/8, x4, x1, x2)

inst_10243:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07c0000; valaddr_reg:x3; val_offset:30729*0 + 3*259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30729*0 + 3*259*FLEN/8, x4, x1, x2)

inst_10244:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07e0000; valaddr_reg:x3; val_offset:30732*0 + 3*260*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30732*0 + 3*260*FLEN/8, x4, x1, x2)

inst_10245:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07f0000; valaddr_reg:x3; val_offset:30735*0 + 3*261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30735*0 + 3*261*FLEN/8, x4, x1, x2)

inst_10246:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07f8000; valaddr_reg:x3; val_offset:30738*0 + 3*262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30738*0 + 3*262*FLEN/8, x4, x1, x2)

inst_10247:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07fc000; valaddr_reg:x3; val_offset:30741*0 + 3*263*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30741*0 + 3*263*FLEN/8, x4, x1, x2)

inst_10248:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07fe000; valaddr_reg:x3; val_offset:30744*0 + 3*264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30744*0 + 3*264*FLEN/8, x4, x1, x2)

inst_10249:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07ff000; valaddr_reg:x3; val_offset:30747*0 + 3*265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30747*0 + 3*265*FLEN/8, x4, x1, x2)

inst_10250:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07ff800; valaddr_reg:x3; val_offset:30750*0 + 3*266*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30750*0 + 3*266*FLEN/8, x4, x1, x2)

inst_10251:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07ffc00; valaddr_reg:x3; val_offset:30753*0 + 3*267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30753*0 + 3*267*FLEN/8, x4, x1, x2)

inst_10252:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07ffe00; valaddr_reg:x3; val_offset:30756*0 + 3*268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30756*0 + 3*268*FLEN/8, x4, x1, x2)

inst_10253:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07fff00; valaddr_reg:x3; val_offset:30759*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30759*0 + 3*269*FLEN/8, x4, x1, x2)

inst_10254:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07fff80; valaddr_reg:x3; val_offset:30762*0 + 3*270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30762*0 + 3*270*FLEN/8, x4, x1, x2)

inst_10255:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07fffc0; valaddr_reg:x3; val_offset:30765*0 + 3*271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30765*0 + 3*271*FLEN/8, x4, x1, x2)

inst_10256:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07fffe0; valaddr_reg:x3; val_offset:30768*0 + 3*272*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30768*0 + 3*272*FLEN/8, x4, x1, x2)

inst_10257:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07ffff0; valaddr_reg:x3; val_offset:30771*0 + 3*273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30771*0 + 3*273*FLEN/8, x4, x1, x2)

inst_10258:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07ffff8; valaddr_reg:x3; val_offset:30774*0 + 3*274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30774*0 + 3*274*FLEN/8, x4, x1, x2)

inst_10259:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07ffffc; valaddr_reg:x3; val_offset:30777*0 + 3*275*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30777*0 + 3*275*FLEN/8, x4, x1, x2)

inst_10260:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07ffffe; valaddr_reg:x3; val_offset:30780*0 + 3*276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30780*0 + 3*276*FLEN/8, x4, x1, x2)

inst_10261:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc07fffff; valaddr_reg:x3; val_offset:30783*0 + 3*277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30783*0 + 3*277*FLEN/8, x4, x1, x2)

inst_10262:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4000000; valaddr_reg:x3; val_offset:30786*0 + 3*278*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30786*0 + 3*278*FLEN/8, x4, x1, x2)

inst_10263:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4000001; valaddr_reg:x3; val_offset:30789*0 + 3*279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30789*0 + 3*279*FLEN/8, x4, x1, x2)

inst_10264:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4000003; valaddr_reg:x3; val_offset:30792*0 + 3*280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30792*0 + 3*280*FLEN/8, x4, x1, x2)

inst_10265:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4000007; valaddr_reg:x3; val_offset:30795*0 + 3*281*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30795*0 + 3*281*FLEN/8, x4, x1, x2)

inst_10266:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf400000f; valaddr_reg:x3; val_offset:30798*0 + 3*282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30798*0 + 3*282*FLEN/8, x4, x1, x2)

inst_10267:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf400001f; valaddr_reg:x3; val_offset:30801*0 + 3*283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30801*0 + 3*283*FLEN/8, x4, x1, x2)

inst_10268:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf400003f; valaddr_reg:x3; val_offset:30804*0 + 3*284*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30804*0 + 3*284*FLEN/8, x4, x1, x2)

inst_10269:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf400007f; valaddr_reg:x3; val_offset:30807*0 + 3*285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30807*0 + 3*285*FLEN/8, x4, x1, x2)

inst_10270:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf40000ff; valaddr_reg:x3; val_offset:30810*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30810*0 + 3*286*FLEN/8, x4, x1, x2)

inst_10271:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf40001ff; valaddr_reg:x3; val_offset:30813*0 + 3*287*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30813*0 + 3*287*FLEN/8, x4, x1, x2)

inst_10272:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf40003ff; valaddr_reg:x3; val_offset:30816*0 + 3*288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30816*0 + 3*288*FLEN/8, x4, x1, x2)

inst_10273:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf40007ff; valaddr_reg:x3; val_offset:30819*0 + 3*289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30819*0 + 3*289*FLEN/8, x4, x1, x2)

inst_10274:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4000fff; valaddr_reg:x3; val_offset:30822*0 + 3*290*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30822*0 + 3*290*FLEN/8, x4, x1, x2)

inst_10275:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4001fff; valaddr_reg:x3; val_offset:30825*0 + 3*291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30825*0 + 3*291*FLEN/8, x4, x1, x2)

inst_10276:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4003fff; valaddr_reg:x3; val_offset:30828*0 + 3*292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30828*0 + 3*292*FLEN/8, x4, x1, x2)

inst_10277:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4007fff; valaddr_reg:x3; val_offset:30831*0 + 3*293*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30831*0 + 3*293*FLEN/8, x4, x1, x2)

inst_10278:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf400ffff; valaddr_reg:x3; val_offset:30834*0 + 3*294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30834*0 + 3*294*FLEN/8, x4, x1, x2)

inst_10279:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf401ffff; valaddr_reg:x3; val_offset:30837*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30837*0 + 3*295*FLEN/8, x4, x1, x2)

inst_10280:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf403ffff; valaddr_reg:x3; val_offset:30840*0 + 3*296*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30840*0 + 3*296*FLEN/8, x4, x1, x2)

inst_10281:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf407ffff; valaddr_reg:x3; val_offset:30843*0 + 3*297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30843*0 + 3*297*FLEN/8, x4, x1, x2)

inst_10282:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf40fffff; valaddr_reg:x3; val_offset:30846*0 + 3*298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30846*0 + 3*298*FLEN/8, x4, x1, x2)

inst_10283:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf41fffff; valaddr_reg:x3; val_offset:30849*0 + 3*299*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30849*0 + 3*299*FLEN/8, x4, x1, x2)

inst_10284:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf43fffff; valaddr_reg:x3; val_offset:30852*0 + 3*300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30852*0 + 3*300*FLEN/8, x4, x1, x2)

inst_10285:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4400000; valaddr_reg:x3; val_offset:30855*0 + 3*301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30855*0 + 3*301*FLEN/8, x4, x1, x2)

inst_10286:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4600000; valaddr_reg:x3; val_offset:30858*0 + 3*302*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30858*0 + 3*302*FLEN/8, x4, x1, x2)

inst_10287:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4700000; valaddr_reg:x3; val_offset:30861*0 + 3*303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30861*0 + 3*303*FLEN/8, x4, x1, x2)

inst_10288:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf4780000; valaddr_reg:x3; val_offset:30864*0 + 3*304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30864*0 + 3*304*FLEN/8, x4, x1, x2)

inst_10289:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47c0000; valaddr_reg:x3; val_offset:30867*0 + 3*305*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30867*0 + 3*305*FLEN/8, x4, x1, x2)

inst_10290:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47e0000; valaddr_reg:x3; val_offset:30870*0 + 3*306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30870*0 + 3*306*FLEN/8, x4, x1, x2)

inst_10291:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47f0000; valaddr_reg:x3; val_offset:30873*0 + 3*307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30873*0 + 3*307*FLEN/8, x4, x1, x2)

inst_10292:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47f8000; valaddr_reg:x3; val_offset:30876*0 + 3*308*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30876*0 + 3*308*FLEN/8, x4, x1, x2)

inst_10293:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47fc000; valaddr_reg:x3; val_offset:30879*0 + 3*309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30879*0 + 3*309*FLEN/8, x4, x1, x2)

inst_10294:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47fe000; valaddr_reg:x3; val_offset:30882*0 + 3*310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30882*0 + 3*310*FLEN/8, x4, x1, x2)

inst_10295:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47ff000; valaddr_reg:x3; val_offset:30885*0 + 3*311*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30885*0 + 3*311*FLEN/8, x4, x1, x2)

inst_10296:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47ff800; valaddr_reg:x3; val_offset:30888*0 + 3*312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30888*0 + 3*312*FLEN/8, x4, x1, x2)

inst_10297:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47ffc00; valaddr_reg:x3; val_offset:30891*0 + 3*313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30891*0 + 3*313*FLEN/8, x4, x1, x2)

inst_10298:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47ffe00; valaddr_reg:x3; val_offset:30894*0 + 3*314*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30894*0 + 3*314*FLEN/8, x4, x1, x2)

inst_10299:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47fff00; valaddr_reg:x3; val_offset:30897*0 + 3*315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30897*0 + 3*315*FLEN/8, x4, x1, x2)

inst_10300:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47fff80; valaddr_reg:x3; val_offset:30900*0 + 3*316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30900*0 + 3*316*FLEN/8, x4, x1, x2)

inst_10301:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47fffc0; valaddr_reg:x3; val_offset:30903*0 + 3*317*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30903*0 + 3*317*FLEN/8, x4, x1, x2)

inst_10302:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47fffe0; valaddr_reg:x3; val_offset:30906*0 + 3*318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30906*0 + 3*318*FLEN/8, x4, x1, x2)

inst_10303:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47ffff0; valaddr_reg:x3; val_offset:30909*0 + 3*319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30909*0 + 3*319*FLEN/8, x4, x1, x2)

inst_10304:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47ffff8; valaddr_reg:x3; val_offset:30912*0 + 3*320*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30912*0 + 3*320*FLEN/8, x4, x1, x2)

inst_10305:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47ffffc; valaddr_reg:x3; val_offset:30915*0 + 3*321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30915*0 + 3*321*FLEN/8, x4, x1, x2)

inst_10306:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47ffffe; valaddr_reg:x3; val_offset:30918*0 + 3*322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30918*0 + 3*322*FLEN/8, x4, x1, x2)

inst_10307:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xe8 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xf47fffff; valaddr_reg:x3; val_offset:30921*0 + 3*323*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30921*0 + 3*323*FLEN/8, x4, x1, x2)

inst_10308:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff000001; valaddr_reg:x3; val_offset:30924*0 + 3*324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30924*0 + 3*324*FLEN/8, x4, x1, x2)

inst_10309:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff000003; valaddr_reg:x3; val_offset:30927*0 + 3*325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30927*0 + 3*325*FLEN/8, x4, x1, x2)

inst_10310:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff000007; valaddr_reg:x3; val_offset:30930*0 + 3*326*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30930*0 + 3*326*FLEN/8, x4, x1, x2)

inst_10311:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff199999; valaddr_reg:x3; val_offset:30933*0 + 3*327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30933*0 + 3*327*FLEN/8, x4, x1, x2)

inst_10312:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff249249; valaddr_reg:x3; val_offset:30936*0 + 3*328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30936*0 + 3*328*FLEN/8, x4, x1, x2)

inst_10313:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff333333; valaddr_reg:x3; val_offset:30939*0 + 3*329*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30939*0 + 3*329*FLEN/8, x4, x1, x2)

inst_10314:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:30942*0 + 3*330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30942*0 + 3*330*FLEN/8, x4, x1, x2)

inst_10315:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:30945*0 + 3*331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30945*0 + 3*331*FLEN/8, x4, x1, x2)

inst_10316:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff444444; valaddr_reg:x3; val_offset:30948*0 + 3*332*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30948*0 + 3*332*FLEN/8, x4, x1, x2)

inst_10317:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:30951*0 + 3*333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30951*0 + 3*333*FLEN/8, x4, x1, x2)

inst_10318:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:30954*0 + 3*334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30954*0 + 3*334*FLEN/8, x4, x1, x2)

inst_10319:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff666666; valaddr_reg:x3; val_offset:30957*0 + 3*335*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30957*0 + 3*335*FLEN/8, x4, x1, x2)

inst_10320:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:30960*0 + 3*336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30960*0 + 3*336*FLEN/8, x4, x1, x2)

inst_10321:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:30963*0 + 3*337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30963*0 + 3*337*FLEN/8, x4, x1, x2)

inst_10322:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:30966*0 + 3*338*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30966*0 + 3*338*FLEN/8, x4, x1, x2)

inst_10323:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x450cdb and fs2 == 1 and fe2 == 0x81 and fm2 == 0x264ae9 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e450cdb; op2val:0xc0a64ae9;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:30969*0 + 3*339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30969*0 + 3*339*FLEN/8, x4, x1, x2)

inst_10324:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:30972*0 + 3*340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30972*0 + 3*340*FLEN/8, x4, x1, x2)

inst_10325:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:30975*0 + 3*341*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30975*0 + 3*341*FLEN/8, x4, x1, x2)

inst_10326:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:30978*0 + 3*342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30978*0 + 3*342*FLEN/8, x4, x1, x2)

inst_10327:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:30981*0 + 3*343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30981*0 + 3*343*FLEN/8, x4, x1, x2)

inst_10328:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:30984*0 + 3*344*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30984*0 + 3*344*FLEN/8, x4, x1, x2)

inst_10329:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:30987*0 + 3*345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30987*0 + 3*345*FLEN/8, x4, x1, x2)

inst_10330:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:30990*0 + 3*346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30990*0 + 3*346*FLEN/8, x4, x1, x2)

inst_10331:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:30993*0 + 3*347*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30993*0 + 3*347*FLEN/8, x4, x1, x2)

inst_10332:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:30996*0 + 3*348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30996*0 + 3*348*FLEN/8, x4, x1, x2)

inst_10333:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:30999*0 + 3*349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30999*0 + 3*349*FLEN/8, x4, x1, x2)

inst_10334:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:31002*0 + 3*350*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31002*0 + 3*350*FLEN/8, x4, x1, x2)

inst_10335:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:31005*0 + 3*351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31005*0 + 3*351*FLEN/8, x4, x1, x2)

inst_10336:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:31008*0 + 3*352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31008*0 + 3*352*FLEN/8, x4, x1, x2)

inst_10337:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:31011*0 + 3*353*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31011*0 + 3*353*FLEN/8, x4, x1, x2)

inst_10338:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:31014*0 + 3*354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31014*0 + 3*354*FLEN/8, x4, x1, x2)

inst_10339:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:31017*0 + 3*355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31017*0 + 3*355*FLEN/8, x4, x1, x2)

inst_10340:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7800000; valaddr_reg:x3; val_offset:31020*0 + 3*356*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31020*0 + 3*356*FLEN/8, x4, x1, x2)

inst_10341:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7800001; valaddr_reg:x3; val_offset:31023*0 + 3*357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31023*0 + 3*357*FLEN/8, x4, x1, x2)

inst_10342:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7800003; valaddr_reg:x3; val_offset:31026*0 + 3*358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31026*0 + 3*358*FLEN/8, x4, x1, x2)

inst_10343:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7800007; valaddr_reg:x3; val_offset:31029*0 + 3*359*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31029*0 + 3*359*FLEN/8, x4, x1, x2)

inst_10344:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x780000f; valaddr_reg:x3; val_offset:31032*0 + 3*360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31032*0 + 3*360*FLEN/8, x4, x1, x2)

inst_10345:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x780001f; valaddr_reg:x3; val_offset:31035*0 + 3*361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31035*0 + 3*361*FLEN/8, x4, x1, x2)

inst_10346:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x780003f; valaddr_reg:x3; val_offset:31038*0 + 3*362*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31038*0 + 3*362*FLEN/8, x4, x1, x2)

inst_10347:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x780007f; valaddr_reg:x3; val_offset:31041*0 + 3*363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31041*0 + 3*363*FLEN/8, x4, x1, x2)

inst_10348:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x78000ff; valaddr_reg:x3; val_offset:31044*0 + 3*364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31044*0 + 3*364*FLEN/8, x4, x1, x2)

inst_10349:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x78001ff; valaddr_reg:x3; val_offset:31047*0 + 3*365*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31047*0 + 3*365*FLEN/8, x4, x1, x2)

inst_10350:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x78003ff; valaddr_reg:x3; val_offset:31050*0 + 3*366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31050*0 + 3*366*FLEN/8, x4, x1, x2)

inst_10351:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x78007ff; valaddr_reg:x3; val_offset:31053*0 + 3*367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31053*0 + 3*367*FLEN/8, x4, x1, x2)

inst_10352:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7800fff; valaddr_reg:x3; val_offset:31056*0 + 3*368*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31056*0 + 3*368*FLEN/8, x4, x1, x2)

inst_10353:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7801fff; valaddr_reg:x3; val_offset:31059*0 + 3*369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31059*0 + 3*369*FLEN/8, x4, x1, x2)

inst_10354:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7803fff; valaddr_reg:x3; val_offset:31062*0 + 3*370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31062*0 + 3*370*FLEN/8, x4, x1, x2)

inst_10355:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7807fff; valaddr_reg:x3; val_offset:31065*0 + 3*371*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31065*0 + 3*371*FLEN/8, x4, x1, x2)

inst_10356:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x780ffff; valaddr_reg:x3; val_offset:31068*0 + 3*372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31068*0 + 3*372*FLEN/8, x4, x1, x2)

inst_10357:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x781ffff; valaddr_reg:x3; val_offset:31071*0 + 3*373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31071*0 + 3*373*FLEN/8, x4, x1, x2)

inst_10358:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x783ffff; valaddr_reg:x3; val_offset:31074*0 + 3*374*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31074*0 + 3*374*FLEN/8, x4, x1, x2)

inst_10359:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x787ffff; valaddr_reg:x3; val_offset:31077*0 + 3*375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31077*0 + 3*375*FLEN/8, x4, x1, x2)

inst_10360:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x78fffff; valaddr_reg:x3; val_offset:31080*0 + 3*376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31080*0 + 3*376*FLEN/8, x4, x1, x2)

inst_10361:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x79fffff; valaddr_reg:x3; val_offset:31083*0 + 3*377*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31083*0 + 3*377*FLEN/8, x4, x1, x2)

inst_10362:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7bfffff; valaddr_reg:x3; val_offset:31086*0 + 3*378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31086*0 + 3*378*FLEN/8, x4, x1, x2)

inst_10363:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7c00000; valaddr_reg:x3; val_offset:31089*0 + 3*379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31089*0 + 3*379*FLEN/8, x4, x1, x2)

inst_10364:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7e00000; valaddr_reg:x3; val_offset:31092*0 + 3*380*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31092*0 + 3*380*FLEN/8, x4, x1, x2)

inst_10365:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7f00000; valaddr_reg:x3; val_offset:31095*0 + 3*381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31095*0 + 3*381*FLEN/8, x4, x1, x2)

inst_10366:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7f80000; valaddr_reg:x3; val_offset:31098*0 + 3*382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31098*0 + 3*382*FLEN/8, x4, x1, x2)

inst_10367:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7fc0000; valaddr_reg:x3; val_offset:31101*0 + 3*383*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31101*0 + 3*383*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_4)

inst_10368:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7fe0000; valaddr_reg:x3; val_offset:31104*0 + 3*384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31104*0 + 3*384*FLEN/8, x4, x1, x2)

inst_10369:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ff0000; valaddr_reg:x3; val_offset:31107*0 + 3*385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31107*0 + 3*385*FLEN/8, x4, x1, x2)

inst_10370:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ff8000; valaddr_reg:x3; val_offset:31110*0 + 3*386*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31110*0 + 3*386*FLEN/8, x4, x1, x2)

inst_10371:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ffc000; valaddr_reg:x3; val_offset:31113*0 + 3*387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31113*0 + 3*387*FLEN/8, x4, x1, x2)

inst_10372:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ffe000; valaddr_reg:x3; val_offset:31116*0 + 3*388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31116*0 + 3*388*FLEN/8, x4, x1, x2)

inst_10373:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7fff000; valaddr_reg:x3; val_offset:31119*0 + 3*389*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31119*0 + 3*389*FLEN/8, x4, x1, x2)

inst_10374:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7fff800; valaddr_reg:x3; val_offset:31122*0 + 3*390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31122*0 + 3*390*FLEN/8, x4, x1, x2)

inst_10375:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7fffc00; valaddr_reg:x3; val_offset:31125*0 + 3*391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31125*0 + 3*391*FLEN/8, x4, x1, x2)

inst_10376:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7fffe00; valaddr_reg:x3; val_offset:31128*0 + 3*392*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31128*0 + 3*392*FLEN/8, x4, x1, x2)

inst_10377:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ffff00; valaddr_reg:x3; val_offset:31131*0 + 3*393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31131*0 + 3*393*FLEN/8, x4, x1, x2)

inst_10378:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ffff80; valaddr_reg:x3; val_offset:31134*0 + 3*394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31134*0 + 3*394*FLEN/8, x4, x1, x2)

inst_10379:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ffffc0; valaddr_reg:x3; val_offset:31137*0 + 3*395*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31137*0 + 3*395*FLEN/8, x4, x1, x2)

inst_10380:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ffffe0; valaddr_reg:x3; val_offset:31140*0 + 3*396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31140*0 + 3*396*FLEN/8, x4, x1, x2)

inst_10381:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7fffff0; valaddr_reg:x3; val_offset:31143*0 + 3*397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31143*0 + 3*397*FLEN/8, x4, x1, x2)

inst_10382:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7fffff8; valaddr_reg:x3; val_offset:31146*0 + 3*398*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31146*0 + 3*398*FLEN/8, x4, x1, x2)

inst_10383:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7fffffc; valaddr_reg:x3; val_offset:31149*0 + 3*399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31149*0 + 3*399*FLEN/8, x4, x1, x2)

inst_10384:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7fffffe; valaddr_reg:x3; val_offset:31152*0 + 3*400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31152*0 + 3*400*FLEN/8, x4, x1, x2)

inst_10385:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x454909 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e454909; op2val:0x0;
op3val:0x7ffffff; valaddr_reg:x3; val_offset:31155*0 + 3*401*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31155*0 + 3*401*FLEN/8, x4, x1, x2)

inst_10386:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d000000; valaddr_reg:x3; val_offset:31158*0 + 3*402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31158*0 + 3*402*FLEN/8, x4, x1, x2)

inst_10387:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d000001; valaddr_reg:x3; val_offset:31161*0 + 3*403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31161*0 + 3*403*FLEN/8, x4, x1, x2)

inst_10388:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d000003; valaddr_reg:x3; val_offset:31164*0 + 3*404*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31164*0 + 3*404*FLEN/8, x4, x1, x2)

inst_10389:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d000007; valaddr_reg:x3; val_offset:31167*0 + 3*405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31167*0 + 3*405*FLEN/8, x4, x1, x2)

inst_10390:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d00000f; valaddr_reg:x3; val_offset:31170*0 + 3*406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31170*0 + 3*406*FLEN/8, x4, x1, x2)

inst_10391:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d00001f; valaddr_reg:x3; val_offset:31173*0 + 3*407*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31173*0 + 3*407*FLEN/8, x4, x1, x2)

inst_10392:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d00003f; valaddr_reg:x3; val_offset:31176*0 + 3*408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31176*0 + 3*408*FLEN/8, x4, x1, x2)

inst_10393:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d00007f; valaddr_reg:x3; val_offset:31179*0 + 3*409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31179*0 + 3*409*FLEN/8, x4, x1, x2)

inst_10394:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d0000ff; valaddr_reg:x3; val_offset:31182*0 + 3*410*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31182*0 + 3*410*FLEN/8, x4, x1, x2)

inst_10395:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d0001ff; valaddr_reg:x3; val_offset:31185*0 + 3*411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31185*0 + 3*411*FLEN/8, x4, x1, x2)

inst_10396:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d0003ff; valaddr_reg:x3; val_offset:31188*0 + 3*412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31188*0 + 3*412*FLEN/8, x4, x1, x2)

inst_10397:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d0007ff; valaddr_reg:x3; val_offset:31191*0 + 3*413*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31191*0 + 3*413*FLEN/8, x4, x1, x2)

inst_10398:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d000fff; valaddr_reg:x3; val_offset:31194*0 + 3*414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31194*0 + 3*414*FLEN/8, x4, x1, x2)

inst_10399:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d001fff; valaddr_reg:x3; val_offset:31197*0 + 3*415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31197*0 + 3*415*FLEN/8, x4, x1, x2)

inst_10400:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d003fff; valaddr_reg:x3; val_offset:31200*0 + 3*416*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31200*0 + 3*416*FLEN/8, x4, x1, x2)

inst_10401:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d007fff; valaddr_reg:x3; val_offset:31203*0 + 3*417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31203*0 + 3*417*FLEN/8, x4, x1, x2)

inst_10402:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d00ffff; valaddr_reg:x3; val_offset:31206*0 + 3*418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31206*0 + 3*418*FLEN/8, x4, x1, x2)

inst_10403:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d01ffff; valaddr_reg:x3; val_offset:31209*0 + 3*419*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31209*0 + 3*419*FLEN/8, x4, x1, x2)

inst_10404:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d03ffff; valaddr_reg:x3; val_offset:31212*0 + 3*420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31212*0 + 3*420*FLEN/8, x4, x1, x2)

inst_10405:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d07ffff; valaddr_reg:x3; val_offset:31215*0 + 3*421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31215*0 + 3*421*FLEN/8, x4, x1, x2)

inst_10406:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d0fffff; valaddr_reg:x3; val_offset:31218*0 + 3*422*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31218*0 + 3*422*FLEN/8, x4, x1, x2)

inst_10407:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d1fffff; valaddr_reg:x3; val_offset:31221*0 + 3*423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31221*0 + 3*423*FLEN/8, x4, x1, x2)

inst_10408:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d3fffff; valaddr_reg:x3; val_offset:31224*0 + 3*424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31224*0 + 3*424*FLEN/8, x4, x1, x2)

inst_10409:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d400000; valaddr_reg:x3; val_offset:31227*0 + 3*425*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31227*0 + 3*425*FLEN/8, x4, x1, x2)

inst_10410:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d600000; valaddr_reg:x3; val_offset:31230*0 + 3*426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31230*0 + 3*426*FLEN/8, x4, x1, x2)

inst_10411:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d700000; valaddr_reg:x3; val_offset:31233*0 + 3*427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31233*0 + 3*427*FLEN/8, x4, x1, x2)

inst_10412:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d780000; valaddr_reg:x3; val_offset:31236*0 + 3*428*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31236*0 + 3*428*FLEN/8, x4, x1, x2)

inst_10413:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7c0000; valaddr_reg:x3; val_offset:31239*0 + 3*429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31239*0 + 3*429*FLEN/8, x4, x1, x2)

inst_10414:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7e0000; valaddr_reg:x3; val_offset:31242*0 + 3*430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31242*0 + 3*430*FLEN/8, x4, x1, x2)

inst_10415:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7f0000; valaddr_reg:x3; val_offset:31245*0 + 3*431*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31245*0 + 3*431*FLEN/8, x4, x1, x2)

inst_10416:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7f8000; valaddr_reg:x3; val_offset:31248*0 + 3*432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31248*0 + 3*432*FLEN/8, x4, x1, x2)

inst_10417:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7fc000; valaddr_reg:x3; val_offset:31251*0 + 3*433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31251*0 + 3*433*FLEN/8, x4, x1, x2)

inst_10418:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7fe000; valaddr_reg:x3; val_offset:31254*0 + 3*434*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31254*0 + 3*434*FLEN/8, x4, x1, x2)

inst_10419:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7ff000; valaddr_reg:x3; val_offset:31257*0 + 3*435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31257*0 + 3*435*FLEN/8, x4, x1, x2)

inst_10420:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7ff800; valaddr_reg:x3; val_offset:31260*0 + 3*436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31260*0 + 3*436*FLEN/8, x4, x1, x2)

inst_10421:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7ffc00; valaddr_reg:x3; val_offset:31263*0 + 3*437*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31263*0 + 3*437*FLEN/8, x4, x1, x2)

inst_10422:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7ffe00; valaddr_reg:x3; val_offset:31266*0 + 3*438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31266*0 + 3*438*FLEN/8, x4, x1, x2)

inst_10423:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7fff00; valaddr_reg:x3; val_offset:31269*0 + 3*439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31269*0 + 3*439*FLEN/8, x4, x1, x2)

inst_10424:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7fff80; valaddr_reg:x3; val_offset:31272*0 + 3*440*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31272*0 + 3*440*FLEN/8, x4, x1, x2)

inst_10425:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7fffc0; valaddr_reg:x3; val_offset:31275*0 + 3*441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31275*0 + 3*441*FLEN/8, x4, x1, x2)

inst_10426:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7fffe0; valaddr_reg:x3; val_offset:31278*0 + 3*442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31278*0 + 3*442*FLEN/8, x4, x1, x2)

inst_10427:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7ffff0; valaddr_reg:x3; val_offset:31281*0 + 3*443*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31281*0 + 3*443*FLEN/8, x4, x1, x2)

inst_10428:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7ffff8; valaddr_reg:x3; val_offset:31284*0 + 3*444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31284*0 + 3*444*FLEN/8, x4, x1, x2)

inst_10429:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7ffffc; valaddr_reg:x3; val_offset:31287*0 + 3*445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31287*0 + 3*445*FLEN/8, x4, x1, x2)

inst_10430:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7ffffe; valaddr_reg:x3; val_offset:31290*0 + 3*446*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31290*0 + 3*446*FLEN/8, x4, x1, x2)

inst_10431:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xda and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x6d7fffff; valaddr_reg:x3; val_offset:31293*0 + 3*447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31293*0 + 3*447*FLEN/8, x4, x1, x2)

inst_10432:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f000001; valaddr_reg:x3; val_offset:31296*0 + 3*448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31296*0 + 3*448*FLEN/8, x4, x1, x2)

inst_10433:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f000003; valaddr_reg:x3; val_offset:31299*0 + 3*449*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31299*0 + 3*449*FLEN/8, x4, x1, x2)

inst_10434:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f000007; valaddr_reg:x3; val_offset:31302*0 + 3*450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31302*0 + 3*450*FLEN/8, x4, x1, x2)

inst_10435:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f199999; valaddr_reg:x3; val_offset:31305*0 + 3*451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31305*0 + 3*451*FLEN/8, x4, x1, x2)

inst_10436:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f249249; valaddr_reg:x3; val_offset:31308*0 + 3*452*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31308*0 + 3*452*FLEN/8, x4, x1, x2)

inst_10437:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f333333; valaddr_reg:x3; val_offset:31311*0 + 3*453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31311*0 + 3*453*FLEN/8, x4, x1, x2)

inst_10438:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:31314*0 + 3*454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31314*0 + 3*454*FLEN/8, x4, x1, x2)

inst_10439:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:31317*0 + 3*455*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31317*0 + 3*455*FLEN/8, x4, x1, x2)

inst_10440:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f444444; valaddr_reg:x3; val_offset:31320*0 + 3*456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31320*0 + 3*456*FLEN/8, x4, x1, x2)

inst_10441:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:31323*0 + 3*457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31323*0 + 3*457*FLEN/8, x4, x1, x2)

inst_10442:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:31326*0 + 3*458*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31326*0 + 3*458*FLEN/8, x4, x1, x2)

inst_10443:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f666666; valaddr_reg:x3; val_offset:31329*0 + 3*459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31329*0 + 3*459*FLEN/8, x4, x1, x2)

inst_10444:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:31332*0 + 3*460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31332*0 + 3*460*FLEN/8, x4, x1, x2)

inst_10445:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:31335*0 + 3*461*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31335*0 + 3*461*FLEN/8, x4, x1, x2)

inst_10446:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:31338*0 + 3*462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31338*0 + 3*462*FLEN/8, x4, x1, x2)

inst_10447:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x464fe3 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x253c09 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e464fe3; op2val:0x40a53c09;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:31341*0 + 3*463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31341*0 + 3*463*FLEN/8, x4, x1, x2)

inst_10448:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbf800001; valaddr_reg:x3; val_offset:31344*0 + 3*464*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31344*0 + 3*464*FLEN/8, x4, x1, x2)

inst_10449:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbf800003; valaddr_reg:x3; val_offset:31347*0 + 3*465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31347*0 + 3*465*FLEN/8, x4, x1, x2)

inst_10450:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbf800007; valaddr_reg:x3; val_offset:31350*0 + 3*466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31350*0 + 3*466*FLEN/8, x4, x1, x2)

inst_10451:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbf999999; valaddr_reg:x3; val_offset:31353*0 + 3*467*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31353*0 + 3*467*FLEN/8, x4, x1, x2)

inst_10452:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:31356*0 + 3*468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31356*0 + 3*468*FLEN/8, x4, x1, x2)

inst_10453:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:31359*0 + 3*469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31359*0 + 3*469*FLEN/8, x4, x1, x2)

inst_10454:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:31362*0 + 3*470*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31362*0 + 3*470*FLEN/8, x4, x1, x2)

inst_10455:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:31365*0 + 3*471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31365*0 + 3*471*FLEN/8, x4, x1, x2)

inst_10456:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:31368*0 + 3*472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31368*0 + 3*472*FLEN/8, x4, x1, x2)

inst_10457:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:31371*0 + 3*473*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31371*0 + 3*473*FLEN/8, x4, x1, x2)

inst_10458:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:31374*0 + 3*474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31374*0 + 3*474*FLEN/8, x4, x1, x2)

inst_10459:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:31377*0 + 3*475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31377*0 + 3*475*FLEN/8, x4, x1, x2)

inst_10460:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:31380*0 + 3*476*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31380*0 + 3*476*FLEN/8, x4, x1, x2)

inst_10461:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:31383*0 + 3*477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31383*0 + 3*477*FLEN/8, x4, x1, x2)

inst_10462:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:31386*0 + 3*478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31386*0 + 3*478*FLEN/8, x4, x1, x2)

inst_10463:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:31389*0 + 3*479*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31389*0 + 3*479*FLEN/8, x4, x1, x2)

inst_10464:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4800000; valaddr_reg:x3; val_offset:31392*0 + 3*480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31392*0 + 3*480*FLEN/8, x4, x1, x2)

inst_10465:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4800001; valaddr_reg:x3; val_offset:31395*0 + 3*481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31395*0 + 3*481*FLEN/8, x4, x1, x2)

inst_10466:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4800003; valaddr_reg:x3; val_offset:31398*0 + 3*482*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31398*0 + 3*482*FLEN/8, x4, x1, x2)

inst_10467:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4800007; valaddr_reg:x3; val_offset:31401*0 + 3*483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31401*0 + 3*483*FLEN/8, x4, x1, x2)

inst_10468:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc480000f; valaddr_reg:x3; val_offset:31404*0 + 3*484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31404*0 + 3*484*FLEN/8, x4, x1, x2)

inst_10469:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc480001f; valaddr_reg:x3; val_offset:31407*0 + 3*485*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31407*0 + 3*485*FLEN/8, x4, x1, x2)

inst_10470:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc480003f; valaddr_reg:x3; val_offset:31410*0 + 3*486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31410*0 + 3*486*FLEN/8, x4, x1, x2)

inst_10471:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc480007f; valaddr_reg:x3; val_offset:31413*0 + 3*487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31413*0 + 3*487*FLEN/8, x4, x1, x2)

inst_10472:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc48000ff; valaddr_reg:x3; val_offset:31416*0 + 3*488*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31416*0 + 3*488*FLEN/8, x4, x1, x2)

inst_10473:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc48001ff; valaddr_reg:x3; val_offset:31419*0 + 3*489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31419*0 + 3*489*FLEN/8, x4, x1, x2)

inst_10474:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc48003ff; valaddr_reg:x3; val_offset:31422*0 + 3*490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31422*0 + 3*490*FLEN/8, x4, x1, x2)

inst_10475:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc48007ff; valaddr_reg:x3; val_offset:31425*0 + 3*491*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31425*0 + 3*491*FLEN/8, x4, x1, x2)

inst_10476:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4800fff; valaddr_reg:x3; val_offset:31428*0 + 3*492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31428*0 + 3*492*FLEN/8, x4, x1, x2)

inst_10477:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4801fff; valaddr_reg:x3; val_offset:31431*0 + 3*493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31431*0 + 3*493*FLEN/8, x4, x1, x2)

inst_10478:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4803fff; valaddr_reg:x3; val_offset:31434*0 + 3*494*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31434*0 + 3*494*FLEN/8, x4, x1, x2)

inst_10479:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4807fff; valaddr_reg:x3; val_offset:31437*0 + 3*495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31437*0 + 3*495*FLEN/8, x4, x1, x2)

inst_10480:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc480ffff; valaddr_reg:x3; val_offset:31440*0 + 3*496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31440*0 + 3*496*FLEN/8, x4, x1, x2)

inst_10481:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc481ffff; valaddr_reg:x3; val_offset:31443*0 + 3*497*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31443*0 + 3*497*FLEN/8, x4, x1, x2)

inst_10482:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc483ffff; valaddr_reg:x3; val_offset:31446*0 + 3*498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31446*0 + 3*498*FLEN/8, x4, x1, x2)

inst_10483:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc487ffff; valaddr_reg:x3; val_offset:31449*0 + 3*499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31449*0 + 3*499*FLEN/8, x4, x1, x2)

inst_10484:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc48fffff; valaddr_reg:x3; val_offset:31452*0 + 3*500*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31452*0 + 3*500*FLEN/8, x4, x1, x2)

inst_10485:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc49fffff; valaddr_reg:x3; val_offset:31455*0 + 3*501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31455*0 + 3*501*FLEN/8, x4, x1, x2)

inst_10486:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4bfffff; valaddr_reg:x3; val_offset:31458*0 + 3*502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31458*0 + 3*502*FLEN/8, x4, x1, x2)

inst_10487:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4c00000; valaddr_reg:x3; val_offset:31461*0 + 3*503*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31461*0 + 3*503*FLEN/8, x4, x1, x2)

inst_10488:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4e00000; valaddr_reg:x3; val_offset:31464*0 + 3*504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31464*0 + 3*504*FLEN/8, x4, x1, x2)

inst_10489:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4f00000; valaddr_reg:x3; val_offset:31467*0 + 3*505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31467*0 + 3*505*FLEN/8, x4, x1, x2)

inst_10490:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4f80000; valaddr_reg:x3; val_offset:31470*0 + 3*506*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31470*0 + 3*506*FLEN/8, x4, x1, x2)

inst_10491:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4fc0000; valaddr_reg:x3; val_offset:31473*0 + 3*507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31473*0 + 3*507*FLEN/8, x4, x1, x2)

inst_10492:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4fe0000; valaddr_reg:x3; val_offset:31476*0 + 3*508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31476*0 + 3*508*FLEN/8, x4, x1, x2)

inst_10493:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4ff0000; valaddr_reg:x3; val_offset:31479*0 + 3*509*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31479*0 + 3*509*FLEN/8, x4, x1, x2)

inst_10494:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4ff8000; valaddr_reg:x3; val_offset:31482*0 + 3*510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31482*0 + 3*510*FLEN/8, x4, x1, x2)

inst_10495:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4ffc000; valaddr_reg:x3; val_offset:31485*0 + 3*511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31485*0 + 3*511*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_5)

inst_10496:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4ffe000; valaddr_reg:x3; val_offset:31488*0 + 3*512*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31488*0 + 3*512*FLEN/8, x4, x1, x2)

inst_10497:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4fff000; valaddr_reg:x3; val_offset:31491*0 + 3*513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31491*0 + 3*513*FLEN/8, x4, x1, x2)

inst_10498:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4fff800; valaddr_reg:x3; val_offset:31494*0 + 3*514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31494*0 + 3*514*FLEN/8, x4, x1, x2)

inst_10499:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4fffc00; valaddr_reg:x3; val_offset:31497*0 + 3*515*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31497*0 + 3*515*FLEN/8, x4, x1, x2)

inst_10500:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4fffe00; valaddr_reg:x3; val_offset:31500*0 + 3*516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31500*0 + 3*516*FLEN/8, x4, x1, x2)

inst_10501:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4ffff00; valaddr_reg:x3; val_offset:31503*0 + 3*517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31503*0 + 3*517*FLEN/8, x4, x1, x2)

inst_10502:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4ffff80; valaddr_reg:x3; val_offset:31506*0 + 3*518*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31506*0 + 3*518*FLEN/8, x4, x1, x2)

inst_10503:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4ffffc0; valaddr_reg:x3; val_offset:31509*0 + 3*519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31509*0 + 3*519*FLEN/8, x4, x1, x2)

inst_10504:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4ffffe0; valaddr_reg:x3; val_offset:31512*0 + 3*520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31512*0 + 3*520*FLEN/8, x4, x1, x2)

inst_10505:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4fffff0; valaddr_reg:x3; val_offset:31515*0 + 3*521*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31515*0 + 3*521*FLEN/8, x4, x1, x2)

inst_10506:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4fffff8; valaddr_reg:x3; val_offset:31518*0 + 3*522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31518*0 + 3*522*FLEN/8, x4, x1, x2)

inst_10507:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4fffffc; valaddr_reg:x3; val_offset:31521*0 + 3*523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31521*0 + 3*523*FLEN/8, x4, x1, x2)

inst_10508:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4fffffe; valaddr_reg:x3; val_offset:31524*0 + 3*524*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31524*0 + 3*524*FLEN/8, x4, x1, x2)

inst_10509:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x476d13 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x244fbf and fs3 == 1 and fe3 == 0x89 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e476d13; op2val:0x80a44fbf;
op3val:0xc4ffffff; valaddr_reg:x3; val_offset:31527*0 + 3*525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31527*0 + 3*525*FLEN/8, x4, x1, x2)

inst_10510:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3f800001; valaddr_reg:x3; val_offset:31530*0 + 3*526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31530*0 + 3*526*FLEN/8, x4, x1, x2)

inst_10511:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3f800003; valaddr_reg:x3; val_offset:31533*0 + 3*527*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31533*0 + 3*527*FLEN/8, x4, x1, x2)

inst_10512:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3f800007; valaddr_reg:x3; val_offset:31536*0 + 3*528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31536*0 + 3*528*FLEN/8, x4, x1, x2)

inst_10513:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3f999999; valaddr_reg:x3; val_offset:31539*0 + 3*529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31539*0 + 3*529*FLEN/8, x4, x1, x2)

inst_10514:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:31542*0 + 3*530*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31542*0 + 3*530*FLEN/8, x4, x1, x2)

inst_10515:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:31545*0 + 3*531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31545*0 + 3*531*FLEN/8, x4, x1, x2)

inst_10516:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:31548*0 + 3*532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31548*0 + 3*532*FLEN/8, x4, x1, x2)

inst_10517:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:31551*0 + 3*533*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31551*0 + 3*533*FLEN/8, x4, x1, x2)

inst_10518:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:31554*0 + 3*534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31554*0 + 3*534*FLEN/8, x4, x1, x2)

inst_10519:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:31557*0 + 3*535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31557*0 + 3*535*FLEN/8, x4, x1, x2)

inst_10520:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:31560*0 + 3*536*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31560*0 + 3*536*FLEN/8, x4, x1, x2)

inst_10521:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:31563*0 + 3*537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31563*0 + 3*537*FLEN/8, x4, x1, x2)

inst_10522:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:31566*0 + 3*538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31566*0 + 3*538*FLEN/8, x4, x1, x2)

inst_10523:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:31569*0 + 3*539*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31569*0 + 3*539*FLEN/8, x4, x1, x2)

inst_10524:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:31572*0 + 3*540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31572*0 + 3*540*FLEN/8, x4, x1, x2)

inst_10525:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:31575*0 + 3*541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31575*0 + 3*541*FLEN/8, x4, x1, x2)

inst_10526:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a000000; valaddr_reg:x3; val_offset:31578*0 + 3*542*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31578*0 + 3*542*FLEN/8, x4, x1, x2)

inst_10527:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a000001; valaddr_reg:x3; val_offset:31581*0 + 3*543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31581*0 + 3*543*FLEN/8, x4, x1, x2)

inst_10528:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a000003; valaddr_reg:x3; val_offset:31584*0 + 3*544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31584*0 + 3*544*FLEN/8, x4, x1, x2)

inst_10529:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a000007; valaddr_reg:x3; val_offset:31587*0 + 3*545*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31587*0 + 3*545*FLEN/8, x4, x1, x2)

inst_10530:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a00000f; valaddr_reg:x3; val_offset:31590*0 + 3*546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31590*0 + 3*546*FLEN/8, x4, x1, x2)

inst_10531:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a00001f; valaddr_reg:x3; val_offset:31593*0 + 3*547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31593*0 + 3*547*FLEN/8, x4, x1, x2)

inst_10532:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a00003f; valaddr_reg:x3; val_offset:31596*0 + 3*548*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31596*0 + 3*548*FLEN/8, x4, x1, x2)

inst_10533:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a00007f; valaddr_reg:x3; val_offset:31599*0 + 3*549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31599*0 + 3*549*FLEN/8, x4, x1, x2)

inst_10534:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a0000ff; valaddr_reg:x3; val_offset:31602*0 + 3*550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31602*0 + 3*550*FLEN/8, x4, x1, x2)

inst_10535:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a0001ff; valaddr_reg:x3; val_offset:31605*0 + 3*551*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31605*0 + 3*551*FLEN/8, x4, x1, x2)

inst_10536:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a0003ff; valaddr_reg:x3; val_offset:31608*0 + 3*552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31608*0 + 3*552*FLEN/8, x4, x1, x2)

inst_10537:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a0007ff; valaddr_reg:x3; val_offset:31611*0 + 3*553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31611*0 + 3*553*FLEN/8, x4, x1, x2)

inst_10538:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a000fff; valaddr_reg:x3; val_offset:31614*0 + 3*554*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31614*0 + 3*554*FLEN/8, x4, x1, x2)

inst_10539:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a001fff; valaddr_reg:x3; val_offset:31617*0 + 3*555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31617*0 + 3*555*FLEN/8, x4, x1, x2)

inst_10540:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a003fff; valaddr_reg:x3; val_offset:31620*0 + 3*556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31620*0 + 3*556*FLEN/8, x4, x1, x2)

inst_10541:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a007fff; valaddr_reg:x3; val_offset:31623*0 + 3*557*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31623*0 + 3*557*FLEN/8, x4, x1, x2)

inst_10542:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a00ffff; valaddr_reg:x3; val_offset:31626*0 + 3*558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31626*0 + 3*558*FLEN/8, x4, x1, x2)

inst_10543:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a01ffff; valaddr_reg:x3; val_offset:31629*0 + 3*559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31629*0 + 3*559*FLEN/8, x4, x1, x2)

inst_10544:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a03ffff; valaddr_reg:x3; val_offset:31632*0 + 3*560*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31632*0 + 3*560*FLEN/8, x4, x1, x2)

inst_10545:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a07ffff; valaddr_reg:x3; val_offset:31635*0 + 3*561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31635*0 + 3*561*FLEN/8, x4, x1, x2)

inst_10546:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a0fffff; valaddr_reg:x3; val_offset:31638*0 + 3*562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31638*0 + 3*562*FLEN/8, x4, x1, x2)

inst_10547:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a1fffff; valaddr_reg:x3; val_offset:31641*0 + 3*563*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31641*0 + 3*563*FLEN/8, x4, x1, x2)

inst_10548:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a3fffff; valaddr_reg:x3; val_offset:31644*0 + 3*564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31644*0 + 3*564*FLEN/8, x4, x1, x2)

inst_10549:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a400000; valaddr_reg:x3; val_offset:31647*0 + 3*565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31647*0 + 3*565*FLEN/8, x4, x1, x2)

inst_10550:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a600000; valaddr_reg:x3; val_offset:31650*0 + 3*566*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31650*0 + 3*566*FLEN/8, x4, x1, x2)

inst_10551:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a700000; valaddr_reg:x3; val_offset:31653*0 + 3*567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31653*0 + 3*567*FLEN/8, x4, x1, x2)

inst_10552:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a780000; valaddr_reg:x3; val_offset:31656*0 + 3*568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31656*0 + 3*568*FLEN/8, x4, x1, x2)

inst_10553:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7c0000; valaddr_reg:x3; val_offset:31659*0 + 3*569*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31659*0 + 3*569*FLEN/8, x4, x1, x2)

inst_10554:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7e0000; valaddr_reg:x3; val_offset:31662*0 + 3*570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31662*0 + 3*570*FLEN/8, x4, x1, x2)

inst_10555:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7f0000; valaddr_reg:x3; val_offset:31665*0 + 3*571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31665*0 + 3*571*FLEN/8, x4, x1, x2)

inst_10556:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7f8000; valaddr_reg:x3; val_offset:31668*0 + 3*572*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31668*0 + 3*572*FLEN/8, x4, x1, x2)

inst_10557:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7fc000; valaddr_reg:x3; val_offset:31671*0 + 3*573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31671*0 + 3*573*FLEN/8, x4, x1, x2)

inst_10558:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7fe000; valaddr_reg:x3; val_offset:31674*0 + 3*574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31674*0 + 3*574*FLEN/8, x4, x1, x2)

inst_10559:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7ff000; valaddr_reg:x3; val_offset:31677*0 + 3*575*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31677*0 + 3*575*FLEN/8, x4, x1, x2)

inst_10560:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7ff800; valaddr_reg:x3; val_offset:31680*0 + 3*576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31680*0 + 3*576*FLEN/8, x4, x1, x2)

inst_10561:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7ffc00; valaddr_reg:x3; val_offset:31683*0 + 3*577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31683*0 + 3*577*FLEN/8, x4, x1, x2)

inst_10562:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7ffe00; valaddr_reg:x3; val_offset:31686*0 + 3*578*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31686*0 + 3*578*FLEN/8, x4, x1, x2)

inst_10563:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7fff00; valaddr_reg:x3; val_offset:31689*0 + 3*579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31689*0 + 3*579*FLEN/8, x4, x1, x2)

inst_10564:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7fff80; valaddr_reg:x3; val_offset:31692*0 + 3*580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31692*0 + 3*580*FLEN/8, x4, x1, x2)

inst_10565:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7fffc0; valaddr_reg:x3; val_offset:31695*0 + 3*581*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31695*0 + 3*581*FLEN/8, x4, x1, x2)

inst_10566:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7fffe0; valaddr_reg:x3; val_offset:31698*0 + 3*582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31698*0 + 3*582*FLEN/8, x4, x1, x2)

inst_10567:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7ffff0; valaddr_reg:x3; val_offset:31701*0 + 3*583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31701*0 + 3*583*FLEN/8, x4, x1, x2)

inst_10568:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7ffff8; valaddr_reg:x3; val_offset:31704*0 + 3*584*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31704*0 + 3*584*FLEN/8, x4, x1, x2)

inst_10569:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7ffffc; valaddr_reg:x3; val_offset:31707*0 + 3*585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31707*0 + 3*585*FLEN/8, x4, x1, x2)

inst_10570:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7ffffe; valaddr_reg:x3; val_offset:31710*0 + 3*586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31710*0 + 3*586*FLEN/8, x4, x1, x2)

inst_10571:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47b921 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x24112d and fs3 == 0 and fe3 == 0xf4 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47b921; op2val:0xa4112d;
op3val:0x7a7fffff; valaddr_reg:x3; val_offset:31713*0 + 3*587*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31713*0 + 3*587*FLEN/8, x4, x1, x2)

inst_10572:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3f800001; valaddr_reg:x3; val_offset:31716*0 + 3*588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31716*0 + 3*588*FLEN/8, x4, x1, x2)

inst_10573:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3f800003; valaddr_reg:x3; val_offset:31719*0 + 3*589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31719*0 + 3*589*FLEN/8, x4, x1, x2)

inst_10574:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3f800007; valaddr_reg:x3; val_offset:31722*0 + 3*590*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31722*0 + 3*590*FLEN/8, x4, x1, x2)

inst_10575:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3f999999; valaddr_reg:x3; val_offset:31725*0 + 3*591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31725*0 + 3*591*FLEN/8, x4, x1, x2)

inst_10576:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:31728*0 + 3*592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31728*0 + 3*592*FLEN/8, x4, x1, x2)

inst_10577:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:31731*0 + 3*593*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31731*0 + 3*593*FLEN/8, x4, x1, x2)

inst_10578:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:31734*0 + 3*594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31734*0 + 3*594*FLEN/8, x4, x1, x2)

inst_10579:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:31737*0 + 3*595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31737*0 + 3*595*FLEN/8, x4, x1, x2)

inst_10580:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:31740*0 + 3*596*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31740*0 + 3*596*FLEN/8, x4, x1, x2)

inst_10581:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:31743*0 + 3*597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31743*0 + 3*597*FLEN/8, x4, x1, x2)

inst_10582:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:31746*0 + 3*598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31746*0 + 3*598*FLEN/8, x4, x1, x2)

inst_10583:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:31749*0 + 3*599*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31749*0 + 3*599*FLEN/8, x4, x1, x2)

inst_10584:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:31752*0 + 3*600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31752*0 + 3*600*FLEN/8, x4, x1, x2)

inst_10585:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:31755*0 + 3*601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31755*0 + 3*601*FLEN/8, x4, x1, x2)

inst_10586:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:31758*0 + 3*602*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31758*0 + 3*602*FLEN/8, x4, x1, x2)

inst_10587:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:31761*0 + 3*603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31761*0 + 3*603*FLEN/8, x4, x1, x2)

inst_10588:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42000000; valaddr_reg:x3; val_offset:31764*0 + 3*604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31764*0 + 3*604*FLEN/8, x4, x1, x2)

inst_10589:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42000001; valaddr_reg:x3; val_offset:31767*0 + 3*605*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31767*0 + 3*605*FLEN/8, x4, x1, x2)

inst_10590:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42000003; valaddr_reg:x3; val_offset:31770*0 + 3*606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31770*0 + 3*606*FLEN/8, x4, x1, x2)

inst_10591:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42000007; valaddr_reg:x3; val_offset:31773*0 + 3*607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31773*0 + 3*607*FLEN/8, x4, x1, x2)

inst_10592:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x4200000f; valaddr_reg:x3; val_offset:31776*0 + 3*608*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31776*0 + 3*608*FLEN/8, x4, x1, x2)

inst_10593:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x4200001f; valaddr_reg:x3; val_offset:31779*0 + 3*609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31779*0 + 3*609*FLEN/8, x4, x1, x2)

inst_10594:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x4200003f; valaddr_reg:x3; val_offset:31782*0 + 3*610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31782*0 + 3*610*FLEN/8, x4, x1, x2)

inst_10595:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x4200007f; valaddr_reg:x3; val_offset:31785*0 + 3*611*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31785*0 + 3*611*FLEN/8, x4, x1, x2)

inst_10596:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x420000ff; valaddr_reg:x3; val_offset:31788*0 + 3*612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31788*0 + 3*612*FLEN/8, x4, x1, x2)

inst_10597:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x420001ff; valaddr_reg:x3; val_offset:31791*0 + 3*613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31791*0 + 3*613*FLEN/8, x4, x1, x2)

inst_10598:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x420003ff; valaddr_reg:x3; val_offset:31794*0 + 3*614*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31794*0 + 3*614*FLEN/8, x4, x1, x2)

inst_10599:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x420007ff; valaddr_reg:x3; val_offset:31797*0 + 3*615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31797*0 + 3*615*FLEN/8, x4, x1, x2)

inst_10600:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42000fff; valaddr_reg:x3; val_offset:31800*0 + 3*616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31800*0 + 3*616*FLEN/8, x4, x1, x2)

inst_10601:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42001fff; valaddr_reg:x3; val_offset:31803*0 + 3*617*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31803*0 + 3*617*FLEN/8, x4, x1, x2)

inst_10602:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42003fff; valaddr_reg:x3; val_offset:31806*0 + 3*618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31806*0 + 3*618*FLEN/8, x4, x1, x2)

inst_10603:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42007fff; valaddr_reg:x3; val_offset:31809*0 + 3*619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31809*0 + 3*619*FLEN/8, x4, x1, x2)

inst_10604:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x4200ffff; valaddr_reg:x3; val_offset:31812*0 + 3*620*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31812*0 + 3*620*FLEN/8, x4, x1, x2)

inst_10605:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x4201ffff; valaddr_reg:x3; val_offset:31815*0 + 3*621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31815*0 + 3*621*FLEN/8, x4, x1, x2)

inst_10606:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x4203ffff; valaddr_reg:x3; val_offset:31818*0 + 3*622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31818*0 + 3*622*FLEN/8, x4, x1, x2)

inst_10607:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x4207ffff; valaddr_reg:x3; val_offset:31821*0 + 3*623*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31821*0 + 3*623*FLEN/8, x4, x1, x2)

inst_10608:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x420fffff; valaddr_reg:x3; val_offset:31824*0 + 3*624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31824*0 + 3*624*FLEN/8, x4, x1, x2)

inst_10609:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x421fffff; valaddr_reg:x3; val_offset:31827*0 + 3*625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31827*0 + 3*625*FLEN/8, x4, x1, x2)

inst_10610:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x423fffff; valaddr_reg:x3; val_offset:31830*0 + 3*626*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31830*0 + 3*626*FLEN/8, x4, x1, x2)

inst_10611:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42400000; valaddr_reg:x3; val_offset:31833*0 + 3*627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31833*0 + 3*627*FLEN/8, x4, x1, x2)

inst_10612:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42600000; valaddr_reg:x3; val_offset:31836*0 + 3*628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31836*0 + 3*628*FLEN/8, x4, x1, x2)

inst_10613:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42700000; valaddr_reg:x3; val_offset:31839*0 + 3*629*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31839*0 + 3*629*FLEN/8, x4, x1, x2)

inst_10614:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x42780000; valaddr_reg:x3; val_offset:31842*0 + 3*630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31842*0 + 3*630*FLEN/8, x4, x1, x2)

inst_10615:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427c0000; valaddr_reg:x3; val_offset:31845*0 + 3*631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31845*0 + 3*631*FLEN/8, x4, x1, x2)

inst_10616:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427e0000; valaddr_reg:x3; val_offset:31848*0 + 3*632*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31848*0 + 3*632*FLEN/8, x4, x1, x2)

inst_10617:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427f0000; valaddr_reg:x3; val_offset:31851*0 + 3*633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31851*0 + 3*633*FLEN/8, x4, x1, x2)

inst_10618:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427f8000; valaddr_reg:x3; val_offset:31854*0 + 3*634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31854*0 + 3*634*FLEN/8, x4, x1, x2)

inst_10619:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427fc000; valaddr_reg:x3; val_offset:31857*0 + 3*635*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31857*0 + 3*635*FLEN/8, x4, x1, x2)

inst_10620:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427fe000; valaddr_reg:x3; val_offset:31860*0 + 3*636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31860*0 + 3*636*FLEN/8, x4, x1, x2)

inst_10621:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427ff000; valaddr_reg:x3; val_offset:31863*0 + 3*637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31863*0 + 3*637*FLEN/8, x4, x1, x2)

inst_10622:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427ff800; valaddr_reg:x3; val_offset:31866*0 + 3*638*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31866*0 + 3*638*FLEN/8, x4, x1, x2)

inst_10623:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427ffc00; valaddr_reg:x3; val_offset:31869*0 + 3*639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31869*0 + 3*639*FLEN/8, x4, x1, x2)
RVTEST_SIGBASE(x1,signature_x1_6)

inst_10624:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427ffe00; valaddr_reg:x3; val_offset:31872*0 + 3*640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31872*0 + 3*640*FLEN/8, x4, x1, x2)

inst_10625:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427fff00; valaddr_reg:x3; val_offset:31875*0 + 3*641*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31875*0 + 3*641*FLEN/8, x4, x1, x2)

inst_10626:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427fff80; valaddr_reg:x3; val_offset:31878*0 + 3*642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31878*0 + 3*642*FLEN/8, x4, x1, x2)

inst_10627:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427fffc0; valaddr_reg:x3; val_offset:31881*0 + 3*643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31881*0 + 3*643*FLEN/8, x4, x1, x2)

inst_10628:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427fffe0; valaddr_reg:x3; val_offset:31884*0 + 3*644*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31884*0 + 3*644*FLEN/8, x4, x1, x2)

inst_10629:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427ffff0; valaddr_reg:x3; val_offset:31887*0 + 3*645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31887*0 + 3*645*FLEN/8, x4, x1, x2)

inst_10630:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427ffff8; valaddr_reg:x3; val_offset:31890*0 + 3*646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31890*0 + 3*646*FLEN/8, x4, x1, x2)

inst_10631:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427ffffc; valaddr_reg:x3; val_offset:31893*0 + 3*647*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31893*0 + 3*647*FLEN/8, x4, x1, x2)

inst_10632:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427ffffe; valaddr_reg:x3; val_offset:31896*0 + 3*648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31896*0 + 3*648*FLEN/8, x4, x1, x2)

inst_10633:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x47c846 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x2404bc and fs3 == 0 and fe3 == 0x84 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e47c846; op2val:0xa404bc;
op3val:0x427fffff; valaddr_reg:x3; val_offset:31899*0 + 3*649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31899*0 + 3*649*FLEN/8, x4, x1, x2)

inst_10634:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:31902*0 + 3*650*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31902*0 + 3*650*FLEN/8, x4, x1, x2)

inst_10635:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:31905*0 + 3*651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31905*0 + 3*651*FLEN/8, x4, x1, x2)

inst_10636:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:31908*0 + 3*652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31908*0 + 3*652*FLEN/8, x4, x1, x2)

inst_10637:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:31911*0 + 3*653*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31911*0 + 3*653*FLEN/8, x4, x1, x2)

inst_10638:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:31914*0 + 3*654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31914*0 + 3*654*FLEN/8, x4, x1, x2)

inst_10639:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:31917*0 + 3*655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31917*0 + 3*655*FLEN/8, x4, x1, x2)

inst_10640:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:31920*0 + 3*656*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31920*0 + 3*656*FLEN/8, x4, x1, x2)

inst_10641:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:31923*0 + 3*657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31923*0 + 3*657*FLEN/8, x4, x1, x2)

inst_10642:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:31926*0 + 3*658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31926*0 + 3*658*FLEN/8, x4, x1, x2)

inst_10643:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:31929*0 + 3*659*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31929*0 + 3*659*FLEN/8, x4, x1, x2)

inst_10644:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:31932*0 + 3*660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31932*0 + 3*660*FLEN/8, x4, x1, x2)

inst_10645:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:31935*0 + 3*661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31935*0 + 3*661*FLEN/8, x4, x1, x2)

inst_10646:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:31938*0 + 3*662*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31938*0 + 3*662*FLEN/8, x4, x1, x2)

inst_10647:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:31941*0 + 3*663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31941*0 + 3*663*FLEN/8, x4, x1, x2)

inst_10648:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:31944*0 + 3*664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31944*0 + 3*664*FLEN/8, x4, x1, x2)

inst_10649:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:31947*0 + 3*665*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31947*0 + 3*665*FLEN/8, x4, x1, x2)

inst_10650:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c800000; valaddr_reg:x3; val_offset:31950*0 + 3*666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31950*0 + 3*666*FLEN/8, x4, x1, x2)

inst_10651:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c800001; valaddr_reg:x3; val_offset:31953*0 + 3*667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31953*0 + 3*667*FLEN/8, x4, x1, x2)

inst_10652:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c800003; valaddr_reg:x3; val_offset:31956*0 + 3*668*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31956*0 + 3*668*FLEN/8, x4, x1, x2)

inst_10653:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c800007; valaddr_reg:x3; val_offset:31959*0 + 3*669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31959*0 + 3*669*FLEN/8, x4, x1, x2)

inst_10654:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c80000f; valaddr_reg:x3; val_offset:31962*0 + 3*670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31962*0 + 3*670*FLEN/8, x4, x1, x2)

inst_10655:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c80001f; valaddr_reg:x3; val_offset:31965*0 + 3*671*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31965*0 + 3*671*FLEN/8, x4, x1, x2)

inst_10656:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c80003f; valaddr_reg:x3; val_offset:31968*0 + 3*672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31968*0 + 3*672*FLEN/8, x4, x1, x2)

inst_10657:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c80007f; valaddr_reg:x3; val_offset:31971*0 + 3*673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31971*0 + 3*673*FLEN/8, x4, x1, x2)

inst_10658:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c8000ff; valaddr_reg:x3; val_offset:31974*0 + 3*674*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31974*0 + 3*674*FLEN/8, x4, x1, x2)

inst_10659:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c8001ff; valaddr_reg:x3; val_offset:31977*0 + 3*675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31977*0 + 3*675*FLEN/8, x4, x1, x2)

inst_10660:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c8003ff; valaddr_reg:x3; val_offset:31980*0 + 3*676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31980*0 + 3*676*FLEN/8, x4, x1, x2)

inst_10661:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c8007ff; valaddr_reg:x3; val_offset:31983*0 + 3*677*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31983*0 + 3*677*FLEN/8, x4, x1, x2)

inst_10662:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c800fff; valaddr_reg:x3; val_offset:31986*0 + 3*678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31986*0 + 3*678*FLEN/8, x4, x1, x2)

inst_10663:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c801fff; valaddr_reg:x3; val_offset:31989*0 + 3*679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31989*0 + 3*679*FLEN/8, x4, x1, x2)

inst_10664:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c803fff; valaddr_reg:x3; val_offset:31992*0 + 3*680*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31992*0 + 3*680*FLEN/8, x4, x1, x2)

inst_10665:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c807fff; valaddr_reg:x3; val_offset:31995*0 + 3*681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31995*0 + 3*681*FLEN/8, x4, x1, x2)

inst_10666:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c80ffff; valaddr_reg:x3; val_offset:31998*0 + 3*682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 31998*0 + 3*682*FLEN/8, x4, x1, x2)

inst_10667:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c81ffff; valaddr_reg:x3; val_offset:32001*0 + 3*683*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32001*0 + 3*683*FLEN/8, x4, x1, x2)

inst_10668:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c83ffff; valaddr_reg:x3; val_offset:32004*0 + 3*684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32004*0 + 3*684*FLEN/8, x4, x1, x2)

inst_10669:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c87ffff; valaddr_reg:x3; val_offset:32007*0 + 3*685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32007*0 + 3*685*FLEN/8, x4, x1, x2)

inst_10670:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c8fffff; valaddr_reg:x3; val_offset:32010*0 + 3*686*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32010*0 + 3*686*FLEN/8, x4, x1, x2)

inst_10671:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8c9fffff; valaddr_reg:x3; val_offset:32013*0 + 3*687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32013*0 + 3*687*FLEN/8, x4, x1, x2)

inst_10672:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cbfffff; valaddr_reg:x3; val_offset:32016*0 + 3*688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32016*0 + 3*688*FLEN/8, x4, x1, x2)

inst_10673:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cc00000; valaddr_reg:x3; val_offset:32019*0 + 3*689*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32019*0 + 3*689*FLEN/8, x4, x1, x2)

inst_10674:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8ce00000; valaddr_reg:x3; val_offset:32022*0 + 3*690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32022*0 + 3*690*FLEN/8, x4, x1, x2)

inst_10675:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cf00000; valaddr_reg:x3; val_offset:32025*0 + 3*691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32025*0 + 3*691*FLEN/8, x4, x1, x2)

inst_10676:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cf80000; valaddr_reg:x3; val_offset:32028*0 + 3*692*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32028*0 + 3*692*FLEN/8, x4, x1, x2)

inst_10677:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cfc0000; valaddr_reg:x3; val_offset:32031*0 + 3*693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32031*0 + 3*693*FLEN/8, x4, x1, x2)

inst_10678:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cfe0000; valaddr_reg:x3; val_offset:32034*0 + 3*694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32034*0 + 3*694*FLEN/8, x4, x1, x2)

inst_10679:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cff0000; valaddr_reg:x3; val_offset:32037*0 + 3*695*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32037*0 + 3*695*FLEN/8, x4, x1, x2)

inst_10680:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cff8000; valaddr_reg:x3; val_offset:32040*0 + 3*696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32040*0 + 3*696*FLEN/8, x4, x1, x2)

inst_10681:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cffc000; valaddr_reg:x3; val_offset:32043*0 + 3*697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32043*0 + 3*697*FLEN/8, x4, x1, x2)

inst_10682:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cffe000; valaddr_reg:x3; val_offset:32046*0 + 3*698*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32046*0 + 3*698*FLEN/8, x4, x1, x2)

inst_10683:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cfff000; valaddr_reg:x3; val_offset:32049*0 + 3*699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32049*0 + 3*699*FLEN/8, x4, x1, x2)

inst_10684:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cfff800; valaddr_reg:x3; val_offset:32052*0 + 3*700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32052*0 + 3*700*FLEN/8, x4, x1, x2)

inst_10685:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cfffc00; valaddr_reg:x3; val_offset:32055*0 + 3*701*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32055*0 + 3*701*FLEN/8, x4, x1, x2)

inst_10686:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cfffe00; valaddr_reg:x3; val_offset:32058*0 + 3*702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32058*0 + 3*702*FLEN/8, x4, x1, x2)

inst_10687:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cffff00; valaddr_reg:x3; val_offset:32061*0 + 3*703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32061*0 + 3*703*FLEN/8, x4, x1, x2)

inst_10688:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cffff80; valaddr_reg:x3; val_offset:32064*0 + 3*704*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32064*0 + 3*704*FLEN/8, x4, x1, x2)

inst_10689:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cffffc0; valaddr_reg:x3; val_offset:32067*0 + 3*705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32067*0 + 3*705*FLEN/8, x4, x1, x2)

inst_10690:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cffffe0; valaddr_reg:x3; val_offset:32070*0 + 3*706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32070*0 + 3*706*FLEN/8, x4, x1, x2)

inst_10691:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cfffff0; valaddr_reg:x3; val_offset:32073*0 + 3*707*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32073*0 + 3*707*FLEN/8, x4, x1, x2)

inst_10692:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cfffff8; valaddr_reg:x3; val_offset:32076*0 + 3*708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32076*0 + 3*708*FLEN/8, x4, x1, x2)

inst_10693:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cfffffc; valaddr_reg:x3; val_offset:32079*0 + 3*709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32079*0 + 3*709*FLEN/8, x4, x1, x2)

inst_10694:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cfffffe; valaddr_reg:x3; val_offset:32082*0 + 3*710*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32082*0 + 3*710*FLEN/8, x4, x1, x2)

inst_10695:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4938c6 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x19 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4938c6; op2val:0x80000000;
op3val:0x8cffffff; valaddr_reg:x3; val_offset:32085*0 + 3*711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32085*0 + 3*711*FLEN/8, x4, x1, x2)

inst_10696:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:32088*0 + 3*712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32088*0 + 3*712*FLEN/8, x4, x1, x2)

inst_10697:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:32091*0 + 3*713*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32091*0 + 3*713*FLEN/8, x4, x1, x2)

inst_10698:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:32094*0 + 3*714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32094*0 + 3*714*FLEN/8, x4, x1, x2)

inst_10699:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:32097*0 + 3*715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32097*0 + 3*715*FLEN/8, x4, x1, x2)

inst_10700:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0xf; valaddr_reg:x3; val_offset:32100*0 + 3*716*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32100*0 + 3*716*FLEN/8, x4, x1, x2)

inst_10701:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x1f; valaddr_reg:x3; val_offset:32103*0 + 3*717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32103*0 + 3*717*FLEN/8, x4, x1, x2)

inst_10702:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x3f; valaddr_reg:x3; val_offset:32106*0 + 3*718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32106*0 + 3*718*FLEN/8, x4, x1, x2)

inst_10703:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7f; valaddr_reg:x3; val_offset:32109*0 + 3*719*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32109*0 + 3*719*FLEN/8, x4, x1, x2)

inst_10704:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0xff; valaddr_reg:x3; val_offset:32112*0 + 3*720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32112*0 + 3*720*FLEN/8, x4, x1, x2)

inst_10705:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x1ff; valaddr_reg:x3; val_offset:32115*0 + 3*721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32115*0 + 3*721*FLEN/8, x4, x1, x2)

inst_10706:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x3ff; valaddr_reg:x3; val_offset:32118*0 + 3*722*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32118*0 + 3*722*FLEN/8, x4, x1, x2)

inst_10707:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7ff; valaddr_reg:x3; val_offset:32121*0 + 3*723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32121*0 + 3*723*FLEN/8, x4, x1, x2)

inst_10708:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0xfff; valaddr_reg:x3; val_offset:32124*0 + 3*724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32124*0 + 3*724*FLEN/8, x4, x1, x2)

inst_10709:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x1fff; valaddr_reg:x3; val_offset:32127*0 + 3*725*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32127*0 + 3*725*FLEN/8, x4, x1, x2)

inst_10710:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x3fff; valaddr_reg:x3; val_offset:32130*0 + 3*726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32130*0 + 3*726*FLEN/8, x4, x1, x2)

inst_10711:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7fff; valaddr_reg:x3; val_offset:32133*0 + 3*727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32133*0 + 3*727*FLEN/8, x4, x1, x2)

inst_10712:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0xffff; valaddr_reg:x3; val_offset:32136*0 + 3*728*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32136*0 + 3*728*FLEN/8, x4, x1, x2)

inst_10713:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x1ffff; valaddr_reg:x3; val_offset:32139*0 + 3*729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32139*0 + 3*729*FLEN/8, x4, x1, x2)

inst_10714:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x3ffff; valaddr_reg:x3; val_offset:32142*0 + 3*730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32142*0 + 3*730*FLEN/8, x4, x1, x2)

inst_10715:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7ffff; valaddr_reg:x3; val_offset:32145*0 + 3*731*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32145*0 + 3*731*FLEN/8, x4, x1, x2)

inst_10716:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0xfffff; valaddr_reg:x3; val_offset:32148*0 + 3*732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32148*0 + 3*732*FLEN/8, x4, x1, x2)

inst_10717:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:32151*0 + 3*733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32151*0 + 3*733*FLEN/8, x4, x1, x2)

inst_10718:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x1fffff; valaddr_reg:x3; val_offset:32154*0 + 3*734*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32154*0 + 3*734*FLEN/8, x4, x1, x2)

inst_10719:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:32157*0 + 3*735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32157*0 + 3*735*FLEN/8, x4, x1, x2)

inst_10720:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:32160*0 + 3*736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32160*0 + 3*736*FLEN/8, x4, x1, x2)

inst_10721:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:32163*0 + 3*737*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32163*0 + 3*737*FLEN/8, x4, x1, x2)

inst_10722:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:32166*0 + 3*738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32166*0 + 3*738*FLEN/8, x4, x1, x2)

inst_10723:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x3fffff; valaddr_reg:x3; val_offset:32169*0 + 3*739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32169*0 + 3*739*FLEN/8, x4, x1, x2)

inst_10724:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x400000; valaddr_reg:x3; val_offset:32172*0 + 3*740*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32172*0 + 3*740*FLEN/8, x4, x1, x2)

inst_10725:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:32175*0 + 3*741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32175*0 + 3*741*FLEN/8, x4, x1, x2)

inst_10726:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:32178*0 + 3*742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32178*0 + 3*742*FLEN/8, x4, x1, x2)

inst_10727:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:32181*0 + 3*743*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32181*0 + 3*743*FLEN/8, x4, x1, x2)

inst_10728:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x600000; valaddr_reg:x3; val_offset:32184*0 + 3*744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32184*0 + 3*744*FLEN/8, x4, x1, x2)

inst_10729:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:32187*0 + 3*745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32187*0 + 3*745*FLEN/8, x4, x1, x2)

inst_10730:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:32190*0 + 3*746*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32190*0 + 3*746*FLEN/8, x4, x1, x2)

inst_10731:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x700000; valaddr_reg:x3; val_offset:32193*0 + 3*747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32193*0 + 3*747*FLEN/8, x4, x1, x2)

inst_10732:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x780000; valaddr_reg:x3; val_offset:32196*0 + 3*748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32196*0 + 3*748*FLEN/8, x4, x1, x2)

inst_10733:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7c0000; valaddr_reg:x3; val_offset:32199*0 + 3*749*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32199*0 + 3*749*FLEN/8, x4, x1, x2)

inst_10734:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7e0000; valaddr_reg:x3; val_offset:32202*0 + 3*750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32202*0 + 3*750*FLEN/8, x4, x1, x2)

inst_10735:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7f0000; valaddr_reg:x3; val_offset:32205*0 + 3*751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32205*0 + 3*751*FLEN/8, x4, x1, x2)

inst_10736:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7f8000; valaddr_reg:x3; val_offset:32208*0 + 3*752*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32208*0 + 3*752*FLEN/8, x4, x1, x2)

inst_10737:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7fc000; valaddr_reg:x3; val_offset:32211*0 + 3*753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32211*0 + 3*753*FLEN/8, x4, x1, x2)

inst_10738:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7fe000; valaddr_reg:x3; val_offset:32214*0 + 3*754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32214*0 + 3*754*FLEN/8, x4, x1, x2)

inst_10739:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7ff000; valaddr_reg:x3; val_offset:32217*0 + 3*755*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32217*0 + 3*755*FLEN/8, x4, x1, x2)

inst_10740:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7ff800; valaddr_reg:x3; val_offset:32220*0 + 3*756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32220*0 + 3*756*FLEN/8, x4, x1, x2)

inst_10741:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7ffc00; valaddr_reg:x3; val_offset:32223*0 + 3*757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32223*0 + 3*757*FLEN/8, x4, x1, x2)

inst_10742:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7ffe00; valaddr_reg:x3; val_offset:32226*0 + 3*758*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32226*0 + 3*758*FLEN/8, x4, x1, x2)

inst_10743:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7fff00; valaddr_reg:x3; val_offset:32229*0 + 3*759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32229*0 + 3*759*FLEN/8, x4, x1, x2)

inst_10744:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7fff80; valaddr_reg:x3; val_offset:32232*0 + 3*760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32232*0 + 3*760*FLEN/8, x4, x1, x2)

inst_10745:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7fffc0; valaddr_reg:x3; val_offset:32235*0 + 3*761*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32235*0 + 3*761*FLEN/8, x4, x1, x2)

inst_10746:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7fffe0; valaddr_reg:x3; val_offset:32238*0 + 3*762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32238*0 + 3*762*FLEN/8, x4, x1, x2)

inst_10747:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7ffff0; valaddr_reg:x3; val_offset:32241*0 + 3*763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32241*0 + 3*763*FLEN/8, x4, x1, x2)

inst_10748:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:32244*0 + 3*764*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32244*0 + 3*764*FLEN/8, x4, x1, x2)

inst_10749:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:32247*0 + 3*765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32247*0 + 3*765*FLEN/8, x4, x1, x2)

inst_10750:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:32250*0 + 3*766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32250*0 + 3*766*FLEN/8, x4, x1, x2)

inst_10751:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4f11de and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4f11de; op2val:0x0;
op3val:0x7fffff; valaddr_reg:x3; val_offset:32253*0 + 3*767*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 32253*0 + 3*767*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227850240,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227854336,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227856384,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227857408,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227857920,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227858176,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227858304,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227858368,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227858400,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227858416,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227858424,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227858428,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227858430,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4227858431,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2118075555,32,FLEN)
NAN_BOXED(3232453079,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627389952,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627389953,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627389955,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627389959,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627389967,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627389983,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627390015,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627390079,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627390207,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627390463,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627390975,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627391999,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627394047,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627398143,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627406335,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627422719,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627455487,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627521023,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627652095,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1627914239,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1628438527,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1629487103,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1631584255,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1631584256,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1633681408,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1634729984,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635254272,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635516416,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635647488,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635713024,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635745792,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635762176,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635770368,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635774464,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635776512,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635777536,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635778048,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635778304,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635778432,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635778496,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635778528,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635778544,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635778552,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635778556,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635778558,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(1635778559,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2118253673,32,FLEN)
NAN_BOXED(1084812126,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135583744,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135583745,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135583747,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135583751,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135583759,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135583775,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135583807,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135583871,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135583999,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135584255,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135584767,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135585791,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135587839,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135591935,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135600127,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135616511,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135649279,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135714815,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4135845887,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4136108031,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4136632319,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4137680895,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4139778047,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4139778048,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4141875200,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4142923776,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143448064,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143710208,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143841280,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143906816,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143939584,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143955968,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143964160,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143968256,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143970304,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143971328,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143971840,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972096,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972224,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972288,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972320,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972336,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972344,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972348,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972350,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972351,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255808,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255809,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255811,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255815,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255823,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255839,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255871,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255935,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256063,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256319,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256831,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315257855,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315259903,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315263999,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315272191,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315288575,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315321343,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315386879,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315517951,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315780095,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2316304383,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2317352959,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2319450111,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2319450112,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2321547264,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2322595840,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323120128,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323382272,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323513344,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323578880,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323611648,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323628032,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323636224,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323640320,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323642368,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323643392,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323643904,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644160,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644288,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644352,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644384,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644400,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644408,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644412,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644414,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644415,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225472,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225473,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225475,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225479,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225487,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225503,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225535,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225599,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225727,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225983,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221226495,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221227519,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221229567,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221233663,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221241855,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221258239,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221291007,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221356543,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221487615,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221749759,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3222274047,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3223322623,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3225419775,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3225419776,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3227516928,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3228565504,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229089792,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229351936,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229483008,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229548544,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229581312,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229597696,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229605888,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229609984,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229612032,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229613056,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229613568,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229613824,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229613952,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229614016,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229614048,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229614064,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229614072,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229614076,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229614078,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3229614079,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093640704,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093640705,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093640707,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093640711,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093640719,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093640735,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093640767,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093640831,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093640959,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093641215,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093641727,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093642751,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093644799,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093648895,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093657087,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093673471,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093706239,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093771775,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4093902847,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4094164991,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4094689279,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4095737855,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4097835007,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4097835008,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4099932160,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4100980736,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4101505024,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4101767168,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4101898240,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4101963776,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4101996544,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102012928,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102021120,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102025216,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102027264,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102028288,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102028800,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102029056,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102029184,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102029248,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102029280,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102029296,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102029304,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102029308,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102029310,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4102029311,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2118454491,32,FLEN)
NAN_BOXED(3232123625,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829120,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829121,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829123,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829127,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829135,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829151,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829183,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829247,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829375,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829631,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125830143,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125831167,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125833215,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125837311,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125845503,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125861887,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125894655,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125960191,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126091263,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126353407,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(126877695,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(127926271,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(130023423,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(130023424,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(132120576,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133169152,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133693440,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(133955584,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134086656,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134152192,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134184960,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134201344,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134209536,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134213632,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134215680,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134216704,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217216,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217472,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217600,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217664,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217696,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217712,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217720,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217724,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217726,32,FLEN)
NAN_BOXED(2118469897,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217727,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828716544,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828716545,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828716547,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828716551,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828716559,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828716575,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828716607,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828716671,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828716799,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828717055,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828717567,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828718591,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828720639,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828724735,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828732927,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828749311,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828782079,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828847615,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1828978687,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1829240831,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1829765119,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1830813695,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1832910847,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1832910848,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1835008000,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1836056576,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1836580864,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1836843008,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1836974080,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837039616,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837072384,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837088768,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837096960,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837101056,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837103104,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837104128,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837104640,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837104896,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837105024,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837105088,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837105120,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837105136,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837105144,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837105148,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837105150,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(1837105151,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2118537187,32,FLEN)
NAN_BOXED(1084570633,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296722944,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296722945,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296722947,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296722951,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296722959,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296722975,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296723007,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296723071,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296723199,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296723455,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296723967,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296724991,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296727039,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296731135,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296739327,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296755711,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296788479,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296854015,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3296985087,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3297247231,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3297771519,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3298820095,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3300917247,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3300917248,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3303014400,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3304062976,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3304587264,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3304849408,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3304980480,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305046016,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305078784,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305095168,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305103360,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305107456,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305109504,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305110528,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305111040,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305111296,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305111424,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305111488,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305111520,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305111536,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305111544,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305111548,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305111550,32,FLEN)
NAN_BOXED(2118610195,32,FLEN)
NAN_BOXED(2158251967,32,FLEN)
NAN_BOXED(3305111551,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046820352,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046820353,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046820355,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046820359,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046820367,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046820383,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046820415,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046820479,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046820607,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046820863,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046821375,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046822399,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046824447,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046828543,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046836735,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046853119,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046885887,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2046951423,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2047082495,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2047344639,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2047868927,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2048917503,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2051014655,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2051014656,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2053111808,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2054160384,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2054684672,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2054946816,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055077888,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055143424,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055176192,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055192576,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055200768,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055204864,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055206912,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055207936,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055208448,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055208704,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055208832,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055208896,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055208928,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055208944,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055208952,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055208956,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055208958,32,FLEN)
NAN_BOXED(2118629665,32,FLEN)
NAN_BOXED(10752301,32,FLEN)
NAN_BOXED(2055208959,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107296256,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107296257,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107296259,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107296263,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107296271,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107296287,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107296319,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107296383,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107296511,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107296767,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107297279,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107298303,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107300351,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107304447,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107312639,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107329023,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107361791,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107427327,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107558399,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1107820543,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1108344831,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1109393407,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1111490559,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1111490560,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1113587712,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1114636288,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115160576,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115422720,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115553792,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115619328,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115652096,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115668480,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115676672,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115680768,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115682816,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115683840,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115684352,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115684608,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115684736,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115684800,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115684832,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115684848,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115684856,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115684860,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115684862,32,FLEN)
NAN_BOXED(2118633542,32,FLEN)
NAN_BOXED(10749116,32,FLEN)
NAN_BOXED(1115684863,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198848,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198849,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198851,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198855,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198863,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198879,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198911,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357198975,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357199103,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357199359,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357199871,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357200895,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357202943,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357207039,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357215231,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357231615,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357264383,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357329919,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357460991,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2357723135,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2358247423,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2359295999,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2361393151,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2361393152,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2363490304,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2364538880,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365063168,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365325312,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365456384,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365521920,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365554688,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365571072,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365579264,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365583360,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365585408,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365586432,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365586944,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587200,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587328,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587392,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587424,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587440,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587448,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587452,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587454,32,FLEN)
NAN_BOXED(2118727878,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2365587455,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(63,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(127,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(511,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1023,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2047,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4095,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8191,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16383,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32767,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(65535,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(131071,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(262143,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(524287,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1048575,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2097151,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4194303,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4194304,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6291456,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7340032,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7864320,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8126464,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8257536,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8323072,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8355840,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8372224,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8380416,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8384512,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8386560,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8387584,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388096,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388352,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388480,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388544,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388576,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388592,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2119111134,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388607,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
