-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Mon Mar 17 22:17:58 2025
-- Host        : DESKTOP-BINRERU running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Muaz/Documents/MeteorDestroyer/MeteorDestroyerSystem/MeteorDestroyerSystem.gen/sources_1/bd/hdmi/ip/hdmi_proportional_control_0_0/hdmi_proportional_control_0_0_sim_netlist.vhdl
-- Design      : hdmi_proportional_control_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tsbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_proportional_control_0_0_proportional_controller_pwm is
  port (
    pwm_pan : out STD_LOGIC;
    pwm_tilt : out STD_LOGIC;
    position : in STD_LOGIC_VECTOR ( 47 downto 0 );
    clk : in STD_LOGIC;
    coord_valid : in STD_LOGIC;
    rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_proportional_control_0_0_proportional_controller_pwm : entity is "proportional_controller_pwm";
end hdmi_proportional_control_0_0_proportional_controller_pwm;

architecture STRUCTURE of hdmi_proportional_control_0_0_proportional_controller_pwm is
  signal p_0_in : STD_LOGIC;
  signal pan_pulse_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal product_x_i_100_n_0 : STD_LOGIC;
  signal product_x_i_101_n_0 : STD_LOGIC;
  signal product_x_i_102_n_0 : STD_LOGIC;
  signal product_x_i_103_n_0 : STD_LOGIC;
  signal product_x_i_104_n_0 : STD_LOGIC;
  signal product_x_i_105_n_0 : STD_LOGIC;
  signal product_x_i_106_n_0 : STD_LOGIC;
  signal product_x_i_107_n_0 : STD_LOGIC;
  signal product_x_i_108_n_0 : STD_LOGIC;
  signal product_x_i_109_n_0 : STD_LOGIC;
  signal product_x_i_10_n_0 : STD_LOGIC;
  signal product_x_i_110_n_0 : STD_LOGIC;
  signal product_x_i_111_n_0 : STD_LOGIC;
  signal product_x_i_112_n_0 : STD_LOGIC;
  signal product_x_i_113_n_0 : STD_LOGIC;
  signal product_x_i_114_n_0 : STD_LOGIC;
  signal product_x_i_115_n_0 : STD_LOGIC;
  signal product_x_i_116_n_0 : STD_LOGIC;
  signal product_x_i_117_n_0 : STD_LOGIC;
  signal product_x_i_118_n_0 : STD_LOGIC;
  signal product_x_i_119_n_0 : STD_LOGIC;
  signal product_x_i_11_n_0 : STD_LOGIC;
  signal product_x_i_120_n_0 : STD_LOGIC;
  signal product_x_i_121_n_0 : STD_LOGIC;
  signal product_x_i_122_n_0 : STD_LOGIC;
  signal product_x_i_123_n_0 : STD_LOGIC;
  signal product_x_i_124_n_0 : STD_LOGIC;
  signal product_x_i_125_n_0 : STD_LOGIC;
  signal product_x_i_126_n_0 : STD_LOGIC;
  signal product_x_i_127_n_0 : STD_LOGIC;
  signal product_x_i_128_n_0 : STD_LOGIC;
  signal product_x_i_129_n_0 : STD_LOGIC;
  signal product_x_i_12_n_0 : STD_LOGIC;
  signal product_x_i_130_n_0 : STD_LOGIC;
  signal product_x_i_131_n_0 : STD_LOGIC;
  signal product_x_i_132_n_0 : STD_LOGIC;
  signal product_x_i_133_n_0 : STD_LOGIC;
  signal product_x_i_134_n_0 : STD_LOGIC;
  signal product_x_i_135_n_0 : STD_LOGIC;
  signal product_x_i_136_n_0 : STD_LOGIC;
  signal product_x_i_137_n_0 : STD_LOGIC;
  signal product_x_i_138_n_0 : STD_LOGIC;
  signal product_x_i_139_n_0 : STD_LOGIC;
  signal product_x_i_13_n_0 : STD_LOGIC;
  signal product_x_i_140_n_0 : STD_LOGIC;
  signal product_x_i_141_n_0 : STD_LOGIC;
  signal product_x_i_142_n_0 : STD_LOGIC;
  signal product_x_i_143_n_0 : STD_LOGIC;
  signal product_x_i_144_n_0 : STD_LOGIC;
  signal product_x_i_145_n_0 : STD_LOGIC;
  signal product_x_i_146_n_0 : STD_LOGIC;
  signal product_x_i_147_n_0 : STD_LOGIC;
  signal product_x_i_148_n_0 : STD_LOGIC;
  signal product_x_i_149_n_0 : STD_LOGIC;
  signal product_x_i_14_n_0 : STD_LOGIC;
  signal product_x_i_150_n_0 : STD_LOGIC;
  signal product_x_i_151_n_0 : STD_LOGIC;
  signal product_x_i_152_n_0 : STD_LOGIC;
  signal product_x_i_153_n_0 : STD_LOGIC;
  signal product_x_i_154_n_0 : STD_LOGIC;
  signal product_x_i_155_n_0 : STD_LOGIC;
  signal product_x_i_156_n_0 : STD_LOGIC;
  signal product_x_i_157_n_0 : STD_LOGIC;
  signal product_x_i_158_n_0 : STD_LOGIC;
  signal product_x_i_159_n_0 : STD_LOGIC;
  signal product_x_i_15_n_0 : STD_LOGIC;
  signal product_x_i_160_n_0 : STD_LOGIC;
  signal product_x_i_161_n_0 : STD_LOGIC;
  signal product_x_i_162_n_0 : STD_LOGIC;
  signal product_x_i_163_n_0 : STD_LOGIC;
  signal product_x_i_164_n_0 : STD_LOGIC;
  signal product_x_i_165_n_0 : STD_LOGIC;
  signal product_x_i_166_n_0 : STD_LOGIC;
  signal product_x_i_167_n_0 : STD_LOGIC;
  signal product_x_i_168_n_0 : STD_LOGIC;
  signal product_x_i_169_n_0 : STD_LOGIC;
  signal product_x_i_16_n_0 : STD_LOGIC;
  signal product_x_i_170_n_0 : STD_LOGIC;
  signal product_x_i_171_n_0 : STD_LOGIC;
  signal product_x_i_172_n_0 : STD_LOGIC;
  signal product_x_i_173_n_0 : STD_LOGIC;
  signal product_x_i_174_n_0 : STD_LOGIC;
  signal product_x_i_175_n_0 : STD_LOGIC;
  signal product_x_i_176_n_0 : STD_LOGIC;
  signal product_x_i_177_n_0 : STD_LOGIC;
  signal product_x_i_178_n_0 : STD_LOGIC;
  signal product_x_i_179_n_0 : STD_LOGIC;
  signal product_x_i_17_n_0 : STD_LOGIC;
  signal product_x_i_180_n_0 : STD_LOGIC;
  signal product_x_i_181_n_0 : STD_LOGIC;
  signal product_x_i_182_n_0 : STD_LOGIC;
  signal product_x_i_183_n_0 : STD_LOGIC;
  signal product_x_i_184_n_0 : STD_LOGIC;
  signal product_x_i_185_n_0 : STD_LOGIC;
  signal product_x_i_186_n_0 : STD_LOGIC;
  signal product_x_i_187_n_0 : STD_LOGIC;
  signal product_x_i_188_n_0 : STD_LOGIC;
  signal product_x_i_189_n_0 : STD_LOGIC;
  signal product_x_i_18_n_0 : STD_LOGIC;
  signal product_x_i_190_n_0 : STD_LOGIC;
  signal product_x_i_191_n_0 : STD_LOGIC;
  signal product_x_i_192_n_0 : STD_LOGIC;
  signal product_x_i_193_n_0 : STD_LOGIC;
  signal product_x_i_194_n_0 : STD_LOGIC;
  signal product_x_i_195_n_0 : STD_LOGIC;
  signal product_x_i_196_n_0 : STD_LOGIC;
  signal product_x_i_197_n_0 : STD_LOGIC;
  signal product_x_i_198_n_0 : STD_LOGIC;
  signal product_x_i_199_n_0 : STD_LOGIC;
  signal product_x_i_19_n_0 : STD_LOGIC;
  signal product_x_i_1_n_0 : STD_LOGIC;
  signal product_x_i_200_n_0 : STD_LOGIC;
  signal product_x_i_201_n_0 : STD_LOGIC;
  signal product_x_i_202_n_0 : STD_LOGIC;
  signal product_x_i_203_n_0 : STD_LOGIC;
  signal product_x_i_204_n_0 : STD_LOGIC;
  signal product_x_i_205_n_0 : STD_LOGIC;
  signal product_x_i_206_n_0 : STD_LOGIC;
  signal product_x_i_207_n_0 : STD_LOGIC;
  signal product_x_i_208_n_0 : STD_LOGIC;
  signal product_x_i_209_n_0 : STD_LOGIC;
  signal product_x_i_20_n_0 : STD_LOGIC;
  signal product_x_i_210_n_0 : STD_LOGIC;
  signal product_x_i_211_n_0 : STD_LOGIC;
  signal product_x_i_212_n_0 : STD_LOGIC;
  signal product_x_i_213_n_0 : STD_LOGIC;
  signal product_x_i_214_n_0 : STD_LOGIC;
  signal product_x_i_215_n_0 : STD_LOGIC;
  signal product_x_i_216_n_0 : STD_LOGIC;
  signal product_x_i_217_n_0 : STD_LOGIC;
  signal product_x_i_218_n_0 : STD_LOGIC;
  signal product_x_i_219_n_0 : STD_LOGIC;
  signal product_x_i_21_n_0 : STD_LOGIC;
  signal product_x_i_220_n_0 : STD_LOGIC;
  signal product_x_i_221_n_0 : STD_LOGIC;
  signal product_x_i_222_n_0 : STD_LOGIC;
  signal product_x_i_223_n_0 : STD_LOGIC;
  signal product_x_i_224_n_0 : STD_LOGIC;
  signal product_x_i_225_n_0 : STD_LOGIC;
  signal product_x_i_226_n_0 : STD_LOGIC;
  signal product_x_i_227_n_0 : STD_LOGIC;
  signal product_x_i_228_n_0 : STD_LOGIC;
  signal product_x_i_229_n_0 : STD_LOGIC;
  signal product_x_i_22_n_0 : STD_LOGIC;
  signal product_x_i_230_n_0 : STD_LOGIC;
  signal product_x_i_231_n_0 : STD_LOGIC;
  signal product_x_i_232_n_0 : STD_LOGIC;
  signal product_x_i_233_n_0 : STD_LOGIC;
  signal product_x_i_234_n_0 : STD_LOGIC;
  signal product_x_i_235_n_0 : STD_LOGIC;
  signal product_x_i_236_n_0 : STD_LOGIC;
  signal product_x_i_237_n_0 : STD_LOGIC;
  signal product_x_i_238_n_0 : STD_LOGIC;
  signal product_x_i_239_n_0 : STD_LOGIC;
  signal product_x_i_23_n_0 : STD_LOGIC;
  signal product_x_i_240_n_0 : STD_LOGIC;
  signal product_x_i_241_n_0 : STD_LOGIC;
  signal product_x_i_242_n_0 : STD_LOGIC;
  signal product_x_i_243_n_0 : STD_LOGIC;
  signal product_x_i_244_n_0 : STD_LOGIC;
  signal product_x_i_245_n_0 : STD_LOGIC;
  signal product_x_i_246_n_0 : STD_LOGIC;
  signal product_x_i_247_n_0 : STD_LOGIC;
  signal product_x_i_248_n_0 : STD_LOGIC;
  signal product_x_i_249_n_0 : STD_LOGIC;
  signal product_x_i_24_n_0 : STD_LOGIC;
  signal product_x_i_250_n_0 : STD_LOGIC;
  signal product_x_i_251_n_0 : STD_LOGIC;
  signal product_x_i_252_n_0 : STD_LOGIC;
  signal product_x_i_253_n_0 : STD_LOGIC;
  signal product_x_i_254_n_0 : STD_LOGIC;
  signal product_x_i_255_n_0 : STD_LOGIC;
  signal product_x_i_256_n_0 : STD_LOGIC;
  signal product_x_i_257_n_0 : STD_LOGIC;
  signal product_x_i_258_n_0 : STD_LOGIC;
  signal product_x_i_259_n_0 : STD_LOGIC;
  signal product_x_i_25_n_0 : STD_LOGIC;
  signal product_x_i_260_n_0 : STD_LOGIC;
  signal product_x_i_261_n_0 : STD_LOGIC;
  signal product_x_i_262_n_0 : STD_LOGIC;
  signal product_x_i_263_n_0 : STD_LOGIC;
  signal product_x_i_264_n_0 : STD_LOGIC;
  signal product_x_i_265_n_0 : STD_LOGIC;
  signal product_x_i_266_n_0 : STD_LOGIC;
  signal product_x_i_267_n_0 : STD_LOGIC;
  signal product_x_i_268_n_0 : STD_LOGIC;
  signal product_x_i_269_n_0 : STD_LOGIC;
  signal product_x_i_26_n_0 : STD_LOGIC;
  signal product_x_i_270_n_0 : STD_LOGIC;
  signal product_x_i_271_n_0 : STD_LOGIC;
  signal product_x_i_272_n_0 : STD_LOGIC;
  signal product_x_i_273_n_0 : STD_LOGIC;
  signal product_x_i_274_n_0 : STD_LOGIC;
  signal product_x_i_275_n_0 : STD_LOGIC;
  signal product_x_i_276_n_0 : STD_LOGIC;
  signal product_x_i_277_n_0 : STD_LOGIC;
  signal product_x_i_278_n_0 : STD_LOGIC;
  signal product_x_i_279_n_0 : STD_LOGIC;
  signal product_x_i_27_n_0 : STD_LOGIC;
  signal product_x_i_280_n_0 : STD_LOGIC;
  signal product_x_i_281_n_0 : STD_LOGIC;
  signal product_x_i_282_n_0 : STD_LOGIC;
  signal product_x_i_283_n_0 : STD_LOGIC;
  signal product_x_i_284_n_0 : STD_LOGIC;
  signal product_x_i_285_n_0 : STD_LOGIC;
  signal product_x_i_286_n_0 : STD_LOGIC;
  signal product_x_i_287_n_0 : STD_LOGIC;
  signal product_x_i_288_n_0 : STD_LOGIC;
  signal product_x_i_289_n_0 : STD_LOGIC;
  signal product_x_i_28_n_0 : STD_LOGIC;
  signal product_x_i_290_n_0 : STD_LOGIC;
  signal product_x_i_291_n_0 : STD_LOGIC;
  signal product_x_i_292_n_0 : STD_LOGIC;
  signal product_x_i_293_n_0 : STD_LOGIC;
  signal product_x_i_294_n_0 : STD_LOGIC;
  signal product_x_i_295_n_0 : STD_LOGIC;
  signal product_x_i_296_n_0 : STD_LOGIC;
  signal product_x_i_297_n_0 : STD_LOGIC;
  signal product_x_i_298_n_0 : STD_LOGIC;
  signal product_x_i_299_n_0 : STD_LOGIC;
  signal product_x_i_29_n_0 : STD_LOGIC;
  signal product_x_i_2_n_0 : STD_LOGIC;
  signal product_x_i_300_n_0 : STD_LOGIC;
  signal product_x_i_301_n_0 : STD_LOGIC;
  signal product_x_i_302_n_0 : STD_LOGIC;
  signal product_x_i_303_n_0 : STD_LOGIC;
  signal product_x_i_304_n_0 : STD_LOGIC;
  signal product_x_i_305_n_0 : STD_LOGIC;
  signal product_x_i_306_n_0 : STD_LOGIC;
  signal product_x_i_307_n_0 : STD_LOGIC;
  signal product_x_i_308_n_0 : STD_LOGIC;
  signal product_x_i_309_n_0 : STD_LOGIC;
  signal product_x_i_30_n_0 : STD_LOGIC;
  signal product_x_i_310_n_0 : STD_LOGIC;
  signal product_x_i_311_n_0 : STD_LOGIC;
  signal product_x_i_312_n_0 : STD_LOGIC;
  signal product_x_i_313_n_0 : STD_LOGIC;
  signal product_x_i_314_n_0 : STD_LOGIC;
  signal product_x_i_315_n_0 : STD_LOGIC;
  signal product_x_i_316_n_0 : STD_LOGIC;
  signal product_x_i_317_n_0 : STD_LOGIC;
  signal product_x_i_318_n_0 : STD_LOGIC;
  signal product_x_i_319_n_0 : STD_LOGIC;
  signal product_x_i_31_n_0 : STD_LOGIC;
  signal product_x_i_320_n_0 : STD_LOGIC;
  signal product_x_i_321_n_0 : STD_LOGIC;
  signal product_x_i_322_n_0 : STD_LOGIC;
  signal product_x_i_323_n_0 : STD_LOGIC;
  signal product_x_i_324_n_0 : STD_LOGIC;
  signal product_x_i_325_n_0 : STD_LOGIC;
  signal product_x_i_326_n_0 : STD_LOGIC;
  signal product_x_i_327_n_0 : STD_LOGIC;
  signal product_x_i_328_n_0 : STD_LOGIC;
  signal product_x_i_329_n_0 : STD_LOGIC;
  signal product_x_i_32_n_0 : STD_LOGIC;
  signal product_x_i_330_n_0 : STD_LOGIC;
  signal product_x_i_331_n_0 : STD_LOGIC;
  signal product_x_i_332_n_0 : STD_LOGIC;
  signal product_x_i_333_n_0 : STD_LOGIC;
  signal product_x_i_334_n_0 : STD_LOGIC;
  signal product_x_i_335_n_0 : STD_LOGIC;
  signal product_x_i_336_n_0 : STD_LOGIC;
  signal product_x_i_337_n_0 : STD_LOGIC;
  signal product_x_i_338_n_0 : STD_LOGIC;
  signal product_x_i_339_n_0 : STD_LOGIC;
  signal product_x_i_33_n_0 : STD_LOGIC;
  signal product_x_i_340_n_0 : STD_LOGIC;
  signal product_x_i_341_n_0 : STD_LOGIC;
  signal product_x_i_342_n_0 : STD_LOGIC;
  signal product_x_i_343_n_0 : STD_LOGIC;
  signal product_x_i_344_n_0 : STD_LOGIC;
  signal product_x_i_345_n_0 : STD_LOGIC;
  signal product_x_i_346_n_0 : STD_LOGIC;
  signal product_x_i_347_n_0 : STD_LOGIC;
  signal product_x_i_348_n_0 : STD_LOGIC;
  signal product_x_i_349_n_0 : STD_LOGIC;
  signal product_x_i_34_n_0 : STD_LOGIC;
  signal product_x_i_350_n_0 : STD_LOGIC;
  signal product_x_i_351_n_0 : STD_LOGIC;
  signal product_x_i_352_n_0 : STD_LOGIC;
  signal product_x_i_353_n_0 : STD_LOGIC;
  signal product_x_i_354_n_0 : STD_LOGIC;
  signal product_x_i_355_n_0 : STD_LOGIC;
  signal product_x_i_356_n_0 : STD_LOGIC;
  signal product_x_i_357_n_0 : STD_LOGIC;
  signal product_x_i_358_n_0 : STD_LOGIC;
  signal product_x_i_359_n_0 : STD_LOGIC;
  signal product_x_i_35_n_0 : STD_LOGIC;
  signal product_x_i_360_n_0 : STD_LOGIC;
  signal product_x_i_361_n_0 : STD_LOGIC;
  signal product_x_i_362_n_0 : STD_LOGIC;
  signal product_x_i_363_n_0 : STD_LOGIC;
  signal product_x_i_364_n_0 : STD_LOGIC;
  signal product_x_i_365_n_0 : STD_LOGIC;
  signal product_x_i_366_n_0 : STD_LOGIC;
  signal product_x_i_367_n_0 : STD_LOGIC;
  signal product_x_i_368_n_0 : STD_LOGIC;
  signal product_x_i_369_n_0 : STD_LOGIC;
  signal product_x_i_36_n_0 : STD_LOGIC;
  signal product_x_i_370_n_0 : STD_LOGIC;
  signal product_x_i_371_n_0 : STD_LOGIC;
  signal product_x_i_372_n_0 : STD_LOGIC;
  signal product_x_i_373_n_0 : STD_LOGIC;
  signal product_x_i_374_n_0 : STD_LOGIC;
  signal product_x_i_375_n_0 : STD_LOGIC;
  signal product_x_i_376_n_0 : STD_LOGIC;
  signal product_x_i_377_n_0 : STD_LOGIC;
  signal product_x_i_378_n_0 : STD_LOGIC;
  signal product_x_i_379_n_0 : STD_LOGIC;
  signal product_x_i_37_n_0 : STD_LOGIC;
  signal product_x_i_380_n_0 : STD_LOGIC;
  signal product_x_i_381_n_0 : STD_LOGIC;
  signal product_x_i_382_n_0 : STD_LOGIC;
  signal product_x_i_383_n_0 : STD_LOGIC;
  signal product_x_i_384_n_0 : STD_LOGIC;
  signal product_x_i_385_n_0 : STD_LOGIC;
  signal product_x_i_386_n_0 : STD_LOGIC;
  signal product_x_i_387_n_0 : STD_LOGIC;
  signal product_x_i_388_n_0 : STD_LOGIC;
  signal product_x_i_389_n_0 : STD_LOGIC;
  signal product_x_i_38_n_0 : STD_LOGIC;
  signal product_x_i_390_n_0 : STD_LOGIC;
  signal product_x_i_391_n_0 : STD_LOGIC;
  signal product_x_i_392_n_0 : STD_LOGIC;
  signal product_x_i_393_n_0 : STD_LOGIC;
  signal product_x_i_394_n_0 : STD_LOGIC;
  signal product_x_i_395_n_0 : STD_LOGIC;
  signal product_x_i_396_n_0 : STD_LOGIC;
  signal product_x_i_397_n_0 : STD_LOGIC;
  signal product_x_i_398_n_0 : STD_LOGIC;
  signal product_x_i_399_n_0 : STD_LOGIC;
  signal product_x_i_39_n_0 : STD_LOGIC;
  signal product_x_i_3_n_0 : STD_LOGIC;
  signal product_x_i_400_n_0 : STD_LOGIC;
  signal product_x_i_401_n_0 : STD_LOGIC;
  signal product_x_i_402_n_0 : STD_LOGIC;
  signal product_x_i_403_n_0 : STD_LOGIC;
  signal product_x_i_404_n_0 : STD_LOGIC;
  signal product_x_i_405_n_0 : STD_LOGIC;
  signal product_x_i_406_n_0 : STD_LOGIC;
  signal product_x_i_407_n_0 : STD_LOGIC;
  signal product_x_i_408_n_0 : STD_LOGIC;
  signal product_x_i_409_n_0 : STD_LOGIC;
  signal product_x_i_40_n_0 : STD_LOGIC;
  signal product_x_i_410_n_0 : STD_LOGIC;
  signal product_x_i_411_n_0 : STD_LOGIC;
  signal product_x_i_412_n_0 : STD_LOGIC;
  signal product_x_i_413_n_0 : STD_LOGIC;
  signal product_x_i_414_n_0 : STD_LOGIC;
  signal product_x_i_415_n_0 : STD_LOGIC;
  signal product_x_i_416_n_0 : STD_LOGIC;
  signal product_x_i_417_n_0 : STD_LOGIC;
  signal product_x_i_418_n_0 : STD_LOGIC;
  signal product_x_i_419_n_0 : STD_LOGIC;
  signal product_x_i_41_n_0 : STD_LOGIC;
  signal product_x_i_420_n_0 : STD_LOGIC;
  signal product_x_i_421_n_0 : STD_LOGIC;
  signal product_x_i_422_n_0 : STD_LOGIC;
  signal product_x_i_423_n_0 : STD_LOGIC;
  signal product_x_i_424_n_0 : STD_LOGIC;
  signal product_x_i_425_n_0 : STD_LOGIC;
  signal product_x_i_426_n_0 : STD_LOGIC;
  signal product_x_i_427_n_0 : STD_LOGIC;
  signal product_x_i_428_n_0 : STD_LOGIC;
  signal product_x_i_429_n_0 : STD_LOGIC;
  signal product_x_i_42_n_0 : STD_LOGIC;
  signal product_x_i_430_n_0 : STD_LOGIC;
  signal product_x_i_431_n_0 : STD_LOGIC;
  signal product_x_i_432_n_0 : STD_LOGIC;
  signal product_x_i_433_n_0 : STD_LOGIC;
  signal product_x_i_434_n_0 : STD_LOGIC;
  signal product_x_i_435_n_0 : STD_LOGIC;
  signal product_x_i_436_n_0 : STD_LOGIC;
  signal product_x_i_437_n_0 : STD_LOGIC;
  signal product_x_i_438_n_0 : STD_LOGIC;
  signal product_x_i_439_n_0 : STD_LOGIC;
  signal product_x_i_43_n_0 : STD_LOGIC;
  signal product_x_i_440_n_0 : STD_LOGIC;
  signal product_x_i_441_n_0 : STD_LOGIC;
  signal product_x_i_442_n_0 : STD_LOGIC;
  signal product_x_i_443_n_0 : STD_LOGIC;
  signal product_x_i_444_n_0 : STD_LOGIC;
  signal product_x_i_44_n_0 : STD_LOGIC;
  signal product_x_i_45_n_0 : STD_LOGIC;
  signal product_x_i_46_n_0 : STD_LOGIC;
  signal product_x_i_47_n_0 : STD_LOGIC;
  signal product_x_i_48_n_0 : STD_LOGIC;
  signal product_x_i_49_n_0 : STD_LOGIC;
  signal product_x_i_4_n_0 : STD_LOGIC;
  signal product_x_i_50_n_0 : STD_LOGIC;
  signal product_x_i_51_n_0 : STD_LOGIC;
  signal product_x_i_52_n_0 : STD_LOGIC;
  signal product_x_i_53_n_0 : STD_LOGIC;
  signal product_x_i_54_n_0 : STD_LOGIC;
  signal product_x_i_55_n_0 : STD_LOGIC;
  signal product_x_i_56_n_0 : STD_LOGIC;
  signal product_x_i_57_n_0 : STD_LOGIC;
  signal product_x_i_58_n_0 : STD_LOGIC;
  signal product_x_i_59_n_0 : STD_LOGIC;
  signal product_x_i_5_n_0 : STD_LOGIC;
  signal product_x_i_60_n_0 : STD_LOGIC;
  signal product_x_i_61_n_0 : STD_LOGIC;
  signal product_x_i_62_n_0 : STD_LOGIC;
  signal product_x_i_63_n_0 : STD_LOGIC;
  signal product_x_i_64_n_0 : STD_LOGIC;
  signal product_x_i_65_n_0 : STD_LOGIC;
  signal product_x_i_66_n_0 : STD_LOGIC;
  signal product_x_i_67_n_0 : STD_LOGIC;
  signal product_x_i_68_n_0 : STD_LOGIC;
  signal product_x_i_69_n_0 : STD_LOGIC;
  signal product_x_i_6_n_0 : STD_LOGIC;
  signal product_x_i_70_n_0 : STD_LOGIC;
  signal product_x_i_71_n_0 : STD_LOGIC;
  signal product_x_i_72_n_0 : STD_LOGIC;
  signal product_x_i_73_n_0 : STD_LOGIC;
  signal product_x_i_74_n_0 : STD_LOGIC;
  signal product_x_i_75_n_0 : STD_LOGIC;
  signal product_x_i_76_n_0 : STD_LOGIC;
  signal product_x_i_77_n_0 : STD_LOGIC;
  signal product_x_i_78_n_0 : STD_LOGIC;
  signal product_x_i_79_n_0 : STD_LOGIC;
  signal product_x_i_7_n_0 : STD_LOGIC;
  signal product_x_i_80_n_0 : STD_LOGIC;
  signal product_x_i_81_n_0 : STD_LOGIC;
  signal product_x_i_82_n_0 : STD_LOGIC;
  signal product_x_i_83_n_0 : STD_LOGIC;
  signal product_x_i_84_n_0 : STD_LOGIC;
  signal product_x_i_85_n_0 : STD_LOGIC;
  signal product_x_i_86_n_0 : STD_LOGIC;
  signal product_x_i_87_n_0 : STD_LOGIC;
  signal product_x_i_88_n_0 : STD_LOGIC;
  signal product_x_i_89_n_0 : STD_LOGIC;
  signal product_x_i_8_n_0 : STD_LOGIC;
  signal product_x_i_90_n_0 : STD_LOGIC;
  signal product_x_i_91_n_0 : STD_LOGIC;
  signal product_x_i_92_n_0 : STD_LOGIC;
  signal product_x_i_93_n_0 : STD_LOGIC;
  signal product_x_i_94_n_0 : STD_LOGIC;
  signal product_x_i_95_n_0 : STD_LOGIC;
  signal product_x_i_96_n_0 : STD_LOGIC;
  signal product_x_i_97_n_0 : STD_LOGIC;
  signal product_x_i_98_n_0 : STD_LOGIC;
  signal product_x_i_99_n_0 : STD_LOGIC;
  signal product_x_i_9_n_0 : STD_LOGIC;
  signal product_x_n_103 : STD_LOGIC;
  signal product_x_n_104 : STD_LOGIC;
  signal product_x_n_105 : STD_LOGIC;
  signal product_x_n_74 : STD_LOGIC;
  signal product_x_n_75 : STD_LOGIC;
  signal product_x_n_76 : STD_LOGIC;
  signal product_x_n_77 : STD_LOGIC;
  signal product_x_n_78 : STD_LOGIC;
  signal product_x_n_79 : STD_LOGIC;
  signal product_x_n_80 : STD_LOGIC;
  signal product_x_n_81 : STD_LOGIC;
  signal product_x_n_82 : STD_LOGIC;
  signal product_x_n_83 : STD_LOGIC;
  signal product_x_n_84 : STD_LOGIC;
  signal product_x_n_85 : STD_LOGIC;
  signal product_x_n_86 : STD_LOGIC;
  signal product_z_n_103 : STD_LOGIC;
  signal product_z_n_104 : STD_LOGIC;
  signal product_z_n_105 : STD_LOGIC;
  signal product_z_n_74 : STD_LOGIC;
  signal product_z_n_75 : STD_LOGIC;
  signal product_z_n_76 : STD_LOGIC;
  signal product_z_n_77 : STD_LOGIC;
  signal product_z_n_78 : STD_LOGIC;
  signal product_z_n_79 : STD_LOGIC;
  signal product_z_n_80 : STD_LOGIC;
  signal product_z_n_81 : STD_LOGIC;
  signal product_z_n_82 : STD_LOGIC;
  signal product_z_n_83 : STD_LOGIC;
  signal product_z_n_84 : STD_LOGIC;
  signal product_z_n_85 : STD_LOGIC;
  signal product_z_n_86 : STD_LOGIC;
  signal \pwm_counter[0]_i_10_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_8_n_0\ : STD_LOGIC;
  signal \pwm_counter[0]_i_9_n_0\ : STD_LOGIC;
  signal \pwm_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \pwm_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal pwm_counter_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \pwm_counter_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_counter_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pwm_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_n_1\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_n_2\ : STD_LOGIC;
  signal \pwm_pan0_carry__0_n_3\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_n_1\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_n_2\ : STD_LOGIC;
  signal \pwm_pan0_carry__1_n_3\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_n_1\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_n_2\ : STD_LOGIC;
  signal \pwm_pan0_carry__2_n_3\ : STD_LOGIC;
  signal pwm_pan0_carry_i_1_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_2_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_3_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_4_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_5_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_6_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_7_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_i_8_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_n_0 : STD_LOGIC;
  signal pwm_pan0_carry_n_1 : STD_LOGIC;
  signal pwm_pan0_carry_n_2 : STD_LOGIC;
  signal pwm_pan0_carry_n_3 : STD_LOGIC;
  signal pwm_pan_i_1_n_0 : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_n_1\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_n_2\ : STD_LOGIC;
  signal \pwm_tilt0_carry__0_n_3\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_n_1\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_n_2\ : STD_LOGIC;
  signal \pwm_tilt0_carry__1_n_3\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_n_0\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_n_1\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_n_2\ : STD_LOGIC;
  signal \pwm_tilt0_carry__2_n_3\ : STD_LOGIC;
  signal pwm_tilt0_carry_i_1_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_2_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_3_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_4_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_5_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_6_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_7_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_i_8_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_n_0 : STD_LOGIC;
  signal pwm_tilt0_carry_n_1 : STD_LOGIC;
  signal pwm_tilt0_carry_n_2 : STD_LOGIC;
  signal pwm_tilt0_carry_n_3 : STD_LOGIC;
  signal ratio_out_x_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal ratio_out_x_reg_0_0_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_10_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_11_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_12_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_13_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_14_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_15_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_16_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_17_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_18_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_1_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_2_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_3_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_4_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_5_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_6_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_7_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_8_n_0 : STD_LOGIC;
  signal ratio_out_x_reg_0_9_n_0 : STD_LOGIC;
  signal ratio_out_z_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal ratio_out_z_reg_0_0_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_10_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_11_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_12_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_13_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_14_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_15_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_16_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_17_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_18_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_1_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_2_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_3_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_4_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_5_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_6_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_7_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_8_n_0 : STD_LOGIC;
  signal ratio_out_z_reg_0_9_n_0 : STD_LOGIC;
  signal ratio_x_reg : STD_LOGIC;
  signal \ratio_x_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \ratio_x_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[10]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[11]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[11]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[12]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[12]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[13]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[13]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[14]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[14]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[15]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[15]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[8]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[9]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg[9]_rep_n_0\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ratio_x_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal ratio_x_wire : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ratio_z_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ratio_z_reg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[10]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[11]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[11]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[12]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[12]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[13]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[13]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[14]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[14]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[15]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[15]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[8]_rep_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[9]_rep__0_n_0\ : STD_LOGIC;
  signal \ratio_z_reg_reg[9]_rep_n_0\ : STD_LOGIC;
  signal ratio_z_wire : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tilt_pulse_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_product_x_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_x_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_x_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_x_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_x_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_product_x_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_product_z_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_product_z_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_product_z_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_product_z_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_product_z_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_product_z_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_pwm_counter_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_counter_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pwm_pan0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_pan0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_pan0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_pan0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_pwm_tilt0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_tilt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_tilt0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pwm_tilt0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_0_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_x_reg_1_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_x_reg_1_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_x_reg_1_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_x_reg_1_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_x_reg_1_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_x_reg_1_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_x_reg_1_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_0_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ratio_out_z_reg_1_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ratio_out_z_reg_1_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ratio_out_z_reg_1_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ratio_out_z_reg_1_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ratio_out_z_reg_1_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ratio_out_z_reg_1_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ratio_out_z_reg_1_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of product_x : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of product_x_i_101 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of product_x_i_160 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of product_x_i_161 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of product_x_i_162 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of product_x_i_165 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of product_x_i_170 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of product_x_i_171 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of product_x_i_176 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of product_x_i_177 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of product_x_i_181 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of product_x_i_190 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of product_x_i_191 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of product_x_i_193 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of product_x_i_195 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of product_x_i_198 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of product_x_i_200 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of product_x_i_208 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of product_x_i_222 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of product_x_i_270 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of product_x_i_28 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of product_x_i_314 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of product_x_i_316 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of product_x_i_317 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of product_x_i_323 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of product_x_i_326 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of product_x_i_329 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of product_x_i_330 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of product_x_i_335 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of product_x_i_336 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of product_x_i_353 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of product_x_i_359 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of product_x_i_361 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of product_x_i_368 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of product_x_i_381 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of product_x_i_428 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of product_x_i_438 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of product_x_i_64 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of product_x_i_65 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of product_x_i_67 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of product_x_i_68 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of product_x_i_69 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of product_x_i_72 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of product_x_i_73 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of product_x_i_79 : label is "soft_lutpair11";
  attribute METHODOLOGY_DRC_VIOS of product_z : label is "{SYNTH-11 {cell *THIS*}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \pwm_counter_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of pwm_pan0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_pan0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_pan0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_pan0_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of pwm_tilt0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_tilt0_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_tilt0_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \pwm_tilt0_carry__2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_0 : label is 1245184;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_0 : label is "inst/u0/ratio_out_x_reg_0_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ratio_out_x_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ratio_out_x_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of ratio_out_x_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ratio_out_x_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ratio_out_x_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_1 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_1 : label is "inst/u0/ratio_out_x_reg_0_1";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_1 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_1 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_1 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_1 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_1 : label is 1;
  attribute ram_slice_end of ratio_out_x_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_10 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_10 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_10 : label is "inst/u0/ratio_out_x_reg_0_10";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_10 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_10 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_10 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_10 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_10 : label is 10;
  attribute ram_slice_end of ratio_out_x_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_11 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_11 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_11 : label is "inst/u0/ratio_out_x_reg_0_11";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_11 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_11 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_11 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_11 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_11 : label is 11;
  attribute ram_slice_end of ratio_out_x_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_12 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_12 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_12 : label is "inst/u0/ratio_out_x_reg_0_12";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_12 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_12 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_12 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_12 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_12 : label is 12;
  attribute ram_slice_end of ratio_out_x_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_13 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_13 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_13 : label is "inst/u0/ratio_out_x_reg_0_13";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_13 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_13 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_13 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_13 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_13 : label is 13;
  attribute ram_slice_end of ratio_out_x_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_14 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_14 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_14 : label is "inst/u0/ratio_out_x_reg_0_14";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_14 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_14 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_14 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_14 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_14 : label is 14;
  attribute ram_slice_end of ratio_out_x_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_15 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_15 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_15 : label is "inst/u0/ratio_out_x_reg_0_15";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_15 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_15 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_15 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_15 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_15 : label is 15;
  attribute ram_slice_end of ratio_out_x_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_16 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_16 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_16 : label is "inst/u0/ratio_out_x_reg_0_16";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_16 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_16 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_16 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_16 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_16 : label is 16;
  attribute ram_slice_end of ratio_out_x_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_17 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_17 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_17 : label is "inst/u0/ratio_out_x_reg_0_17";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_17 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_17 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_17 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_17 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_17 : label is 17;
  attribute ram_slice_end of ratio_out_x_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_18 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_18 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_18 : label is "inst/u0/ratio_out_x_reg_0_18";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_18 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_18 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_18 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_18 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_18 : label is 18;
  attribute ram_slice_end of ratio_out_x_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_2 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_2 : label is "inst/u0/ratio_out_x_reg_0_2";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_2 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_2 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_2 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_2 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_2 : label is 2;
  attribute ram_slice_end of ratio_out_x_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_3 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_3 : label is "inst/u0/ratio_out_x_reg_0_3";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_3 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_3 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_3 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_3 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_3 : label is 3;
  attribute ram_slice_end of ratio_out_x_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_4 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_4 : label is "inst/u0/ratio_out_x_reg_0_4";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_4 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_4 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_4 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_4 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_4 : label is 4;
  attribute ram_slice_end of ratio_out_x_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_5 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_5 : label is "inst/u0/ratio_out_x_reg_0_5";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_5 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_5 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_5 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_5 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_5 : label is 5;
  attribute ram_slice_end of ratio_out_x_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_6 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_6 : label is "inst/u0/ratio_out_x_reg_0_6";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_6 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_6 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_6 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_6 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_6 : label is 6;
  attribute ram_slice_end of ratio_out_x_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_7 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_7 : label is "inst/u0/ratio_out_x_reg_0_7";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_7 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_7 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_7 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_7 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_7 : label is 7;
  attribute ram_slice_end of ratio_out_x_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_8 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_8 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_8 : label is "inst/u0/ratio_out_x_reg_0_8";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_8 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_8 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_8 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_8 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_8 : label is 8;
  attribute ram_slice_end of ratio_out_x_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_0_9 : label is "";
  attribute RTL_RAM_BITS of ratio_out_x_reg_0_9 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_0_9 : label is "inst/u0/ratio_out_x_reg_0_9";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_0_9 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_0_9 : label is 0;
  attribute ram_addr_end of ratio_out_x_reg_0_9 : label is 32767;
  attribute ram_offset of ratio_out_x_reg_0_9 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_0_9 : label is 9;
  attribute ram_slice_end of ratio_out_x_reg_0_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_0 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_0 : label is "inst/u0/ratio_out_x_reg_1_0";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_0 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_0 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_0 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_0 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_0 : label is 0;
  attribute ram_slice_end of ratio_out_x_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_1 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_1 : label is "inst/u0/ratio_out_x_reg_1_1";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_1 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_1 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_1 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_1 : label is 1;
  attribute ram_slice_end of ratio_out_x_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_10 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_10 : label is "inst/u0/ratio_out_x_reg_1_10";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_10 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_10 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_10 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_10 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_10 : label is 10;
  attribute ram_slice_end of ratio_out_x_reg_1_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_11 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_11 : label is "inst/u0/ratio_out_x_reg_1_11";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_11 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_11 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_11 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_11 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_11 : label is 11;
  attribute ram_slice_end of ratio_out_x_reg_1_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_12 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_12 : label is "inst/u0/ratio_out_x_reg_1_12";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_12 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_12 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_12 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_12 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_12 : label is 12;
  attribute ram_slice_end of ratio_out_x_reg_1_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_13 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_13 : label is "inst/u0/ratio_out_x_reg_1_13";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_13 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_13 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_13 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_13 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_13 : label is 13;
  attribute ram_slice_end of ratio_out_x_reg_1_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_14 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_14 : label is "inst/u0/ratio_out_x_reg_1_14";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_14 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_14 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_14 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_14 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_14 : label is 14;
  attribute ram_slice_end of ratio_out_x_reg_1_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_15 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_15 : label is "inst/u0/ratio_out_x_reg_1_15";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_15 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_15 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_15 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_15 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_15 : label is 15;
  attribute ram_slice_end of ratio_out_x_reg_1_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_16 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_16 : label is "inst/u0/ratio_out_x_reg_1_16";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_16 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_16 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_16 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_16 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_16 : label is 16;
  attribute ram_slice_end of ratio_out_x_reg_1_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_17 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_17 : label is "inst/u0/ratio_out_x_reg_1_17";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_17 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_17 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_17 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_17 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_17 : label is 17;
  attribute ram_slice_end of ratio_out_x_reg_1_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_18 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_18 : label is "inst/u0/ratio_out_x_reg_1_18";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_18 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_18 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_18 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_18 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_18 : label is 18;
  attribute ram_slice_end of ratio_out_x_reg_1_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_2 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_2 : label is "inst/u0/ratio_out_x_reg_1_2";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_2 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_2 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_2 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_2 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_2 : label is 2;
  attribute ram_slice_end of ratio_out_x_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_3 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_3 : label is "inst/u0/ratio_out_x_reg_1_3";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_3 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_3 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_3 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_3 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_3 : label is 3;
  attribute ram_slice_end of ratio_out_x_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_4 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_4 : label is "inst/u0/ratio_out_x_reg_1_4";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_4 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_4 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_4 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_4 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_4 : label is 4;
  attribute ram_slice_end of ratio_out_x_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_5 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_5 : label is "inst/u0/ratio_out_x_reg_1_5";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_5 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_5 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_5 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_5 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_5 : label is 5;
  attribute ram_slice_end of ratio_out_x_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_6 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_6 : label is "inst/u0/ratio_out_x_reg_1_6";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_6 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_6 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_6 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_6 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_6 : label is 6;
  attribute ram_slice_end of ratio_out_x_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_7 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_7 : label is "inst/u0/ratio_out_x_reg_1_7";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_7 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_7 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_7 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_7 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_7 : label is 7;
  attribute ram_slice_end of ratio_out_x_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_8 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_8 : label is "inst/u0/ratio_out_x_reg_1_8";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_8 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_8 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_8 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_8 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_8 : label is 8;
  attribute ram_slice_end of ratio_out_x_reg_1_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_x_reg_1_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_x_reg_1_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_x_reg_1_9 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_x_reg_1_9 : label is "inst/u0/ratio_out_x_reg_1_9";
  attribute RTL_RAM_TYPE of ratio_out_x_reg_1_9 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_x_reg_1_9 : label is 32768;
  attribute ram_addr_end of ratio_out_x_reg_1_9 : label is 65535;
  attribute ram_offset of ratio_out_x_reg_1_9 : label is 0;
  attribute ram_slice_begin of ratio_out_x_reg_1_9 : label is 9;
  attribute ram_slice_end of ratio_out_x_reg_1_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_0 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_0 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_0 : label is "inst/u0/ratio_out_z_reg_0_0";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_0 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_0 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_0 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_0 : label is 0;
  attribute ram_slice_end of ratio_out_z_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_1 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_1 : label is "inst/u0/ratio_out_z_reg_0_1";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_1 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_1 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_1 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_1 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_1 : label is 1;
  attribute ram_slice_end of ratio_out_z_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_10 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_10 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_10 : label is "inst/u0/ratio_out_z_reg_0_10";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_10 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_10 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_10 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_10 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_10 : label is 10;
  attribute ram_slice_end of ratio_out_z_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_11 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_11 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_11 : label is "inst/u0/ratio_out_z_reg_0_11";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_11 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_11 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_11 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_11 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_11 : label is 11;
  attribute ram_slice_end of ratio_out_z_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_12 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_12 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_12 : label is "inst/u0/ratio_out_z_reg_0_12";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_12 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_12 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_12 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_12 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_12 : label is 12;
  attribute ram_slice_end of ratio_out_z_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_13 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_13 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_13 : label is "inst/u0/ratio_out_z_reg_0_13";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_13 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_13 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_13 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_13 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_13 : label is 13;
  attribute ram_slice_end of ratio_out_z_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_14 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_14 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_14 : label is "inst/u0/ratio_out_z_reg_0_14";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_14 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_14 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_14 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_14 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_14 : label is 14;
  attribute ram_slice_end of ratio_out_z_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_15 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_15 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_15 : label is "inst/u0/ratio_out_z_reg_0_15";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_15 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_15 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_15 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_15 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_15 : label is 15;
  attribute ram_slice_end of ratio_out_z_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_16 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_16 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_16 : label is "inst/u0/ratio_out_z_reg_0_16";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_16 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_16 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_16 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_16 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_16 : label is 16;
  attribute ram_slice_end of ratio_out_z_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_17 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_17 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_17 : label is "inst/u0/ratio_out_z_reg_0_17";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_17 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_17 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_17 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_17 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_17 : label is 17;
  attribute ram_slice_end of ratio_out_z_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_18 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_18 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_18 : label is "inst/u0/ratio_out_z_reg_0_18";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_18 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_18 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_18 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_18 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_18 : label is 18;
  attribute ram_slice_end of ratio_out_z_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_2 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_2 : label is "inst/u0/ratio_out_z_reg_0_2";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_2 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_2 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_2 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_2 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_2 : label is 2;
  attribute ram_slice_end of ratio_out_z_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_3 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_3 : label is "inst/u0/ratio_out_z_reg_0_3";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_3 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_3 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_3 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_3 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_3 : label is 3;
  attribute ram_slice_end of ratio_out_z_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_4 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_4 : label is "inst/u0/ratio_out_z_reg_0_4";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_4 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_4 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_4 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_4 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_4 : label is 4;
  attribute ram_slice_end of ratio_out_z_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_5 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_5 : label is "inst/u0/ratio_out_z_reg_0_5";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_5 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_5 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_5 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_5 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_5 : label is 5;
  attribute ram_slice_end of ratio_out_z_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_6 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_6 : label is "inst/u0/ratio_out_z_reg_0_6";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_6 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_6 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_6 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_6 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_6 : label is 6;
  attribute ram_slice_end of ratio_out_z_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_7 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_7 : label is "inst/u0/ratio_out_z_reg_0_7";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_7 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_7 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_7 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_7 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_7 : label is 7;
  attribute ram_slice_end of ratio_out_z_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_8 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_8 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_8 : label is "inst/u0/ratio_out_z_reg_0_8";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_8 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_8 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_8 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_8 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_8 : label is 8;
  attribute ram_slice_end of ratio_out_z_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_0_9 : label is "";
  attribute RTL_RAM_BITS of ratio_out_z_reg_0_9 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_0_9 : label is "inst/u0/ratio_out_z_reg_0_9";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_0_9 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_0_9 : label is 0;
  attribute ram_addr_end of ratio_out_z_reg_0_9 : label is 32767;
  attribute ram_offset of ratio_out_z_reg_0_9 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_0_9 : label is 9;
  attribute ram_slice_end of ratio_out_z_reg_0_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_0 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_0 : label is "inst/u0/ratio_out_z_reg_1_0";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_0 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_0 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_0 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_0 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_0 : label is 0;
  attribute ram_slice_end of ratio_out_z_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_1 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_1 : label is "inst/u0/ratio_out_z_reg_1_1";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_1 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_1 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_1 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_1 : label is 1;
  attribute ram_slice_end of ratio_out_z_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_10 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_10 : label is "inst/u0/ratio_out_z_reg_1_10";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_10 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_10 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_10 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_10 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_10 : label is 10;
  attribute ram_slice_end of ratio_out_z_reg_1_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_11 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_11 : label is "inst/u0/ratio_out_z_reg_1_11";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_11 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_11 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_11 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_11 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_11 : label is 11;
  attribute ram_slice_end of ratio_out_z_reg_1_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_12 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_12 : label is "inst/u0/ratio_out_z_reg_1_12";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_12 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_12 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_12 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_12 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_12 : label is 12;
  attribute ram_slice_end of ratio_out_z_reg_1_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_13 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_13 : label is "inst/u0/ratio_out_z_reg_1_13";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_13 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_13 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_13 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_13 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_13 : label is 13;
  attribute ram_slice_end of ratio_out_z_reg_1_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_14 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_14 : label is "inst/u0/ratio_out_z_reg_1_14";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_14 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_14 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_14 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_14 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_14 : label is 14;
  attribute ram_slice_end of ratio_out_z_reg_1_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_15 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_15 : label is "inst/u0/ratio_out_z_reg_1_15";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_15 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_15 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_15 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_15 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_15 : label is 15;
  attribute ram_slice_end of ratio_out_z_reg_1_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_16 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_16 : label is "inst/u0/ratio_out_z_reg_1_16";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_16 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_16 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_16 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_16 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_16 : label is 16;
  attribute ram_slice_end of ratio_out_z_reg_1_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_17 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_17 : label is "inst/u0/ratio_out_z_reg_1_17";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_17 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_17 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_17 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_17 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_17 : label is 17;
  attribute ram_slice_end of ratio_out_z_reg_1_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_18 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_18 : label is "inst/u0/ratio_out_z_reg_1_18";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_18 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_18 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_18 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_18 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_18 : label is 18;
  attribute ram_slice_end of ratio_out_z_reg_1_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_2 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_2 : label is "inst/u0/ratio_out_z_reg_1_2";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_2 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_2 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_2 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_2 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_2 : label is 2;
  attribute ram_slice_end of ratio_out_z_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_3 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_3 : label is "inst/u0/ratio_out_z_reg_1_3";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_3 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_3 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_3 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_3 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_3 : label is 3;
  attribute ram_slice_end of ratio_out_z_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_4 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_4 : label is "inst/u0/ratio_out_z_reg_1_4";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_4 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_4 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_4 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_4 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_4 : label is 4;
  attribute ram_slice_end of ratio_out_z_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_5 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_5 : label is "inst/u0/ratio_out_z_reg_1_5";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_5 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_5 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_5 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_5 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_5 : label is 5;
  attribute ram_slice_end of ratio_out_z_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_6 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_6 : label is "inst/u0/ratio_out_z_reg_1_6";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_6 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_6 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_6 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_6 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_6 : label is 6;
  attribute ram_slice_end of ratio_out_z_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_7 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_7 : label is "inst/u0/ratio_out_z_reg_1_7";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_7 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_7 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_7 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_7 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_7 : label is 7;
  attribute ram_slice_end of ratio_out_z_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_8 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_8 : label is "inst/u0/ratio_out_z_reg_1_8";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_8 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_8 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_8 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_8 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_8 : label is 8;
  attribute ram_slice_end of ratio_out_z_reg_1_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ratio_out_z_reg_1_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ratio_out_z_reg_1_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ratio_out_z_reg_1_9 : label is 1245184;
  attribute RTL_RAM_NAME of ratio_out_z_reg_1_9 : label is "inst/u0/ratio_out_z_reg_1_9";
  attribute RTL_RAM_TYPE of ratio_out_z_reg_1_9 : label is "RAM_SP";
  attribute ram_addr_begin of ratio_out_z_reg_1_9 : label is 32768;
  attribute ram_addr_end of ratio_out_z_reg_1_9 : label is 65535;
  attribute ram_offset of ratio_out_z_reg_1_9 : label is 0;
  attribute ram_slice_begin of ratio_out_z_reg_1_9 : label is 9;
  attribute ram_slice_end of ratio_out_z_reg_1_9 : label is 9;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[0]\ : label is "ratio_x_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[0]_rep\ : label is "ratio_x_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[0]_rep__0\ : label is "ratio_x_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[10]\ : label is "ratio_x_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[10]_rep\ : label is "ratio_x_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[10]_rep__0\ : label is "ratio_x_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[11]\ : label is "ratio_x_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[11]_rep\ : label is "ratio_x_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[11]_rep__0\ : label is "ratio_x_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[12]\ : label is "ratio_x_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[12]_rep\ : label is "ratio_x_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[12]_rep__0\ : label is "ratio_x_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[13]\ : label is "ratio_x_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[13]_rep\ : label is "ratio_x_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[13]_rep__0\ : label is "ratio_x_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[14]\ : label is "ratio_x_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[14]_rep\ : label is "ratio_x_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[14]_rep__0\ : label is "ratio_x_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[15]\ : label is "ratio_x_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[15]_rep\ : label is "ratio_x_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[15]_rep__0\ : label is "ratio_x_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[1]\ : label is "ratio_x_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[1]_rep\ : label is "ratio_x_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[1]_rep__0\ : label is "ratio_x_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[2]\ : label is "ratio_x_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[2]_rep\ : label is "ratio_x_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[2]_rep__0\ : label is "ratio_x_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[3]\ : label is "ratio_x_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[3]_rep\ : label is "ratio_x_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[3]_rep__0\ : label is "ratio_x_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[4]\ : label is "ratio_x_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[4]_rep\ : label is "ratio_x_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[4]_rep__0\ : label is "ratio_x_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[5]\ : label is "ratio_x_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[5]_rep\ : label is "ratio_x_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[5]_rep__0\ : label is "ratio_x_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[6]\ : label is "ratio_x_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[6]_rep\ : label is "ratio_x_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[6]_rep__0\ : label is "ratio_x_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[7]\ : label is "ratio_x_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[7]_rep\ : label is "ratio_x_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[7]_rep__0\ : label is "ratio_x_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[8]\ : label is "ratio_x_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[8]_rep\ : label is "ratio_x_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[8]_rep__0\ : label is "ratio_x_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[9]\ : label is "ratio_x_reg_reg[9]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[9]_rep\ : label is "ratio_x_reg_reg[9]";
  attribute ORIG_CELL_NAME of \ratio_x_reg_reg[9]_rep__0\ : label is "ratio_x_reg_reg[9]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[0]\ : label is "ratio_z_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[0]_rep\ : label is "ratio_z_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[0]_rep__0\ : label is "ratio_z_reg_reg[0]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[10]\ : label is "ratio_z_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[10]_rep\ : label is "ratio_z_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[10]_rep__0\ : label is "ratio_z_reg_reg[10]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[11]\ : label is "ratio_z_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[11]_rep\ : label is "ratio_z_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[11]_rep__0\ : label is "ratio_z_reg_reg[11]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[12]\ : label is "ratio_z_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[12]_rep\ : label is "ratio_z_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[12]_rep__0\ : label is "ratio_z_reg_reg[12]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[13]\ : label is "ratio_z_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[13]_rep\ : label is "ratio_z_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[13]_rep__0\ : label is "ratio_z_reg_reg[13]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[14]\ : label is "ratio_z_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[14]_rep\ : label is "ratio_z_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[14]_rep__0\ : label is "ratio_z_reg_reg[14]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[15]\ : label is "ratio_z_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[15]_rep\ : label is "ratio_z_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[15]_rep__0\ : label is "ratio_z_reg_reg[15]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[1]\ : label is "ratio_z_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[1]_rep\ : label is "ratio_z_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[1]_rep__0\ : label is "ratio_z_reg_reg[1]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[2]\ : label is "ratio_z_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[2]_rep\ : label is "ratio_z_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[2]_rep__0\ : label is "ratio_z_reg_reg[2]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[3]\ : label is "ratio_z_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[3]_rep\ : label is "ratio_z_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[3]_rep__0\ : label is "ratio_z_reg_reg[3]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[4]\ : label is "ratio_z_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[4]_rep\ : label is "ratio_z_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[4]_rep__0\ : label is "ratio_z_reg_reg[4]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[5]\ : label is "ratio_z_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[5]_rep\ : label is "ratio_z_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[5]_rep__0\ : label is "ratio_z_reg_reg[5]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[6]\ : label is "ratio_z_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[6]_rep\ : label is "ratio_z_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[6]_rep__0\ : label is "ratio_z_reg_reg[6]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[7]\ : label is "ratio_z_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[7]_rep\ : label is "ratio_z_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[7]_rep__0\ : label is "ratio_z_reg_reg[7]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[8]\ : label is "ratio_z_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[8]_rep\ : label is "ratio_z_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[8]_rep__0\ : label is "ratio_z_reg_reg[8]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[9]\ : label is "ratio_z_reg_reg[9]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[9]_rep\ : label is "ratio_z_reg_reg[9]";
  attribute ORIG_CELL_NAME of \ratio_z_reg_reg[9]_rep__0\ : label is "ratio_z_reg_reg[9]";
begin
\pan_pulse_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(0),
      Q => pan_pulse_count(0)
    );
\pan_pulse_count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(10),
      Q => pan_pulse_count(10)
    );
\pan_pulse_count_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(11),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(11)
    );
\pan_pulse_count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(12),
      Q => pan_pulse_count(12)
    );
\pan_pulse_count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(13),
      Q => pan_pulse_count(13)
    );
\pan_pulse_count_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(14),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(14)
    );
\pan_pulse_count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(15),
      Q => pan_pulse_count(15)
    );
\pan_pulse_count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(16),
      Q => pan_pulse_count(16)
    );
\pan_pulse_count_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(17),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(17)
    );
\pan_pulse_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(1),
      Q => pan_pulse_count(1)
    );
\pan_pulse_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(2),
      Q => pan_pulse_count(2)
    );
\pan_pulse_count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(18),
      Q => pan_pulse_count(31)
    );
\pan_pulse_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(3),
      Q => pan_pulse_count(3)
    );
\pan_pulse_count_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(4),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(4)
    );
\pan_pulse_count_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(5),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(5)
    );
\pan_pulse_count_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(6),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(6)
    );
\pan_pulse_count_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(7),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(7)
    );
\pan_pulse_count_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_x_reg(8),
      PRE => pwm_pan_i_1_n_0,
      Q => pan_pulse_count(8)
    );
\pan_pulse_count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_x_reg(9),
      Q => pan_pulse_count(9)
    );
product_x: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => position(15),
      A(28) => position(15),
      A(27) => position(15),
      A(26) => position(15),
      A(25) => position(15),
      A(24) => position(15),
      A(23) => position(15),
      A(22) => position(15),
      A(21) => position(15),
      A(20) => position(15),
      A(19) => position(15),
      A(18) => position(15),
      A(17) => position(15),
      A(16) => position(15),
      A(15 downto 0) => position(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_x_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_x_i_1_n_0,
      B(16) => product_x_i_1_n_0,
      B(15) => product_x_i_1_n_0,
      B(14) => product_x_i_2_n_0,
      B(13) => product_x_i_3_n_0,
      B(12) => product_x_i_4_n_0,
      B(11) => product_x_i_5_n_0,
      B(10) => product_x_i_6_n_0,
      B(9) => product_x_i_7_n_0,
      B(8) => product_x_i_8_n_0,
      B(7) => product_x_i_9_n_0,
      B(6) => product_x_i_10_n_0,
      B(5) => product_x_i_11_n_0,
      B(4) => product_x_i_12_n_0,
      B(3) => product_x_i_13_n_0,
      B(2) => product_x_i_14_n_0,
      B(1) => product_x_i_15_n_0,
      B(0) => product_x_i_16_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_x_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_x_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_x_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_x_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_x_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_product_x_P_UNCONNECTED(47 downto 32),
      P(31) => product_x_n_74,
      P(30) => product_x_n_75,
      P(29) => product_x_n_76,
      P(28) => product_x_n_77,
      P(27) => product_x_n_78,
      P(26) => product_x_n_79,
      P(25) => product_x_n_80,
      P(24) => product_x_n_81,
      P(23) => product_x_n_82,
      P(22) => product_x_n_83,
      P(21) => product_x_n_84,
      P(20) => product_x_n_85,
      P(19) => product_x_n_86,
      P(18 downto 3) => ratio_x_wire(15 downto 0),
      P(2) => product_x_n_103,
      P(1) => product_x_n_104,
      P(0) => product_x_n_105,
      PATTERNBDETECT => NLW_product_x_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_x_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_product_x_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_x_UNDERFLOW_UNCONNECTED
    );
product_x_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => position(21),
      I1 => position(24),
      I2 => product_x_i_17_n_0,
      I3 => position(23),
      I4 => position(20),
      I5 => position(22),
      O => product_x_i_1_n_0
    );
product_x_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_36_n_0,
      I1 => product_x_i_37_n_0,
      I2 => position(22),
      I3 => product_x_i_38_n_0,
      I4 => position(21),
      I5 => product_x_i_39_n_0,
      O => product_x_i_10_n_0
    );
product_x_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DCDDDCCC"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => product_x_i_190_n_0,
      I3 => position(19),
      I4 => product_x_i_191_n_0,
      I5 => position(27),
      O => product_x_i_100_n_0
    );
product_x_i_101: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => position(23),
      I1 => position(25),
      I2 => position(26),
      I3 => position(27),
      O => product_x_i_101_n_0
    );
product_x_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEFFAE00"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_64_n_0,
      I2 => position(19),
      I3 => position(23),
      I4 => product_x_i_192_n_0,
      I5 => position(27),
      O => product_x_i_102_n_0
    );
product_x_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DCDDDC88"
    )
        port map (
      I0 => position(24),
      I1 => position(26),
      I2 => product_x_i_193_n_0,
      I3 => position(23),
      I4 => product_x_i_194_n_0,
      I5 => position(27),
      O => product_x_i_103_n_0
    );
product_x_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DCFFFF00DC0000"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => product_x_i_195_n_0,
      I3 => position(27),
      I4 => position(24),
      I5 => product_x_i_196_n_0,
      O => product_x_i_104_n_0
    );
product_x_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DCDDDC88"
    )
        port map (
      I0 => position(24),
      I1 => position(26),
      I2 => product_x_i_171_n_0,
      I3 => position(23),
      I4 => product_x_i_197_n_0,
      I5 => position(27),
      O => product_x_i_105_n_0
    );
product_x_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCDC"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => product_x_i_198_n_0,
      I3 => position(19),
      I4 => position(27),
      O => product_x_i_106_n_0
    );
product_x_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030BBBB00308888"
    )
        port map (
      I0 => product_x_i_199_n_0,
      I1 => position(23),
      I2 => product_x_i_200_n_0,
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_201_n_0,
      O => product_x_i_107_n_0
    );
product_x_i_108: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_202_n_0,
      I1 => product_x_i_203_n_0,
      O => product_x_i_108_n_0,
      S => position(24)
    );
product_x_i_109: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_204_n_0,
      I1 => product_x_i_205_n_0,
      O => product_x_i_109_n_0,
      S => position(24)
    );
product_x_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_40_n_0,
      I1 => product_x_i_41_n_0,
      I2 => position(22),
      I3 => product_x_i_42_n_0,
      I4 => position(21),
      I5 => product_x_i_43_n_0,
      O => product_x_i_11_n_0
    );
product_x_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F00000300"
    )
        port map (
      I0 => position(25),
      I1 => position(23),
      I2 => position(26),
      I3 => product_x_i_198_n_0,
      I4 => position(19),
      I5 => position(27),
      O => product_x_i_110_n_0
    );
product_x_i_111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => product_x_i_206_n_0,
      I1 => position(23),
      I2 => product_x_i_207_n_0,
      I3 => position(27),
      O => product_x_i_111_n_0
    );
product_x_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F01010111"
    )
        port map (
      I0 => position(23),
      I1 => position(25),
      I2 => position(26),
      I3 => position(19),
      I4 => position(18),
      I5 => position(27),
      O => product_x_i_112_n_0
    );
product_x_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2EFF2E00"
    )
        port map (
      I0 => product_x_i_208_n_0,
      I1 => position(26),
      I2 => position(25),
      I3 => position(23),
      I4 => product_x_i_209_n_0,
      I5 => position(27),
      O => product_x_i_113_n_0
    );
product_x_i_114: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_210_n_0,
      I1 => product_x_i_211_n_0,
      O => product_x_i_114_n_0,
      S => position(24)
    );
product_x_i_115: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_212_n_0,
      I1 => product_x_i_213_n_0,
      O => product_x_i_115_n_0,
      S => position(24)
    );
product_x_i_116: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_214_n_0,
      I1 => product_x_i_215_n_0,
      O => product_x_i_116_n_0,
      S => position(24)
    );
product_x_i_117: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_216_n_0,
      I1 => product_x_i_217_n_0,
      O => product_x_i_117_n_0,
      S => position(24)
    );
product_x_i_118: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_218_n_0,
      I1 => product_x_i_219_n_0,
      O => product_x_i_118_n_0,
      S => position(24)
    );
product_x_i_119: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_220_n_0,
      I1 => product_x_i_221_n_0,
      O => product_x_i_119_n_0,
      S => position(24)
    );
product_x_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_44_n_0,
      I1 => product_x_i_45_n_0,
      I2 => position(22),
      I3 => product_x_i_46_n_0,
      I4 => position(21),
      I5 => product_x_i_47_n_0,
      O => product_x_i_12_n_0
    );
product_x_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"031D031D031D030C"
    )
        port map (
      I0 => position(23),
      I1 => position(27),
      I2 => position(25),
      I3 => position(26),
      I4 => product_x_i_222_n_0,
      I5 => position(19),
      O => product_x_i_120_n_0
    );
product_x_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005FCFCF005FC0C0"
    )
        port map (
      I0 => position(25),
      I1 => product_x_i_223_n_0,
      I2 => position(23),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_224_n_0,
      O => product_x_i_121_n_0
    );
product_x_i_122: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_225_n_0,
      I1 => product_x_i_226_n_0,
      O => product_x_i_122_n_0,
      S => position(23)
    );
product_x_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => product_x_i_227_n_0,
      I1 => product_x_i_228_n_0,
      I2 => position(23),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_229_n_0,
      O => product_x_i_123_n_0
    );
product_x_i_124: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_230_n_0,
      I1 => product_x_i_231_n_0,
      O => product_x_i_124_n_0,
      S => position(24)
    );
product_x_i_125: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_232_n_0,
      I1 => product_x_i_233_n_0,
      O => product_x_i_125_n_0,
      S => position(24)
    );
product_x_i_126: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_234_n_0,
      I1 => product_x_i_235_n_0,
      O => product_x_i_126_n_0,
      S => position(24)
    );
product_x_i_127: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_236_n_0,
      I1 => product_x_i_237_n_0,
      O => product_x_i_127_n_0,
      S => position(24)
    );
product_x_i_128: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_238_n_0,
      I1 => product_x_i_239_n_0,
      O => product_x_i_128_n_0,
      S => position(24)
    );
product_x_i_129: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_240_n_0,
      I1 => product_x_i_241_n_0,
      O => product_x_i_129_n_0,
      S => position(24)
    );
product_x_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_48_n_0,
      I1 => product_x_i_49_n_0,
      I2 => position(22),
      I3 => product_x_i_50_n_0,
      I4 => position(21),
      I5 => product_x_i_51_n_0,
      O => product_x_i_13_n_0
    );
product_x_i_130: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_242_n_0,
      I1 => product_x_i_243_n_0,
      O => product_x_i_130_n_0,
      S => position(24)
    );
product_x_i_131: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_244_n_0,
      I1 => product_x_i_245_n_0,
      O => product_x_i_131_n_0,
      S => position(24)
    );
product_x_i_132: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_246_n_0,
      I1 => product_x_i_247_n_0,
      O => product_x_i_132_n_0,
      S => position(24)
    );
product_x_i_133: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_248_n_0,
      I1 => product_x_i_249_n_0,
      O => product_x_i_133_n_0,
      S => position(24)
    );
product_x_i_134: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_250_n_0,
      I1 => product_x_i_251_n_0,
      O => product_x_i_134_n_0,
      S => position(24)
    );
product_x_i_135: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_252_n_0,
      I1 => product_x_i_253_n_0,
      O => product_x_i_135_n_0,
      S => position(24)
    );
product_x_i_136: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_254_n_0,
      I1 => product_x_i_255_n_0,
      O => product_x_i_136_n_0,
      S => position(24)
    );
product_x_i_137: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_256_n_0,
      I1 => product_x_i_257_n_0,
      O => product_x_i_137_n_0,
      S => position(24)
    );
product_x_i_138: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_258_n_0,
      I1 => product_x_i_259_n_0,
      O => product_x_i_138_n_0,
      S => position(24)
    );
product_x_i_139: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_260_n_0,
      I1 => product_x_i_261_n_0,
      O => product_x_i_139_n_0,
      S => position(24)
    );
product_x_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_52_n_0,
      I1 => product_x_i_53_n_0,
      I2 => position(22),
      I3 => product_x_i_54_n_0,
      I4 => position(21),
      I5 => product_x_i_55_n_0,
      O => product_x_i_14_n_0
    );
product_x_i_140: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_262_n_0,
      I1 => product_x_i_263_n_0,
      O => product_x_i_140_n_0,
      S => position(24)
    );
product_x_i_141: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_264_n_0,
      I1 => product_x_i_265_n_0,
      O => product_x_i_141_n_0,
      S => position(24)
    );
product_x_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFCBBBB0FFC8888"
    )
        port map (
      I0 => product_x_i_266_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_267_n_0,
      O => product_x_i_142_n_0
    );
product_x_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3003BBBB30038888"
    )
        port map (
      I0 => product_x_i_268_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_269_n_0,
      O => product_x_i_143_n_0
    );
product_x_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_270_n_0,
      I1 => product_x_i_271_n_0,
      I2 => position(23),
      I3 => product_x_i_272_n_0,
      I4 => position(27),
      I5 => product_x_i_273_n_0,
      O => product_x_i_144_n_0
    );
product_x_i_145: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_274_n_0,
      I1 => product_x_i_275_n_0,
      O => product_x_i_145_n_0,
      S => position(23)
    );
product_x_i_146: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_276_n_0,
      I1 => product_x_i_277_n_0,
      O => product_x_i_146_n_0,
      S => position(24)
    );
product_x_i_147: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_278_n_0,
      I1 => product_x_i_279_n_0,
      O => product_x_i_147_n_0,
      S => position(24)
    );
product_x_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C33BBBB3C338888"
    )
        port map (
      I0 => product_x_i_280_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_281_n_0,
      O => product_x_i_148_n_0
    );
product_x_i_149: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_282_n_0,
      I1 => product_x_i_283_n_0,
      O => product_x_i_149_n_0,
      S => position(23)
    );
product_x_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_56_n_0,
      I1 => product_x_i_57_n_0,
      I2 => position(22),
      I3 => product_x_i_58_n_0,
      I4 => position(21),
      I5 => product_x_i_59_n_0,
      O => product_x_i_15_n_0
    );
product_x_i_150: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_284_n_0,
      I1 => product_x_i_285_n_0,
      O => product_x_i_150_n_0,
      S => position(23)
    );
product_x_i_151: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_286_n_0,
      I1 => product_x_i_287_n_0,
      O => product_x_i_151_n_0,
      S => position(23)
    );
product_x_i_152: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_288_n_0,
      I1 => product_x_i_289_n_0,
      O => product_x_i_152_n_0,
      S => position(24)
    );
product_x_i_153: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_290_n_0,
      I1 => product_x_i_291_n_0,
      O => product_x_i_153_n_0,
      S => position(24)
    );
product_x_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F0BBBB33F08888"
    )
        port map (
      I0 => product_x_i_292_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_293_n_0,
      O => product_x_i_154_n_0
    );
product_x_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33FBBBBC33F8888"
    )
        port map (
      I0 => product_x_i_294_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_295_n_0,
      O => product_x_i_155_n_0
    );
product_x_i_156: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_296_n_0,
      I1 => product_x_i_297_n_0,
      O => product_x_i_156_n_0,
      S => position(23)
    );
product_x_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_298_n_0,
      I1 => product_x_i_299_n_0,
      I2 => position(23),
      I3 => product_x_i_300_n_0,
      I4 => position(27),
      I5 => product_x_i_301_n_0,
      O => product_x_i_157_n_0
    );
product_x_i_158: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_302_n_0,
      I1 => product_x_i_303_n_0,
      O => product_x_i_158_n_0,
      S => position(24)
    );
product_x_i_159: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_304_n_0,
      I1 => product_x_i_305_n_0,
      O => product_x_i_159_n_0,
      S => position(24)
    );
product_x_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_60_n_0,
      I1 => product_x_i_61_n_0,
      I2 => position(22),
      I3 => product_x_i_62_n_0,
      I4 => position(21),
      I5 => product_x_i_63_n_0,
      O => product_x_i_16_n_0
    );
product_x_i_160: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      O => product_x_i_160_n_0
    );
product_x_i_161: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => position(17),
      I1 => position(16),
      I2 => position(25),
      I3 => position(18),
      O => product_x_i_161_n_0
    );
product_x_i_162: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B4"
    )
        port map (
      I0 => position(18),
      I1 => position(16),
      I2 => position(17),
      I3 => position(25),
      O => product_x_i_162_n_0
    );
product_x_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000012200321"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_163_n_0
    );
product_x_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054441114"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_164_n_0
    );
product_x_i_165: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(19),
      O => product_x_i_165_n_0
    );
product_x_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => position(19),
      I1 => position(17),
      I2 => position(25),
      I3 => position(18),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_166_n_0
    );
product_x_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_167_n_0
    );
product_x_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000032121301"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_168_n_0
    );
product_x_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002060B08"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_169_n_0
    );
product_x_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000444"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_64_n_0,
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(27),
      O => product_x_i_17_n_0
    );
product_x_i_170: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      O => product_x_i_170_n_0
    );
product_x_i_171: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000007FF"
    )
        port map (
      I0 => position(17),
      I1 => position(16),
      I2 => position(18),
      I3 => position(19),
      I4 => position(25),
      O => product_x_i_171_n_0
    );
product_x_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015405414"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(16),
      I3 => position(18),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_172_n_0
    );
product_x_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002041959"
    )
        port map (
      I0 => position(18),
      I1 => position(17),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_173_n_0
    );
product_x_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005040904"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(25),
      I3 => position(19),
      I4 => position(17),
      I5 => position(26),
      O => product_x_i_174_n_0
    );
product_x_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => position(19),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(25),
      I5 => position(26),
      O => product_x_i_175_n_0
    );
product_x_i_176: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => position(19),
      I1 => position(17),
      I2 => position(25),
      I3 => position(18),
      O => product_x_i_176_n_0
    );
product_x_i_177: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => position(25),
      I1 => position(23),
      I2 => position(26),
      I3 => position(27),
      O => product_x_i_177_n_0
    );
product_x_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051555555"
    )
        port map (
      I0 => position(26),
      I1 => position(17),
      I2 => position(25),
      I3 => position(18),
      I4 => position(19),
      I5 => position(27),
      O => product_x_i_178_n_0
    );
product_x_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BEFEBBBE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_179_n_0
    );
product_x_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_65_n_0,
      I2 => position(16),
      I3 => product_x_i_64_n_0,
      I4 => position(19),
      I5 => position(27),
      O => product_x_i_18_n_0
    );
product_x_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F7FF"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(25),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_180_n_0
    );
product_x_i_181: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      O => product_x_i_181_n_0
    );
product_x_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055551444"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(18),
      I3 => position(17),
      I4 => position(25),
      I5 => position(27),
      O => product_x_i_182_n_0
    );
product_x_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEAEAEA"
    )
        port map (
      I0 => position(25),
      I1 => position(19),
      I2 => position(18),
      I3 => position(16),
      I4 => position(17),
      I5 => position(26),
      O => product_x_i_183_n_0
    );
product_x_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EBEBAEEE"
    )
        port map (
      I0 => position(25),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_184_n_0
    );
product_x_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CDFEDDCD"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(16),
      I3 => position(18),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_185_n_0
    );
product_x_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => position(19),
      I1 => position(17),
      I2 => position(18),
      I3 => position(25),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_186_n_0
    );
product_x_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555554442626727B"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_187_n_0
    );
product_x_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCCDDD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_188_n_0
    );
product_x_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEBABAAE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_189_n_0
    );
product_x_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => position(20),
      I1 => position(23),
      I2 => product_x_i_66_n_0,
      I3 => position(27),
      I4 => position(24),
      I5 => position(21),
      O => product_x_i_19_n_0
    );
product_x_i_190: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => position(16),
      I1 => position(17),
      I2 => position(25),
      I3 => position(18),
      O => product_x_i_190_n_0
    );
product_x_i_191: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      O => product_x_i_191_n_0
    );
product_x_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDDEDCD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_192_n_0
    );
product_x_i_193: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(19),
      O => product_x_i_193_n_0
    );
product_x_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEABEEEBE"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(16),
      I3 => position(19),
      I4 => position(18),
      I5 => position(26),
      O => product_x_i_194_n_0
    );
product_x_i_195: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EA00AA"
    )
        port map (
      I0 => position(19),
      I1 => position(17),
      I2 => position(18),
      I3 => position(25),
      I4 => position(16),
      O => product_x_i_195_n_0
    );
product_x_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDFEDDEF"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => position(17),
      I3 => position(25),
      I4 => position(18),
      I5 => position(27),
      O => product_x_i_196_n_0
    );
product_x_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFFAEEBE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_197_n_0
    );
product_x_i_198: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => position(18),
      I1 => position(17),
      I2 => position(25),
      O => product_x_i_198_n_0
    );
product_x_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6EEAEAEA"
    )
        port map (
      I0 => position(25),
      I1 => position(19),
      I2 => position(18),
      I3 => position(16),
      I4 => position(17),
      I5 => position(26),
      O => product_x_i_199_n_0
    );
product_x_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => position(21),
      I1 => position(24),
      I2 => product_x_i_18_n_0,
      I3 => position(23),
      I4 => position(20),
      I5 => position(22),
      O => product_x_i_2_n_0
    );
product_x_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => position(27),
      I1 => position(19),
      I2 => product_x_i_67_n_0,
      I3 => position(16),
      I4 => position(26),
      I5 => position(23),
      O => product_x_i_20_n_0
    );
product_x_i_200: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(25),
      I3 => position(17),
      I4 => position(19),
      O => product_x_i_200_n_0
    );
product_x_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFABBAEA"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_201_n_0
    );
product_x_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003BBBB00038888"
    )
        port map (
      I0 => product_x_i_306_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_307_n_0,
      O => product_x_i_202_n_0
    );
product_x_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFDFCFCE"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => position(25),
      I3 => position(19),
      I4 => product_x_i_69_n_0,
      I5 => position(27),
      O => product_x_i_203_n_0
    );
product_x_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003BBBB00038888"
    )
        port map (
      I0 => product_x_i_308_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_309_n_0,
      O => product_x_i_204_n_0
    );
product_x_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF80BF"
    )
        port map (
      I0 => product_x_i_161_n_0,
      I1 => position(19),
      I2 => position(23),
      I3 => position(25),
      I4 => position(26),
      I5 => position(27),
      O => product_x_i_205_n_0
    );
product_x_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3333CCCD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(19),
      I4 => position(26),
      I5 => position(27),
      O => product_x_i_206_n_0
    );
product_x_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABFFFEA"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(19),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_207_n_0
    );
product_x_i_208: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(19),
      O => product_x_i_208_n_0
    );
product_x_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BEBB0000EEEE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_209_n_0
    );
product_x_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_68_n_0,
      I2 => position(19),
      I3 => product_x_i_69_n_0,
      I4 => position(26),
      I5 => position(23),
      O => product_x_i_21_n_0
    );
product_x_i_210: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => product_x_i_310_n_0,
      I1 => position(23),
      I2 => product_x_i_311_n_0,
      I3 => position(27),
      O => product_x_i_210_n_0
    );
product_x_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFFF000F80D0"
    )
        port map (
      I0 => position(19),
      I1 => product_x_i_72_n_0,
      I2 => position(23),
      I3 => position(25),
      I4 => position(26),
      I5 => position(27),
      O => product_x_i_211_n_0
    );
product_x_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3DFF3D00"
    )
        port map (
      I0 => position(19),
      I1 => position(25),
      I2 => position(26),
      I3 => position(23),
      I4 => product_x_i_312_n_0,
      I5 => position(27),
      O => product_x_i_212_n_0
    );
product_x_i_213: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FFF0454"
    )
        port map (
      I0 => position(23),
      I1 => product_x_i_195_n_0,
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      O => product_x_i_213_n_0
    );
product_x_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBBBFFFC8888"
    )
        port map (
      I0 => product_x_i_313_n_0,
      I1 => position(23),
      I2 => product_x_i_314_n_0,
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_315_n_0,
      O => product_x_i_214_n_0
    );
product_x_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFFF03FF0300"
    )
        port map (
      I0 => product_x_i_316_n_0,
      I1 => position(25),
      I2 => position(26),
      I3 => position(23),
      I4 => product_x_i_317_n_0,
      I5 => position(27),
      O => product_x_i_215_n_0
    );
product_x_i_216: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => product_x_i_318_n_0,
      I1 => position(23),
      I2 => product_x_i_319_n_0,
      I3 => position(27),
      O => product_x_i_216_n_0
    );
product_x_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F1F10"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      I2 => position(23),
      I3 => product_x_i_320_n_0,
      I4 => position(27),
      O => product_x_i_217_n_0
    );
product_x_i_218: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBBBFFFC8888"
    )
        port map (
      I0 => product_x_i_321_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_322_n_0,
      O => product_x_i_218_n_0
    );
product_x_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00545554"
    )
        port map (
      I0 => position(23),
      I1 => position(19),
      I2 => product_x_i_323_n_0,
      I3 => position(26),
      I4 => position(25),
      I5 => position(27),
      O => product_x_i_219_n_0
    );
product_x_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008080B08"
    )
        port map (
      I0 => product_x_i_70_n_0,
      I1 => position(20),
      I2 => position(23),
      I3 => product_x_i_71_n_0,
      I4 => position(27),
      I5 => position(24),
      O => product_x_i_22_n_0
    );
product_x_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBBBFFFC8888"
    )
        port map (
      I0 => product_x_i_324_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_325_n_0,
      O => product_x_i_220_n_0
    );
product_x_i_221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF400000"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_326_n_0,
      I2 => position(19),
      I3 => position(27),
      I4 => position(23),
      I5 => product_x_i_206_n_0,
      O => product_x_i_221_n_0
    );
product_x_i_222: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => position(18),
      I1 => position(17),
      I2 => position(25),
      O => product_x_i_222_n_0
    );
product_x_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000540154"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(19),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_223_n_0
    );
product_x_i_224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BBAFBF33FFEAEB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_224_n_0
    );
product_x_i_225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111666311116763"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(19),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_225_n_0
    );
product_x_i_226: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00660067"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(18),
      I3 => position(25),
      I4 => position(19),
      O => product_x_i_226_n_0
    );
product_x_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0F3F7F"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_227_n_0
    );
product_x_i_228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E3E3EBE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(19),
      I3 => position(17),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_228_n_0
    );
product_x_i_229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCDEFCDF"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_229_n_0
    );
product_x_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => product_x_i_72_n_0,
      I3 => position(19),
      I4 => position(27),
      I5 => position(24),
      O => product_x_i_23_n_0
    );
product_x_i_230: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FBB0F88"
    )
        port map (
      I0 => product_x_i_327_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(27),
      I4 => product_x_i_328_n_0,
      O => product_x_i_230_n_0
    );
product_x_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C000C0FBB0F88"
    )
        port map (
      I0 => product_x_i_329_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(27),
      I4 => product_x_i_330_n_0,
      I5 => position(26),
      O => product_x_i_231_n_0
    );
product_x_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FBB0F88"
    )
        port map (
      I0 => product_x_i_331_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(27),
      I4 => product_x_i_332_n_0,
      O => product_x_i_232_n_0
    );
product_x_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03770322"
    )
        port map (
      I0 => position(23),
      I1 => position(25),
      I2 => position(26),
      I3 => position(27),
      I4 => product_x_i_175_n_0,
      O => product_x_i_233_n_0
    );
product_x_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCBBBB00FC8888"
    )
        port map (
      I0 => product_x_i_333_n_0,
      I1 => position(23),
      I2 => product_x_i_314_n_0,
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_334_n_0,
      O => product_x_i_234_n_0
    );
product_x_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000022220010FFFE"
    )
        port map (
      I0 => position(23),
      I1 => position(27),
      I2 => product_x_i_335_n_0,
      I3 => position(19),
      I4 => position(25),
      I5 => position(26),
      O => product_x_i_235_n_0
    );
product_x_i_236: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F3B0F08"
    )
        port map (
      I0 => product_x_i_336_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(27),
      I4 => product_x_i_337_n_0,
      O => product_x_i_236_n_0
    );
product_x_i_237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F3FBB000F0C88"
    )
        port map (
      I0 => product_x_i_200_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_338_n_0,
      O => product_x_i_237_n_0
    );
product_x_i_238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCBBBB00FC8888"
    )
        port map (
      I0 => product_x_i_339_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_340_n_0,
      O => product_x_i_238_n_0
    );
product_x_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F3FF7000F0CC4"
    )
        port map (
      I0 => position(19),
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_341_n_0,
      O => product_x_i_239_n_0
    );
product_x_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002F0020"
    )
        port map (
      I0 => product_x_i_73_n_0,
      I1 => position(27),
      I2 => position(20),
      I3 => position(23),
      I4 => product_x_i_70_n_0,
      I5 => position(24),
      O => product_x_i_24_n_0
    );
product_x_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCBBBB00FC8888"
    )
        port map (
      I0 => product_x_i_342_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_343_n_0,
      O => product_x_i_240_n_0
    );
product_x_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      I2 => position(27),
      I3 => product_x_i_344_n_0,
      I4 => position(23),
      I5 => product_x_i_345_n_0,
      O => product_x_i_241_n_0
    );
product_x_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFCFCFA0AFC0C0"
    )
        port map (
      I0 => product_x_i_346_n_0,
      I1 => product_x_i_347_n_0,
      I2 => position(23),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_348_n_0,
      O => product_x_i_242_n_0
    );
product_x_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0BBBB00F08888"
    )
        port map (
      I0 => product_x_i_349_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_350_n_0,
      O => product_x_i_243_n_0
    );
product_x_i_244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50FFCFCF50FFC0C0"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_351_n_0,
      I2 => position(23),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_352_n_0,
      O => product_x_i_244_n_0
    );
product_x_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F033BB00F00088"
    )
        port map (
      I0 => product_x_i_353_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_354_n_0,
      O => product_x_i_245_n_0
    );
product_x_i_246: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FBB0F88"
    )
        port map (
      I0 => product_x_i_355_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(27),
      I4 => product_x_i_356_n_0,
      O => product_x_i_246_n_0
    );
product_x_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AFCFCF00AFC0C0"
    )
        port map (
      I0 => position(25),
      I1 => product_x_i_357_n_0,
      I2 => position(23),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_358_n_0,
      O => product_x_i_247_n_0
    );
product_x_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFEFEF00FFE0E0"
    )
        port map (
      I0 => product_x_i_359_n_0,
      I1 => position(26),
      I2 => position(23),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_360_n_0,
      O => product_x_i_248_n_0
    );
product_x_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F03FBB00F00C88"
    )
        port map (
      I0 => product_x_i_361_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_362_n_0,
      O => product_x_i_249_n_0
    );
product_x_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => product_x_i_74_n_0,
      I1 => position(20),
      I2 => position(23),
      I3 => product_x_i_75_n_0,
      I4 => position(27),
      I5 => position(24),
      O => product_x_i_25_n_0
    );
product_x_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCF5F50C0C0"
    )
        port map (
      I0 => position(25),
      I1 => product_x_i_363_n_0,
      I2 => position(23),
      I3 => product_x_i_364_n_0,
      I4 => position(27),
      I5 => product_x_i_365_n_0,
      O => product_x_i_250_n_0
    );
product_x_i_251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8BB8888"
    )
        port map (
      I0 => product_x_i_366_n_0,
      I1 => position(23),
      I2 => product_x_i_200_n_0,
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_367_n_0,
      O => product_x_i_251_n_0
    );
product_x_i_252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFEFEF00FFE0E0"
    )
        port map (
      I0 => product_x_i_368_n_0,
      I1 => position(26),
      I2 => position(23),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_369_n_0,
      O => product_x_i_252_n_0
    );
product_x_i_253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AFCFCF00AFC0C0"
    )
        port map (
      I0 => position(25),
      I1 => product_x_i_370_n_0,
      I2 => position(23),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_371_n_0,
      O => product_x_i_253_n_0
    );
product_x_i_254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => product_x_i_372_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_373_n_0,
      O => product_x_i_254_n_0
    );
product_x_i_255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F33F3B03F30C08"
    )
        port map (
      I0 => position(19),
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_374_n_0,
      O => product_x_i_255_n_0
    );
product_x_i_256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCBBBB00FC8888"
    )
        port map (
      I0 => product_x_i_375_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_376_n_0,
      O => product_x_i_256_n_0
    );
product_x_i_257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3BBBB03F38888"
    )
        port map (
      I0 => product_x_i_377_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_378_n_0,
      O => product_x_i_257_n_0
    );
product_x_i_258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_379_n_0,
      I1 => product_x_i_380_n_0,
      I2 => position(23),
      I3 => product_x_i_381_n_0,
      I4 => position(27),
      I5 => product_x_i_382_n_0,
      O => product_x_i_258_n_0
    );
product_x_i_259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_383_n_0,
      I1 => product_x_i_384_n_0,
      I2 => position(23),
      I3 => product_x_i_270_n_0,
      I4 => position(27),
      I5 => product_x_i_385_n_0,
      O => product_x_i_259_n_0
    );
product_x_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => product_x_i_76_n_0,
      I1 => position(21),
      I2 => product_x_i_77_n_0,
      I3 => position(20),
      I4 => product_x_i_78_n_0,
      I5 => position(24),
      O => product_x_i_26_n_0
    );
product_x_i_260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      I2 => position(27),
      I3 => product_x_i_386_n_0,
      I4 => position(23),
      I5 => product_x_i_387_n_0,
      O => product_x_i_260_n_0
    );
product_x_i_261: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3FBBBB0F3F8888"
    )
        port map (
      I0 => product_x_i_388_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_389_n_0,
      O => product_x_i_261_n_0
    );
product_x_i_262: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3003BBBB30038888"
    )
        port map (
      I0 => product_x_i_390_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_391_n_0,
      O => product_x_i_262_n_0
    );
product_x_i_263: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFCBBBB0FFC8888"
    )
        port map (
      I0 => product_x_i_392_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_393_n_0,
      O => product_x_i_263_n_0
    );
product_x_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3003BBBB30038888"
    )
        port map (
      I0 => product_x_i_394_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_395_n_0,
      O => product_x_i_264_n_0
    );
product_x_i_265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFBBBB0FFF8888"
    )
        port map (
      I0 => product_x_i_396_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_397_n_0,
      O => product_x_i_265_n_0
    );
product_x_i_266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044401554"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_266_n_0
    );
product_x_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCCCC810514144"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(18),
      I3 => position(16),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_267_n_0
    );
product_x_i_268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2E6EEEEE"
    )
        port map (
      I0 => position(16),
      I1 => position(25),
      I2 => position(19),
      I3 => position(17),
      I4 => position(18),
      I5 => position(26),
      O => product_x_i_268_n_0
    );
product_x_i_269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F204FF04"
    )
        port map (
      I0 => position(16),
      I1 => position(17),
      I2 => position(25),
      I3 => position(19),
      I4 => position(18),
      I5 => position(26),
      O => product_x_i_269_n_0
    );
product_x_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000CD00C8"
    )
        port map (
      I0 => position(21),
      I1 => product_x_i_79_n_0,
      I2 => position(20),
      I3 => position(23),
      I4 => product_x_i_70_n_0,
      I5 => position(24),
      O => product_x_i_27_n_0
    );
product_x_i_270: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      O => product_x_i_270_n_0
    );
product_x_i_271: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1557110077770447"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_271_n_0
    );
product_x_i_272: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFE0000"
    )
        port map (
      I0 => position(19),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(26),
      I5 => position(25),
      O => product_x_i_272_n_0
    );
product_x_i_273: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011011133EB66BA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_273_n_0
    );
product_x_i_274: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_398_n_0,
      I1 => product_x_i_399_n_0,
      O => product_x_i_274_n_0,
      S => position(27)
    );
product_x_i_275: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_400_n_0,
      I1 => product_x_i_401_n_0,
      O => product_x_i_275_n_0,
      S => position(27)
    );
product_x_i_276: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => product_x_i_402_n_0,
      I1 => position(23),
      I2 => product_x_i_403_n_0,
      I3 => position(27),
      I4 => product_x_i_404_n_0,
      O => product_x_i_276_n_0
    );
product_x_i_277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCBBBB0CFC8888"
    )
        port map (
      I0 => product_x_i_405_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_339_n_0,
      O => product_x_i_277_n_0
    );
product_x_i_278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00CBBBBF00C8888"
    )
        port map (
      I0 => product_x_i_406_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_407_n_0,
      O => product_x_i_278_n_0
    );
product_x_i_279: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFCBBBB0CFC8888"
    )
        port map (
      I0 => product_x_i_408_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_409_n_0,
      O => product_x_i_279_n_0
    );
product_x_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => position(23),
      I1 => position(26),
      I2 => position(25),
      I3 => position(27),
      I4 => position(24),
      O => product_x_i_28_n_0
    );
product_x_i_280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111115AFFFFAAA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_280_n_0
    );
product_x_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50005000EFFFAAAA"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(18),
      I3 => position(19),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_281_n_0
    );
product_x_i_282: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_410_n_0,
      I1 => product_x_i_411_n_0,
      O => product_x_i_282_n_0,
      S => position(27)
    );
product_x_i_283: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_412_n_0,
      I1 => product_x_i_413_n_0,
      O => product_x_i_283_n_0,
      S => position(27)
    );
product_x_i_284: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_414_n_0,
      I1 => product_x_i_415_n_0,
      O => product_x_i_284_n_0,
      S => position(27)
    );
product_x_i_285: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_416_n_0,
      I1 => product_x_i_417_n_0,
      O => product_x_i_285_n_0,
      S => position(27)
    );
product_x_i_286: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_418_n_0,
      I1 => product_x_i_419_n_0,
      O => product_x_i_286_n_0,
      S => position(27)
    );
product_x_i_287: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_420_n_0,
      I1 => product_x_i_421_n_0,
      O => product_x_i_287_n_0,
      S => position(27)
    );
product_x_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33FBBBBC33F8888"
    )
        port map (
      I0 => product_x_i_422_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_423_n_0,
      O => product_x_i_288_n_0
    );
product_x_i_289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F0BBBB33F08888"
    )
        port map (
      I0 => product_x_i_424_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_425_n_0,
      O => product_x_i_289_n_0
    );
product_x_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => product_x_i_80_n_0,
      I1 => position(20),
      I2 => product_x_i_70_n_0,
      I3 => position(23),
      I4 => product_x_i_79_n_0,
      I5 => position(24),
      O => product_x_i_29_n_0
    );
product_x_i_290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33FBBBBC33F8888"
    )
        port map (
      I0 => product_x_i_426_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(26),
      I4 => position(27),
      I5 => product_x_i_427_n_0,
      O => product_x_i_290_n_0
    );
product_x_i_291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88FF88FFF0FFF000"
    )
        port map (
      I0 => product_x_i_428_n_0,
      I1 => position(26),
      I2 => product_x_i_429_n_0,
      I3 => position(23),
      I4 => product_x_i_430_n_0,
      I5 => position(27),
      O => product_x_i_291_n_0
    );
product_x_i_292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5B6BEFAE"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_292_n_0
    );
product_x_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCCCC8FEBFBFEA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_293_n_0
    );
product_x_i_294: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500545055002500A"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(19),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_294_n_0
    );
product_x_i_295: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA23AE62EFFBFFBB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(25),
      I4 => position(16),
      I5 => position(18),
      O => product_x_i_295_n_0
    );
product_x_i_296: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_431_n_0,
      I1 => product_x_i_432_n_0,
      O => product_x_i_296_n_0,
      S => position(27)
    );
product_x_i_297: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_433_n_0,
      I1 => product_x_i_434_n_0,
      O => product_x_i_297_n_0,
      S => position(27)
    );
product_x_i_298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3000CCC80000"
    )
        port map (
      I0 => position(16),
      I1 => position(26),
      I2 => position(17),
      I3 => position(18),
      I4 => position(25),
      I5 => position(19),
      O => product_x_i_298_n_0
    );
product_x_i_299: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5333AFEB3332FEBA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_299_n_0
    );
product_x_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => product_x_i_19_n_0,
      I1 => position(22),
      O => product_x_i_3_n_0
    );
product_x_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_81_n_0,
      I1 => product_x_i_82_n_0,
      O => product_x_i_30_n_0,
      S => position(20)
    );
product_x_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5F5F5F5F5E"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(25),
      I3 => position(18),
      I4 => position(17),
      I5 => position(19),
      O => product_x_i_300_n_0
    );
product_x_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8DD0808998C4040"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(16),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_301_n_0
    );
product_x_i_302: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => product_x_i_435_n_0,
      I1 => position(23),
      I2 => product_x_i_436_n_0,
      I3 => position(27),
      I4 => product_x_i_437_n_0,
      O => product_x_i_302_n_0
    );
product_x_i_303: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => product_x_i_438_n_0,
      I1 => position(27),
      I2 => product_x_i_439_n_0,
      I3 => position(23),
      I4 => product_x_i_440_n_0,
      O => product_x_i_303_n_0
    );
product_x_i_304: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0330BBBB03308888"
    )
        port map (
      I0 => product_x_i_441_n_0,
      I1 => position(23),
      I2 => position(26),
      I3 => position(25),
      I4 => position(27),
      I5 => product_x_i_442_n_0,
      O => product_x_i_304_n_0
    );
product_x_i_305: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CBB3C88"
    )
        port map (
      I0 => product_x_i_443_n_0,
      I1 => position(23),
      I2 => position(25),
      I3 => position(27),
      I4 => product_x_i_444_n_0,
      O => product_x_i_305_n_0
    );
product_x_i_306: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCDFFFE"
    )
        port map (
      I0 => position(16),
      I1 => position(25),
      I2 => position(18),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_306_n_0
    );
product_x_i_307: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEE89D888D1"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_307_n_0
    );
product_x_i_308: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBFFFEEE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_308_n_0
    );
product_x_i_309: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABFBFEEE"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(16),
      I3 => position(18),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_309_n_0
    );
product_x_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_83_n_0,
      I1 => product_x_i_84_n_0,
      O => product_x_i_31_n_0,
      S => position(20)
    );
product_x_i_310: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3333EDCD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(19),
      I3 => position(17),
      I4 => position(26),
      I5 => position(27),
      O => product_x_i_310_n_0
    );
product_x_i_311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555FAFF0555BEAA"
    )
        port map (
      I0 => position(26),
      I1 => position(17),
      I2 => position(18),
      I3 => position(19),
      I4 => position(25),
      I5 => position(16),
      O => product_x_i_311_n_0
    );
product_x_i_312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFAA0000FFAB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_312_n_0
    );
product_x_i_313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000EEFBEFBB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_313_n_0
    );
product_x_i_314: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => position(16),
      I1 => position(25),
      I2 => position(18),
      I3 => position(17),
      I4 => position(19),
      O => product_x_i_314_n_0
    );
product_x_i_315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FEFFFEEA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_315_n_0
    );
product_x_i_316: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => position(19),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(25),
      O => product_x_i_316_n_0
    );
product_x_i_317: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777666"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      O => product_x_i_317_n_0
    );
product_x_i_318: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555EEEE5555EBBB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_318_n_0
    );
product_x_i_319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555EBEB5555FAFF"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_319_n_0
    );
product_x_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C000C500C0"
    )
        port map (
      I0 => position(20),
      I1 => product_x_i_73_n_0,
      I2 => position(24),
      I3 => position(27),
      I4 => product_x_i_85_n_0,
      I5 => position(23),
      O => product_x_i_32_n_0
    );
product_x_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BB01BB55FF55FF"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(17),
      I3 => position(25),
      I4 => position(16),
      I5 => position(19),
      O => product_x_i_320_n_0
    );
product_x_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEFFFFA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_321_n_0
    );
product_x_i_322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555444D8DC9CD1"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_322_n_0
    );
product_x_i_323: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      O => product_x_i_323_n_0
    );
product_x_i_324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFBBAAA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_324_n_0
    );
product_x_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAFFFAEA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_325_n_0
    );
product_x_i_326: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => position(17),
      I1 => position(16),
      I2 => position(18),
      I3 => position(25),
      O => product_x_i_326_n_0
    );
product_x_i_327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEAEEEBE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(19),
      I3 => position(17),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_327_n_0
    );
product_x_i_328: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCA08CD08"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(19),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_328_n_0
    );
product_x_i_329: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540000"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      O => product_x_i_329_n_0
    );
product_x_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F0BBF088"
    )
        port map (
      I0 => product_x_i_86_n_0,
      I1 => position(20),
      I2 => product_x_i_79_n_0,
      I3 => position(24),
      I4 => product_x_i_87_n_0,
      I5 => position(23),
      O => product_x_i_33_n_0
    );
product_x_i_330: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDFFFF"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      O => product_x_i_330_n_0
    );
product_x_i_331: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDFFCDDD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_331_n_0
    );
product_x_i_332: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0FFF1FE"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_332_n_0
    );
product_x_i_333: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000092222221"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_333_n_0
    );
product_x_i_334: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0110267E"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_334_n_0
    );
product_x_i_335: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      O => product_x_i_335_n_0
    );
product_x_i_336: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF78"
    )
        port map (
      I0 => position(17),
      I1 => position(16),
      I2 => position(18),
      I3 => position(25),
      O => product_x_i_336_n_0
    );
product_x_i_337: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01104154"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_337_n_0
    );
product_x_i_338: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCEC0001"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(25),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_338_n_0
    );
product_x_i_339: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAFFBFAA"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(19),
      I3 => position(16),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_339_n_0
    );
product_x_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF002F2FFF002020"
    )
        port map (
      I0 => product_x_i_88_n_0,
      I1 => position(23),
      I2 => position(20),
      I3 => product_x_i_79_n_0,
      I4 => position(24),
      I5 => product_x_i_89_n_0,
      O => product_x_i_34_n_0
    );
product_x_i_340: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEE8D888C91"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_340_n_0
    );
product_x_i_341: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000015554"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_341_n_0
    );
product_x_i_342: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006600BE003B00EE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_342_n_0
    );
product_x_i_343: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBFBBBBE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_343_n_0
    );
product_x_i_344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00110111EEEAEEAA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_344_n_0
    );
product_x_i_345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000023233332"
    )
        port map (
      I0 => position(27),
      I1 => position(25),
      I2 => position(18),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_345_n_0
    );
product_x_i_346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777337333"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(17),
      I3 => position(18),
      I4 => position(16),
      I5 => position(19),
      O => product_x_i_346_n_0
    );
product_x_i_347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB4905051"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_347_n_0
    );
product_x_i_348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050455316"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_348_n_0
    );
product_x_i_349: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0F0F70"
    )
        port map (
      I0 => position(16),
      I1 => position(17),
      I2 => position(26),
      I3 => position(19),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_349_n_0
    );
product_x_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_90_n_0,
      I1 => product_x_i_91_n_0,
      O => product_x_i_35_n_0,
      S => position(20)
    );
product_x_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00110111BBCCEECC"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_350_n_0
    );
product_x_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2227776A"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_351_n_0
    );
product_x_i_352: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC440050414150"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_352_n_0
    );
product_x_i_353: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000111"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      O => product_x_i_353_n_0
    );
product_x_i_354: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00FA00FA00FA"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(19),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_354_n_0
    );
product_x_i_355: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2DDD6DED"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(19),
      I3 => position(18),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_355_n_0
    );
product_x_i_356: unisim.vcomponents.LUT6
    generic map(
      INIT => X"504A00BA50BF00BA"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(19),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_356_n_0
    );
product_x_i_357: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00155555FFFEAAAA"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      I5 => position(25),
      O => product_x_i_357_n_0
    );
product_x_i_358: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFECDDD"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_358_n_0
    );
product_x_i_359: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A06050A"
    )
        port map (
      I0 => position(19),
      I1 => position(16),
      I2 => position(25),
      I3 => position(18),
      I4 => position(17),
      O => product_x_i_359_n_0
    );
product_x_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_92_n_0,
      I1 => product_x_i_93_n_0,
      O => product_x_i_36_n_0,
      S => position(20)
    );
product_x_i_360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABABE"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_360_n_0
    );
product_x_i_361: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(18),
      I3 => position(19),
      O => product_x_i_361_n_0
    );
product_x_i_362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFFFEAAA"
    )
        port map (
      I0 => position(25),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_362_n_0
    );
product_x_i_363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA3111102"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_363_n_0
    );
product_x_i_364: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_364_n_0
    );
product_x_i_365: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55544444ABABEAEE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_365_n_0
    );
product_x_i_366: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333444533334545"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(19),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_366_n_0
    );
product_x_i_367: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA1100AAAA0445"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_367_n_0
    );
product_x_i_368: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => position(16),
      I1 => position(25),
      I2 => position(17),
      O => product_x_i_368_n_0
    );
product_x_i_369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A1F1B1E1B1B1F1B"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(18),
      I4 => position(17),
      I5 => position(16),
      O => product_x_i_369_n_0
    );
product_x_i_37: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_94_n_0,
      I1 => product_x_i_95_n_0,
      O => product_x_i_37_n_0,
      S => position(20)
    );
product_x_i_370: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555BBFF5555BFFE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(18),
      I4 => position(25),
      I5 => position(16),
      O => product_x_i_370_n_0
    );
product_x_i_371: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4666666244551110"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_371_n_0
    );
product_x_i_372: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555ABBB5555BAAA"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(18),
      I3 => position(19),
      I4 => position(25),
      I5 => position(16),
      O => product_x_i_372_n_0
    );
product_x_i_373: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555444888CD891"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_373_n_0
    );
product_x_i_374: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00455550"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_374_n_0
    );
product_x_i_375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACDAA84AB50BB55"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(17),
      I5 => position(18),
      O => product_x_i_375_n_0
    );
product_x_i_376: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000111AAEFAAFA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_376_n_0
    );
product_x_i_377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554EEEE4444EAAB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_377_n_0
    );
product_x_i_378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAB45551100"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_378_n_0
    );
product_x_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCC080"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_379_n_0
    );
product_x_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_96_n_0,
      I1 => product_x_i_97_n_0,
      O => product_x_i_38_n_0,
      S => position(20)
    );
product_x_i_380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D8C50514"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_380_n_0
    );
product_x_i_381: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      O => product_x_i_381_n_0
    );
product_x_i_382: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11555544EBAFBEAF"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_382_n_0
    );
product_x_i_383: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333777777777"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(18),
      I3 => position(17),
      I4 => position(16),
      I5 => position(19),
      O => product_x_i_383_n_0
    );
product_x_i_384: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550155AAFFBF80"
    )
        port map (
      I0 => position(26),
      I1 => position(16),
      I2 => position(17),
      I3 => position(19),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_384_n_0
    );
product_x_i_385: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFAAEEEE88DD"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_385_n_0
    );
product_x_i_386: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555589DDDC80"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(18),
      I3 => position(16),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_386_n_0
    );
product_x_i_387: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D988D88822372326"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(18),
      I3 => position(19),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_387_n_0
    );
product_x_i_388: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBBBEEE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_388_n_0
    );
product_x_i_389: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF65ED45ED"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(19),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_389_n_0
    );
product_x_i_39: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_98_n_0,
      I1 => product_x_i_99_n_0,
      O => product_x_i_39_n_0,
      S => position(20)
    );
product_x_i_390: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2A6E2A6E7A3A3AA"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(18),
      I4 => position(17),
      I5 => position(16),
      O => product_x_i_390_n_0
    );
product_x_i_391: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400D85444115444"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_391_n_0
    );
product_x_i_392: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBBA0111"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_392_n_0
    );
product_x_i_393: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFFFF00115440"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_393_n_0
    );
product_x_i_394: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1115450477775055"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_394_n_0
    );
product_x_i_395: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111EBBB1111BAAB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_395_n_0
    );
product_x_i_396: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFEABFEA"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      I2 => position(18),
      I3 => position(19),
      I4 => position(16),
      I5 => position(26),
      O => product_x_i_396_n_0
    );
product_x_i_397: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5040AAAA0515"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_397_n_0
    );
product_x_i_398: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33EE622276EE32FE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_398_n_0
    );
product_x_i_399: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555554"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_399_n_0
    );
product_x_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004540"
    )
        port map (
      I0 => position(21),
      I1 => product_x_i_20_n_0,
      I2 => position(20),
      I3 => product_x_i_21_n_0,
      I4 => position(24),
      I5 => position(22),
      O => product_x_i_4_n_0
    );
product_x_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => product_x_i_100_n_0,
      I1 => position(20),
      I2 => product_x_i_101_n_0,
      I3 => position(24),
      I4 => product_x_i_102_n_0,
      O => product_x_i_40_n_0
    );
product_x_i_400: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8E050519"
    )
        port map (
      I0 => position(18),
      I1 => position(17),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_400_n_0
    );
product_x_i_401: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000403333333"
    )
        port map (
      I0 => position(16),
      I1 => position(26),
      I2 => position(18),
      I3 => position(17),
      I4 => position(19),
      I5 => position(25),
      O => product_x_i_401_n_0
    );
product_x_i_402: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCDCDCD32322232"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(19),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_402_n_0
    );
product_x_i_403: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF00000000"
    )
        port map (
      I0 => position(26),
      I1 => position(17),
      I2 => position(16),
      I3 => position(18),
      I4 => position(19),
      I5 => position(25),
      O => product_x_i_403_n_0
    );
product_x_i_404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBEEE9998CCD1"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_404_n_0
    );
product_x_i_405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11110111"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(16),
      I3 => position(17),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_405_n_0
    );
product_x_i_406: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEE9C815405"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_406_n_0
    );
product_x_i_407: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7445C9A8"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_407_n_0
    );
product_x_i_408: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE9D94"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_408_n_0
    );
product_x_i_409: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555BAEE5554BBAE"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_409_n_0
    );
product_x_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_103_n_0,
      I1 => product_x_i_104_n_0,
      O => product_x_i_41_n_0,
      S => position(20)
    );
product_x_i_410: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC5151BABFC8D9"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_410_n_0
    );
product_x_i_411: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020A0A1A1A1A"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(17),
      I5 => position(19),
      O => product_x_i_411_n_0
    );
product_x_i_412: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDA8BDB9BCB9BCB1"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(16),
      I4 => position(17),
      I5 => position(18),
      O => product_x_i_412_n_0
    );
product_x_i_413: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F5"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(25),
      I3 => position(19),
      O => product_x_i_413_n_0
    );
product_x_i_414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FFEEDD76AAEE88"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_414_n_0
    );
product_x_i_415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555557"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_415_n_0
    );
product_x_i_416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444442BFE8FF89"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(17),
      I5 => position(25),
      O => product_x_i_416_n_0
    );
product_x_i_417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00A800"
    )
        port map (
      I0 => position(19),
      I1 => position(16),
      I2 => position(17),
      I3 => position(25),
      I4 => position(18),
      I5 => position(26),
      O => product_x_i_417_n_0
    );
product_x_i_418: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501110111550003"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_418_n_0
    );
product_x_i_419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AABB5555ABBB"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_419_n_0
    );
product_x_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => product_x_i_105_n_0,
      I1 => position(20),
      I2 => product_x_i_106_n_0,
      I3 => position(24),
      I4 => product_x_i_107_n_0,
      O => product_x_i_42_n_0
    );
product_x_i_420: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE05BB50EB41BB53"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_420_n_0
    );
product_x_i_421: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDD99D999"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(17),
      I3 => position(18),
      I4 => position(16),
      I5 => position(19),
      O => product_x_i_421_n_0
    );
product_x_i_422: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4441D99C1111C881"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_422_n_0
    );
product_x_i_423: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF9840BBAA0100"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_423_n_0
    );
product_x_i_424: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EA54EE11AA42"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_424_n_0
    );
product_x_i_425: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE23AA66AB36BB63"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(17),
      I5 => position(18),
      O => product_x_i_425_n_0
    );
product_x_i_426: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE99BEFEEB99EBAF"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_426_n_0
    );
product_x_i_427: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10BE04FA46AB77BF"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(17),
      I5 => position(18),
      O => product_x_i_427_n_0
    );
product_x_i_428: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
        port map (
      I0 => position(25),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      O => product_x_i_428_n_0
    );
product_x_i_429: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB5501BBFF4055"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(18),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_429_n_0
    );
product_x_i_43: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_108_n_0,
      I1 => product_x_i_109_n_0,
      O => product_x_i_43_n_0,
      S => position(20)
    );
product_x_i_430: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAF5550AFBF0015"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(19),
      I3 => position(16),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_430_n_0
    );
product_x_i_431: unisim.vcomponents.LUT6
    generic map(
      INIT => X"185D454058484544"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(16),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_431_n_0
    );
product_x_i_432: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(17),
      I3 => position(19),
      I4 => position(26),
      I5 => position(25),
      O => product_x_i_432_n_0
    );
product_x_i_433: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAA8BBEE8899EBBC"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(25),
      I5 => position(18),
      O => product_x_i_433_n_0
    );
product_x_i_434: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ABFF"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(17),
      I3 => position(19),
      I4 => position(25),
      O => product_x_i_434_n_0
    );
product_x_i_435: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3B3E6E6A7E2E2E2"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(16),
      I4 => position(18),
      I5 => position(17),
      O => product_x_i_435_n_0
    );
product_x_i_436: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A4A4A4A0A0A0A0A"
    )
        port map (
      I0 => position(26),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(17),
      I5 => position(19),
      O => product_x_i_436_n_0
    );
product_x_i_437: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07777222CDDC9891"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_437_n_0
    );
product_x_i_438: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => position(19),
      I1 => position(18),
      I2 => position(26),
      I3 => position(25),
      O => product_x_i_438_n_0
    );
product_x_i_439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111014011114657"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(18),
      I3 => position(16),
      I4 => position(25),
      I5 => position(17),
      O => product_x_i_439_n_0
    );
product_x_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_110_n_0,
      I1 => product_x_i_111_n_0,
      I2 => position(20),
      I3 => product_x_i_112_n_0,
      I4 => position(24),
      I5 => product_x_i_113_n_0,
      O => product_x_i_44_n_0
    );
product_x_i_440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABF4555AABF5444"
    )
        port map (
      I0 => position(27),
      I1 => position(26),
      I2 => position(18),
      I3 => position(19),
      I4 => position(25),
      I5 => position(16),
      O => product_x_i_440_n_0
    );
product_x_i_441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBEAE8CD14015"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(17),
      I3 => position(16),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_441_n_0
    );
product_x_i_442: unisim.vcomponents.LUT6
    generic map(
      INIT => X"453755371077007E"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(25),
      I4 => position(17),
      I5 => position(18),
      O => product_x_i_442_n_0
    );
product_x_i_443: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F6F5CB8A"
    )
        port map (
      I0 => position(17),
      I1 => position(18),
      I2 => position(25),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_443_n_0
    );
product_x_i_444: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111155414150163"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(16),
      I3 => position(17),
      I4 => position(18),
      I5 => position(25),
      O => product_x_i_444_n_0
    );
product_x_i_45: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_114_n_0,
      I1 => product_x_i_115_n_0,
      O => product_x_i_45_n_0,
      S => position(20)
    );
product_x_i_46: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_116_n_0,
      I1 => product_x_i_117_n_0,
      O => product_x_i_46_n_0,
      S => position(20)
    );
product_x_i_47: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_118_n_0,
      I1 => product_x_i_119_n_0,
      O => product_x_i_47_n_0,
      S => position(20)
    );
product_x_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_120_n_0,
      I1 => product_x_i_121_n_0,
      I2 => position(20),
      I3 => product_x_i_122_n_0,
      I4 => position(24),
      I5 => product_x_i_123_n_0,
      O => product_x_i_48_n_0
    );
product_x_i_49: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_124_n_0,
      I1 => product_x_i_125_n_0,
      O => product_x_i_49_n_0,
      S => position(20)
    );
product_x_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => product_x_i_22_n_0,
      I1 => position(21),
      I2 => position(20),
      I3 => product_x_i_20_n_0,
      I4 => position(24),
      I5 => position(22),
      O => product_x_i_5_n_0
    );
product_x_i_50: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_126_n_0,
      I1 => product_x_i_127_n_0,
      O => product_x_i_50_n_0,
      S => position(20)
    );
product_x_i_51: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_128_n_0,
      I1 => product_x_i_129_n_0,
      O => product_x_i_51_n_0,
      S => position(20)
    );
product_x_i_52: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_130_n_0,
      I1 => product_x_i_131_n_0,
      O => product_x_i_52_n_0,
      S => position(20)
    );
product_x_i_53: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_132_n_0,
      I1 => product_x_i_133_n_0,
      O => product_x_i_53_n_0,
      S => position(20)
    );
product_x_i_54: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_134_n_0,
      I1 => product_x_i_135_n_0,
      O => product_x_i_54_n_0,
      S => position(20)
    );
product_x_i_55: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_136_n_0,
      I1 => product_x_i_137_n_0,
      O => product_x_i_55_n_0,
      S => position(20)
    );
product_x_i_56: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_138_n_0,
      I1 => product_x_i_139_n_0,
      O => product_x_i_56_n_0,
      S => position(20)
    );
product_x_i_57: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_140_n_0,
      I1 => product_x_i_141_n_0,
      O => product_x_i_57_n_0,
      S => position(20)
    );
product_x_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_142_n_0,
      I1 => product_x_i_143_n_0,
      I2 => position(20),
      I3 => product_x_i_144_n_0,
      I4 => position(24),
      I5 => product_x_i_145_n_0,
      O => product_x_i_58_n_0
    );
product_x_i_59: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_146_n_0,
      I1 => product_x_i_147_n_0,
      O => product_x_i_59_n_0,
      S => position(20)
    );
product_x_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => position(20),
      I1 => product_x_i_23_n_0,
      I2 => position(22),
      I3 => product_x_i_24_n_0,
      I4 => position(21),
      I5 => product_x_i_25_n_0,
      O => product_x_i_6_n_0
    );
product_x_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_148_n_0,
      I1 => product_x_i_149_n_0,
      I2 => position(20),
      I3 => product_x_i_150_n_0,
      I4 => position(24),
      I5 => product_x_i_151_n_0,
      O => product_x_i_60_n_0
    );
product_x_i_61: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_152_n_0,
      I1 => product_x_i_153_n_0,
      O => product_x_i_61_n_0,
      S => position(20)
    );
product_x_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_154_n_0,
      I1 => product_x_i_155_n_0,
      I2 => position(20),
      I3 => product_x_i_156_n_0,
      I4 => position(24),
      I5 => product_x_i_157_n_0,
      O => product_x_i_62_n_0
    );
product_x_i_63: unisim.vcomponents.MUXF8
     port map (
      I0 => product_x_i_158_n_0,
      I1 => product_x_i_159_n_0,
      O => product_x_i_63_n_0,
      S => position(20)
    );
product_x_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => position(25),
      I1 => position(18),
      O => product_x_i_64_n_0
    );
product_x_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => position(25),
      I1 => position(17),
      O => product_x_i_65_n_0
    );
product_x_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000012321"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_66_n_0
    );
product_x_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      O => product_x_i_67_n_0
    );
product_x_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020B"
    )
        port map (
      I0 => position(16),
      I1 => position(18),
      I2 => position(25),
      I3 => position(17),
      O => product_x_i_68_n_0
    );
product_x_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => position(16),
      I1 => position(17),
      I2 => position(18),
      I3 => position(25),
      O => product_x_i_69_n_0
    );
product_x_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => product_x_i_26_n_0,
      I1 => product_x_i_27_n_0,
      O => product_x_i_7_n_0,
      S => position(22)
    );
product_x_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005150504"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(16),
      I4 => product_x_i_160_n_0,
      I5 => position(27),
      O => product_x_i_70_n_0
    );
product_x_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001100121"
    )
        port map (
      I0 => position(18),
      I1 => position(25),
      I2 => position(17),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_71_n_0
    );
product_x_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      O => product_x_i_72_n_0
    );
product_x_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => position(25),
      I1 => position(26),
      O => product_x_i_73_n_0
    );
product_x_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000554"
    )
        port map (
      I0 => position(19),
      I1 => position(16),
      I2 => position(17),
      I3 => position(18),
      I4 => position(25),
      I5 => position(26),
      O => product_x_i_74_n_0
    );
product_x_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003102301"
    )
        port map (
      I0 => position(17),
      I1 => position(25),
      I2 => position(18),
      I3 => position(16),
      I4 => position(19),
      I5 => position(26),
      O => product_x_i_75_n_0
    );
product_x_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_69_n_0,
      I2 => position(19),
      I3 => product_x_i_161_n_0,
      I4 => position(26),
      I5 => position(23),
      O => product_x_i_76_n_0
    );
product_x_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_162_n_0,
      I2 => position(19),
      I3 => product_x_i_67_n_0,
      I4 => position(26),
      I5 => position(23),
      O => product_x_i_77_n_0
    );
product_x_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_72_n_0,
      I2 => position(19),
      I3 => position(23),
      I4 => product_x_i_163_n_0,
      I5 => position(27),
      O => product_x_i_78_n_0
    );
product_x_i_79: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(27),
      O => product_x_i_79_n_0
    );
product_x_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_28_n_0,
      I1 => product_x_i_29_n_0,
      I2 => position(22),
      I3 => product_x_i_30_n_0,
      I4 => position(21),
      I5 => product_x_i_31_n_0,
      O => product_x_i_8_n_0
    );
product_x_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
        port map (
      I0 => position(26),
      I1 => position(25),
      I2 => position(17),
      I3 => position(18),
      I4 => position(19),
      I5 => position(27),
      O => product_x_i_80_n_0
    );
product_x_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040454"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_164_n_0,
      I2 => position(23),
      I3 => position(25),
      I4 => position(26),
      I5 => position(24),
      O => product_x_i_81_n_0
    );
product_x_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040504"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_165_n_0,
      I2 => position(26),
      I3 => position(23),
      I4 => position(25),
      I5 => position(24),
      O => product_x_i_82_n_0
    );
product_x_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => product_x_i_166_n_0,
      I1 => position(24),
      I2 => product_x_i_167_n_0,
      I3 => position(23),
      I4 => product_x_i_168_n_0,
      I5 => position(27),
      O => product_x_i_83_n_0
    );
product_x_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040454"
    )
        port map (
      I0 => position(27),
      I1 => product_x_i_169_n_0,
      I2 => position(23),
      I3 => position(25),
      I4 => position(26),
      I5 => position(24),
      O => product_x_i_84_n_0
    );
product_x_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001555"
    )
        port map (
      I0 => position(19),
      I1 => position(18),
      I2 => position(17),
      I3 => position(16),
      I4 => position(25),
      I5 => position(26),
      O => product_x_i_85_n_0
    );
product_x_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005040404"
    )
        port map (
      I0 => position(26),
      I1 => position(19),
      I2 => position(25),
      I3 => position(18),
      I4 => position(17),
      I5 => position(27),
      O => product_x_i_86_n_0
    );
product_x_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_64_n_0,
      I2 => position(17),
      I3 => position(19),
      I4 => product_x_i_69_n_0,
      I5 => position(27),
      O => product_x_i_87_n_0
    );
product_x_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_67_n_0,
      I2 => position(16),
      I3 => position(19),
      I4 => product_x_i_170_n_0,
      I5 => position(27),
      O => product_x_i_88_n_0
    );
product_x_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004F40"
    )
        port map (
      I0 => position(26),
      I1 => product_x_i_171_n_0,
      I2 => position(23),
      I3 => product_x_i_172_n_0,
      I4 => position(27),
      O => product_x_i_89_n_0
    );
product_x_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => product_x_i_32_n_0,
      I1 => product_x_i_33_n_0,
      I2 => position(22),
      I3 => product_x_i_34_n_0,
      I4 => position(21),
      I5 => product_x_i_35_n_0,
      O => product_x_i_9_n_0
    );
product_x_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8F3B8C0"
    )
        port map (
      I0 => product_x_i_73_n_0,
      I1 => position(24),
      I2 => product_x_i_167_n_0,
      I3 => position(23),
      I4 => product_x_i_173_n_0,
      I5 => position(27),
      O => product_x_i_90_n_0
    );
product_x_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003570302"
    )
        port map (
      I0 => position(24),
      I1 => position(26),
      I2 => position(25),
      I3 => position(23),
      I4 => product_x_i_174_n_0,
      I5 => position(27),
      O => product_x_i_91_n_0
    );
product_x_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030753020"
    )
        port map (
      I0 => position(24),
      I1 => position(26),
      I2 => position(25),
      I3 => position(23),
      I4 => product_x_i_175_n_0,
      I5 => position(27),
      O => product_x_i_92_n_0
    );
product_x_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000CD00C8"
    )
        port map (
      I0 => position(24),
      I1 => position(25),
      I2 => position(23),
      I3 => position(26),
      I4 => product_x_i_176_n_0,
      I5 => position(27),
      O => product_x_i_93_n_0
    );
product_x_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => product_x_i_177_n_0,
      I1 => position(24),
      I2 => product_x_i_178_n_0,
      I3 => position(23),
      I4 => product_x_i_179_n_0,
      I5 => position(27),
      O => product_x_i_94_n_0
    );
product_x_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F033BB00F00088"
    )
        port map (
      I0 => product_x_i_180_n_0,
      I1 => position(24),
      I2 => product_x_i_181_n_0,
      I3 => position(27),
      I4 => position(23),
      I5 => product_x_i_182_n_0,
      O => product_x_i_95_n_0
    );
product_x_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => product_x_i_177_n_0,
      I1 => position(24),
      I2 => product_x_i_183_n_0,
      I3 => position(23),
      I4 => product_x_i_184_n_0,
      I5 => position(27),
      O => product_x_i_96_n_0
    );
product_x_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B3F0B0C"
    )
        port map (
      I0 => position(25),
      I1 => position(24),
      I2 => position(26),
      I3 => position(23),
      I4 => product_x_i_185_n_0,
      I5 => position(27),
      O => product_x_i_97_n_0
    );
product_x_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8F3B8C0"
    )
        port map (
      I0 => product_x_i_181_n_0,
      I1 => position(24),
      I2 => product_x_i_186_n_0,
      I3 => position(23),
      I4 => product_x_i_187_n_0,
      I5 => position(27),
      O => product_x_i_98_n_0
    );
product_x_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8BBB888"
    )
        port map (
      I0 => product_x_i_177_n_0,
      I1 => position(24),
      I2 => product_x_i_188_n_0,
      I3 => position(23),
      I4 => product_x_i_189_n_0,
      I5 => position(27),
      O => product_x_i_99_n_0
    );
product_z: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => position(47),
      A(28) => position(47),
      A(27) => position(47),
      A(26) => position(47),
      A(25) => position(47),
      A(24) => position(47),
      A(23) => position(47),
      A(22) => position(47),
      A(21) => position(47),
      A(20) => position(47),
      A(19) => position(47),
      A(18) => position(47),
      A(17) => position(47),
      A(16) => position(47),
      A(15 downto 0) => position(47 downto 32),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_product_z_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => product_x_i_1_n_0,
      B(16) => product_x_i_1_n_0,
      B(15) => product_x_i_1_n_0,
      B(14) => product_x_i_2_n_0,
      B(13) => product_x_i_3_n_0,
      B(12) => product_x_i_4_n_0,
      B(11) => product_x_i_5_n_0,
      B(10) => product_x_i_6_n_0,
      B(9) => product_x_i_7_n_0,
      B(8) => product_x_i_8_n_0,
      B(7) => product_x_i_9_n_0,
      B(6) => product_x_i_10_n_0,
      B(5) => product_x_i_11_n_0,
      B(4) => product_x_i_12_n_0,
      B(3) => product_x_i_13_n_0,
      B(2) => product_x_i_14_n_0,
      B(1) => product_x_i_15_n_0,
      B(0) => product_x_i_16_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_product_z_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_product_z_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_product_z_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_product_z_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_product_z_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_product_z_P_UNCONNECTED(47 downto 32),
      P(31) => product_z_n_74,
      P(30) => product_z_n_75,
      P(29) => product_z_n_76,
      P(28) => product_z_n_77,
      P(27) => product_z_n_78,
      P(26) => product_z_n_79,
      P(25) => product_z_n_80,
      P(24) => product_z_n_81,
      P(23) => product_z_n_82,
      P(22) => product_z_n_83,
      P(21) => product_z_n_84,
      P(20) => product_z_n_85,
      P(19) => product_z_n_86,
      P(18 downto 3) => ratio_z_wire(15 downto 0),
      P(2) => product_z_n_103,
      P(1) => product_z_n_104,
      P(0) => product_z_n_105,
      PATTERNBDETECT => NLW_product_z_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_product_z_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_product_z_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_product_z_UNDERFLOW_UNCONNECTED
    );
\pwm_counter[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter_reg(0),
      I1 => pwm_counter_reg(10),
      I2 => pwm_counter_reg(2),
      I3 => pwm_counter_reg(1),
      O => \pwm_counter[0]_i_10_n_0\
    );
\pwm_counter[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => pwm_counter_reg(18),
      I1 => pwm_counter_reg(19),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(20),
      I4 => \pwm_counter[0]_i_7_n_0\,
      O => \pwm_counter[0]_i_2_n_0\
    );
\pwm_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(3),
      O => \pwm_counter[0]_i_3_n_0\
    );
\pwm_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(2),
      O => \pwm_counter[0]_i_4_n_0\
    );
\pwm_counter[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(1),
      O => \pwm_counter[0]_i_5_n_0\
    );
\pwm_counter[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555555555555"
    )
        port map (
      I0 => pwm_counter_reg(0),
      I1 => \pwm_counter[0]_i_7_n_0\,
      I2 => pwm_counter_reg(20),
      I3 => pwm_counter_reg(17),
      I4 => pwm_counter_reg(19),
      I5 => pwm_counter_reg(18),
      O => \pwm_counter[0]_i_6_n_0\
    );
\pwm_counter[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555557"
    )
        port map (
      I0 => pwm_counter_reg(15),
      I1 => \pwm_counter[0]_i_8_n_0\,
      I2 => \pwm_counter[0]_i_9_n_0\,
      I3 => pwm_counter_reg(11),
      I4 => pwm_counter_reg(14),
      I5 => pwm_counter_reg(16),
      O => \pwm_counter[0]_i_7_n_0\
    );
\pwm_counter[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFEFC"
    )
        port map (
      I0 => pwm_counter_reg(9),
      I1 => pwm_counter_reg(12),
      I2 => pwm_counter_reg(13),
      I3 => pwm_counter_reg(10),
      I4 => pwm_counter_reg(8),
      I5 => pwm_counter_reg(7),
      O => \pwm_counter[0]_i_8_n_0\
    );
\pwm_counter[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pwm_counter_reg(3),
      I1 => pwm_counter_reg(4),
      I2 => pwm_counter_reg(5),
      I3 => pwm_counter_reg(6),
      I4 => \pwm_counter[0]_i_10_n_0\,
      O => \pwm_counter[0]_i_9_n_0\
    );
\pwm_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(15),
      O => \pwm_counter[12]_i_2_n_0\
    );
\pwm_counter[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(14),
      O => \pwm_counter[12]_i_3_n_0\
    );
\pwm_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(13),
      O => \pwm_counter[12]_i_4_n_0\
    );
\pwm_counter[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(12),
      O => \pwm_counter[12]_i_5_n_0\
    );
\pwm_counter[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(18),
      I4 => pwm_counter_reg(19),
      O => \pwm_counter[16]_i_2_n_0\
    );
\pwm_counter[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      O => \pwm_counter[16]_i_3_n_0\
    );
\pwm_counter[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(19),
      I3 => pwm_counter_reg(18),
      I4 => pwm_counter_reg(17),
      O => \pwm_counter[16]_i_4_n_0\
    );
\pwm_counter[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(16),
      O => \pwm_counter[16]_i_5_n_0\
    );
\pwm_counter[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(17),
      I2 => pwm_counter_reg(19),
      I3 => pwm_counter_reg(18),
      I4 => pwm_counter_reg(20),
      O => \pwm_counter[20]_i_2_n_0\
    );
\pwm_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(7),
      O => \pwm_counter[4]_i_2_n_0\
    );
\pwm_counter[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(6),
      O => \pwm_counter[4]_i_3_n_0\
    );
\pwm_counter[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(5),
      O => \pwm_counter[4]_i_4_n_0\
    );
\pwm_counter[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(4),
      O => \pwm_counter[4]_i_5_n_0\
    );
\pwm_counter[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(11),
      O => \pwm_counter[8]_i_2_n_0\
    );
\pwm_counter[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(10),
      O => \pwm_counter[8]_i_3_n_0\
    );
\pwm_counter[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(9),
      O => \pwm_counter[8]_i_4_n_0\
    );
\pwm_counter[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \pwm_counter[0]_i_7_n_0\,
      I1 => pwm_counter_reg(20),
      I2 => pwm_counter_reg(17),
      I3 => pwm_counter_reg(19),
      I4 => pwm_counter_reg(18),
      I5 => pwm_counter_reg(8),
      O => \pwm_counter[8]_i_5_n_0\
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[0]_i_1_n_7\,
      Q => pwm_counter_reg(0)
    );
\pwm_counter_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pwm_counter_reg[0]_i_1_n_0\,
      CO(2) => \pwm_counter_reg[0]_i_1_n_1\,
      CO(1) => \pwm_counter_reg[0]_i_1_n_2\,
      CO(0) => \pwm_counter_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \pwm_counter[0]_i_2_n_0\,
      O(3) => \pwm_counter_reg[0]_i_1_n_4\,
      O(2) => \pwm_counter_reg[0]_i_1_n_5\,
      O(1) => \pwm_counter_reg[0]_i_1_n_6\,
      O(0) => \pwm_counter_reg[0]_i_1_n_7\,
      S(3) => \pwm_counter[0]_i_3_n_0\,
      S(2) => \pwm_counter[0]_i_4_n_0\,
      S(1) => \pwm_counter[0]_i_5_n_0\,
      S(0) => \pwm_counter[0]_i_6_n_0\
    );
\pwm_counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[8]_i_1_n_5\,
      Q => pwm_counter_reg(10)
    );
\pwm_counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[8]_i_1_n_4\,
      Q => pwm_counter_reg(11)
    );
\pwm_counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[12]_i_1_n_7\,
      Q => pwm_counter_reg(12)
    );
\pwm_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_counter_reg[8]_i_1_n_0\,
      CO(3) => \pwm_counter_reg[12]_i_1_n_0\,
      CO(2) => \pwm_counter_reg[12]_i_1_n_1\,
      CO(1) => \pwm_counter_reg[12]_i_1_n_2\,
      CO(0) => \pwm_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_counter_reg[12]_i_1_n_4\,
      O(2) => \pwm_counter_reg[12]_i_1_n_5\,
      O(1) => \pwm_counter_reg[12]_i_1_n_6\,
      O(0) => \pwm_counter_reg[12]_i_1_n_7\,
      S(3) => \pwm_counter[12]_i_2_n_0\,
      S(2) => \pwm_counter[12]_i_3_n_0\,
      S(1) => \pwm_counter[12]_i_4_n_0\,
      S(0) => \pwm_counter[12]_i_5_n_0\
    );
\pwm_counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[12]_i_1_n_6\,
      Q => pwm_counter_reg(13)
    );
\pwm_counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[12]_i_1_n_5\,
      Q => pwm_counter_reg(14)
    );
\pwm_counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[12]_i_1_n_4\,
      Q => pwm_counter_reg(15)
    );
\pwm_counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[16]_i_1_n_7\,
      Q => pwm_counter_reg(16)
    );
\pwm_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_counter_reg[12]_i_1_n_0\,
      CO(3) => \pwm_counter_reg[16]_i_1_n_0\,
      CO(2) => \pwm_counter_reg[16]_i_1_n_1\,
      CO(1) => \pwm_counter_reg[16]_i_1_n_2\,
      CO(0) => \pwm_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_counter_reg[16]_i_1_n_4\,
      O(2) => \pwm_counter_reg[16]_i_1_n_5\,
      O(1) => \pwm_counter_reg[16]_i_1_n_6\,
      O(0) => \pwm_counter_reg[16]_i_1_n_7\,
      S(3) => \pwm_counter[16]_i_2_n_0\,
      S(2) => \pwm_counter[16]_i_3_n_0\,
      S(1) => \pwm_counter[16]_i_4_n_0\,
      S(0) => \pwm_counter[16]_i_5_n_0\
    );
\pwm_counter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[16]_i_1_n_6\,
      Q => pwm_counter_reg(17)
    );
\pwm_counter_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[16]_i_1_n_5\,
      Q => pwm_counter_reg(18)
    );
\pwm_counter_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[16]_i_1_n_4\,
      Q => pwm_counter_reg(19)
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[0]_i_1_n_6\,
      Q => pwm_counter_reg(1)
    );
\pwm_counter_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[20]_i_1_n_7\,
      Q => pwm_counter_reg(20)
    );
\pwm_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_counter_reg[16]_i_1_n_0\,
      CO(3 downto 0) => \NLW_pwm_counter_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pwm_counter_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \pwm_counter_reg[20]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \pwm_counter[20]_i_2_n_0\
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[0]_i_1_n_5\,
      Q => pwm_counter_reg(2)
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[0]_i_1_n_4\,
      Q => pwm_counter_reg(3)
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[4]_i_1_n_7\,
      Q => pwm_counter_reg(4)
    );
\pwm_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_counter_reg[0]_i_1_n_0\,
      CO(3) => \pwm_counter_reg[4]_i_1_n_0\,
      CO(2) => \pwm_counter_reg[4]_i_1_n_1\,
      CO(1) => \pwm_counter_reg[4]_i_1_n_2\,
      CO(0) => \pwm_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_counter_reg[4]_i_1_n_4\,
      O(2) => \pwm_counter_reg[4]_i_1_n_5\,
      O(1) => \pwm_counter_reg[4]_i_1_n_6\,
      O(0) => \pwm_counter_reg[4]_i_1_n_7\,
      S(3) => \pwm_counter[4]_i_2_n_0\,
      S(2) => \pwm_counter[4]_i_3_n_0\,
      S(1) => \pwm_counter[4]_i_4_n_0\,
      S(0) => \pwm_counter[4]_i_5_n_0\
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[4]_i_1_n_6\,
      Q => pwm_counter_reg(5)
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[4]_i_1_n_5\,
      Q => pwm_counter_reg(6)
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[4]_i_1_n_4\,
      Q => pwm_counter_reg(7)
    );
\pwm_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[8]_i_1_n_7\,
      Q => pwm_counter_reg(8)
    );
\pwm_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_counter_reg[4]_i_1_n_0\,
      CO(3) => \pwm_counter_reg[8]_i_1_n_0\,
      CO(2) => \pwm_counter_reg[8]_i_1_n_1\,
      CO(1) => \pwm_counter_reg[8]_i_1_n_2\,
      CO(0) => \pwm_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pwm_counter_reg[8]_i_1_n_4\,
      O(2) => \pwm_counter_reg[8]_i_1_n_5\,
      O(1) => \pwm_counter_reg[8]_i_1_n_6\,
      O(0) => \pwm_counter_reg[8]_i_1_n_7\,
      S(3) => \pwm_counter[8]_i_2_n_0\,
      S(2) => \pwm_counter[8]_i_3_n_0\,
      S(1) => \pwm_counter[8]_i_4_n_0\,
      S(0) => \pwm_counter[8]_i_5_n_0\
    );
\pwm_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_counter_reg[8]_i_1_n_6\,
      Q => pwm_counter_reg(9)
    );
pwm_pan0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_pan0_carry_n_0,
      CO(2) => pwm_pan0_carry_n_1,
      CO(1) => pwm_pan0_carry_n_2,
      CO(0) => pwm_pan0_carry_n_3,
      CYINIT => '0',
      DI(3) => pwm_pan0_carry_i_1_n_0,
      DI(2) => pwm_pan0_carry_i_2_n_0,
      DI(1) => pwm_pan0_carry_i_3_n_0,
      DI(0) => pwm_pan0_carry_i_4_n_0,
      O(3 downto 0) => NLW_pwm_pan0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_pan0_carry_i_5_n_0,
      S(2) => pwm_pan0_carry_i_6_n_0,
      S(1) => pwm_pan0_carry_i_7_n_0,
      S(0) => pwm_pan0_carry_i_8_n_0
    );
\pwm_pan0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_pan0_carry_n_0,
      CO(3) => \pwm_pan0_carry__0_n_0\,
      CO(2) => \pwm_pan0_carry__0_n_1\,
      CO(1) => \pwm_pan0_carry__0_n_2\,
      CO(0) => \pwm_pan0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_pan0_carry__0_i_1_n_0\,
      DI(2) => \pwm_pan0_carry__0_i_2_n_0\,
      DI(1) => \pwm_pan0_carry__0_i_3_n_0\,
      DI(0) => \pwm_pan0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_pwm_pan0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_pan0_carry__0_i_5_n_0\,
      S(2) => \pwm_pan0_carry__0_i_6_n_0\,
      S(1) => \pwm_pan0_carry__0_i_7_n_0\,
      S(0) => \pwm_pan0_carry__0_i_8_n_0\
    );
\pwm_pan0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(14),
      I1 => pwm_counter_reg(14),
      I2 => pwm_counter_reg(15),
      I3 => pan_pulse_count(15),
      O => \pwm_pan0_carry__0_i_1_n_0\
    );
\pwm_pan0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(12),
      I1 => pwm_counter_reg(12),
      I2 => pwm_counter_reg(13),
      I3 => pan_pulse_count(13),
      O => \pwm_pan0_carry__0_i_2_n_0\
    );
\pwm_pan0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(10),
      I1 => pwm_counter_reg(10),
      I2 => pwm_counter_reg(11),
      I3 => pan_pulse_count(11),
      O => \pwm_pan0_carry__0_i_3_n_0\
    );
\pwm_pan0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(8),
      I1 => pwm_counter_reg(8),
      I2 => pwm_counter_reg(9),
      I3 => pan_pulse_count(9),
      O => \pwm_pan0_carry__0_i_4_n_0\
    );
\pwm_pan0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(15),
      I1 => pan_pulse_count(15),
      I2 => pan_pulse_count(14),
      I3 => pwm_counter_reg(14),
      O => \pwm_pan0_carry__0_i_5_n_0\
    );
\pwm_pan0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(13),
      I1 => pan_pulse_count(13),
      I2 => pan_pulse_count(12),
      I3 => pwm_counter_reg(12),
      O => \pwm_pan0_carry__0_i_6_n_0\
    );
\pwm_pan0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(11),
      I1 => pan_pulse_count(11),
      I2 => pan_pulse_count(10),
      I3 => pwm_counter_reg(10),
      O => \pwm_pan0_carry__0_i_7_n_0\
    );
\pwm_pan0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(9),
      I1 => pan_pulse_count(9),
      I2 => pan_pulse_count(8),
      I3 => pwm_counter_reg(8),
      O => \pwm_pan0_carry__0_i_8_n_0\
    );
\pwm_pan0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_pan0_carry__0_n_0\,
      CO(3) => \pwm_pan0_carry__1_n_0\,
      CO(2) => \pwm_pan0_carry__1_n_1\,
      CO(1) => \pwm_pan0_carry__1_n_2\,
      CO(0) => \pwm_pan0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => pan_pulse_count(31),
      DI(2) => pan_pulse_count(31),
      DI(1) => \pwm_pan0_carry__1_i_1_n_0\,
      DI(0) => \pwm_pan0_carry__1_i_2_n_0\,
      O(3 downto 0) => \NLW_pwm_pan0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_pan0_carry__1_i_3_n_0\,
      S(2) => \pwm_pan0_carry__1_i_4_n_0\,
      S(1) => \pwm_pan0_carry__1_i_5_n_0\,
      S(0) => \pwm_pan0_carry__1_i_6_n_0\
    );
\pwm_pan0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => pwm_counter_reg(18),
      I1 => pwm_counter_reg(19),
      I2 => pan_pulse_count(31),
      O => \pwm_pan0_carry__1_i_1_n_0\
    );
\pwm_pan0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(16),
      I1 => pwm_counter_reg(16),
      I2 => pwm_counter_reg(17),
      I3 => pan_pulse_count(17),
      O => \pwm_pan0_carry__1_i_2_n_0\
    );
\pwm_pan0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pan_pulse_count(31),
      O => \pwm_pan0_carry__1_i_3_n_0\
    );
\pwm_pan0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_counter_reg(20),
      I1 => pan_pulse_count(31),
      O => \pwm_pan0_carry__1_i_4_n_0\
    );
\pwm_pan0_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => pwm_counter_reg(19),
      I1 => pan_pulse_count(31),
      I2 => pwm_counter_reg(18),
      O => \pwm_pan0_carry__1_i_5_n_0\
    );
\pwm_pan0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(17),
      I1 => pan_pulse_count(17),
      I2 => pan_pulse_count(16),
      I3 => pwm_counter_reg(16),
      O => \pwm_pan0_carry__1_i_6_n_0\
    );
\pwm_pan0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_pan0_carry__1_n_0\,
      CO(3) => p_0_in,
      CO(2) => \pwm_pan0_carry__2_n_1\,
      CO(1) => \pwm_pan0_carry__2_n_2\,
      CO(0) => \pwm_pan0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => pan_pulse_count(31),
      DI(2) => pan_pulse_count(31),
      DI(1) => pan_pulse_count(31),
      DI(0) => pan_pulse_count(31),
      O(3 downto 0) => \NLW_pwm_pan0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_pan0_carry__2_i_1_n_0\,
      S(2) => \pwm_pan0_carry__2_i_2_n_0\,
      S(1) => \pwm_pan0_carry__2_i_3_n_0\,
      S(0) => \pwm_pan0_carry__2_i_4_n_0\
    );
\pwm_pan0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pan_pulse_count(31),
      O => \pwm_pan0_carry__2_i_1_n_0\
    );
\pwm_pan0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pan_pulse_count(31),
      O => \pwm_pan0_carry__2_i_2_n_0\
    );
\pwm_pan0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pan_pulse_count(31),
      O => \pwm_pan0_carry__2_i_3_n_0\
    );
\pwm_pan0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pan_pulse_count(31),
      O => \pwm_pan0_carry__2_i_4_n_0\
    );
pwm_pan0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(6),
      I1 => pwm_counter_reg(6),
      I2 => pwm_counter_reg(7),
      I3 => pan_pulse_count(7),
      O => pwm_pan0_carry_i_1_n_0
    );
pwm_pan0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(4),
      I1 => pwm_counter_reg(4),
      I2 => pwm_counter_reg(5),
      I3 => pan_pulse_count(5),
      O => pwm_pan0_carry_i_2_n_0
    );
pwm_pan0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(2),
      I1 => pwm_counter_reg(2),
      I2 => pwm_counter_reg(3),
      I3 => pan_pulse_count(3),
      O => pwm_pan0_carry_i_3_n_0
    );
pwm_pan0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => pan_pulse_count(0),
      I1 => pwm_counter_reg(0),
      I2 => pwm_counter_reg(1),
      I3 => pan_pulse_count(1),
      O => pwm_pan0_carry_i_4_n_0
    );
pwm_pan0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(7),
      I1 => pan_pulse_count(7),
      I2 => pan_pulse_count(6),
      I3 => pwm_counter_reg(6),
      O => pwm_pan0_carry_i_5_n_0
    );
pwm_pan0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(5),
      I1 => pan_pulse_count(5),
      I2 => pan_pulse_count(4),
      I3 => pwm_counter_reg(4),
      O => pwm_pan0_carry_i_6_n_0
    );
pwm_pan0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(3),
      I1 => pan_pulse_count(3),
      I2 => pan_pulse_count(2),
      I3 => pwm_counter_reg(2),
      O => pwm_pan0_carry_i_7_n_0
    );
pwm_pan0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(1),
      I1 => pan_pulse_count(1),
      I2 => pan_pulse_count(0),
      I3 => pwm_counter_reg(0),
      O => pwm_pan0_carry_i_8_n_0
    );
pwm_pan_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_n,
      O => pwm_pan_i_1_n_0
    );
pwm_pan_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => p_0_in,
      Q => pwm_pan
    );
pwm_tilt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pwm_tilt0_carry_n_0,
      CO(2) => pwm_tilt0_carry_n_1,
      CO(1) => pwm_tilt0_carry_n_2,
      CO(0) => pwm_tilt0_carry_n_3,
      CYINIT => '0',
      DI(3) => pwm_tilt0_carry_i_1_n_0,
      DI(2) => pwm_tilt0_carry_i_2_n_0,
      DI(1) => pwm_tilt0_carry_i_3_n_0,
      DI(0) => pwm_tilt0_carry_i_4_n_0,
      O(3 downto 0) => NLW_pwm_tilt0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => pwm_tilt0_carry_i_5_n_0,
      S(2) => pwm_tilt0_carry_i_6_n_0,
      S(1) => pwm_tilt0_carry_i_7_n_0,
      S(0) => pwm_tilt0_carry_i_8_n_0
    );
\pwm_tilt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pwm_tilt0_carry_n_0,
      CO(3) => \pwm_tilt0_carry__0_n_0\,
      CO(2) => \pwm_tilt0_carry__0_n_1\,
      CO(1) => \pwm_tilt0_carry__0_n_2\,
      CO(0) => \pwm_tilt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \pwm_tilt0_carry__0_i_1_n_0\,
      DI(2) => \pwm_tilt0_carry__0_i_2_n_0\,
      DI(1) => \pwm_tilt0_carry__0_i_3_n_0\,
      DI(0) => \pwm_tilt0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_pwm_tilt0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_tilt0_carry__0_i_5_n_0\,
      S(2) => \pwm_tilt0_carry__0_i_6_n_0\,
      S(1) => \pwm_tilt0_carry__0_i_7_n_0\,
      S(0) => \pwm_tilt0_carry__0_i_8_n_0\
    );
\pwm_tilt0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(14),
      I1 => pwm_counter_reg(14),
      I2 => pwm_counter_reg(15),
      I3 => tilt_pulse_count(15),
      O => \pwm_tilt0_carry__0_i_1_n_0\
    );
\pwm_tilt0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(12),
      I1 => pwm_counter_reg(12),
      I2 => pwm_counter_reg(13),
      I3 => tilt_pulse_count(13),
      O => \pwm_tilt0_carry__0_i_2_n_0\
    );
\pwm_tilt0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(10),
      I1 => pwm_counter_reg(10),
      I2 => pwm_counter_reg(11),
      I3 => tilt_pulse_count(11),
      O => \pwm_tilt0_carry__0_i_3_n_0\
    );
\pwm_tilt0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(8),
      I1 => pwm_counter_reg(8),
      I2 => pwm_counter_reg(9),
      I3 => tilt_pulse_count(9),
      O => \pwm_tilt0_carry__0_i_4_n_0\
    );
\pwm_tilt0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(15),
      I1 => tilt_pulse_count(15),
      I2 => tilt_pulse_count(14),
      I3 => pwm_counter_reg(14),
      O => \pwm_tilt0_carry__0_i_5_n_0\
    );
\pwm_tilt0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(13),
      I1 => tilt_pulse_count(13),
      I2 => tilt_pulse_count(12),
      I3 => pwm_counter_reg(12),
      O => \pwm_tilt0_carry__0_i_6_n_0\
    );
\pwm_tilt0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(11),
      I1 => tilt_pulse_count(11),
      I2 => tilt_pulse_count(10),
      I3 => pwm_counter_reg(10),
      O => \pwm_tilt0_carry__0_i_7_n_0\
    );
\pwm_tilt0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(9),
      I1 => tilt_pulse_count(9),
      I2 => tilt_pulse_count(8),
      I3 => pwm_counter_reg(8),
      O => \pwm_tilt0_carry__0_i_8_n_0\
    );
\pwm_tilt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_tilt0_carry__0_n_0\,
      CO(3) => \pwm_tilt0_carry__1_n_0\,
      CO(2) => \pwm_tilt0_carry__1_n_1\,
      CO(1) => \pwm_tilt0_carry__1_n_2\,
      CO(0) => \pwm_tilt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => tilt_pulse_count(31),
      DI(2) => tilt_pulse_count(31),
      DI(1) => \pwm_tilt0_carry__1_i_1_n_0\,
      DI(0) => \pwm_tilt0_carry__1_i_2_n_0\,
      O(3 downto 0) => \NLW_pwm_tilt0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_tilt0_carry__1_i_3_n_0\,
      S(2) => \pwm_tilt0_carry__1_i_4_n_0\,
      S(1) => \pwm_tilt0_carry__1_i_5_n_0\,
      S(0) => \pwm_tilt0_carry__1_i_6_n_0\
    );
\pwm_tilt0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => pwm_counter_reg(18),
      I1 => pwm_counter_reg(19),
      I2 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__1_i_1_n_0\
    );
\pwm_tilt0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(16),
      I1 => pwm_counter_reg(16),
      I2 => pwm_counter_reg(17),
      I3 => tilt_pulse_count(17),
      O => \pwm_tilt0_carry__1_i_2_n_0\
    );
\pwm_tilt0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__1_i_3_n_0\
    );
\pwm_tilt0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pwm_counter_reg(20),
      I1 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__1_i_4_n_0\
    );
\pwm_tilt0_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => pwm_counter_reg(19),
      I1 => tilt_pulse_count(31),
      I2 => pwm_counter_reg(18),
      O => \pwm_tilt0_carry__1_i_5_n_0\
    );
\pwm_tilt0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(17),
      I1 => tilt_pulse_count(17),
      I2 => tilt_pulse_count(16),
      I3 => pwm_counter_reg(16),
      O => \pwm_tilt0_carry__1_i_6_n_0\
    );
\pwm_tilt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pwm_tilt0_carry__1_n_0\,
      CO(3) => \pwm_tilt0_carry__2_n_0\,
      CO(2) => \pwm_tilt0_carry__2_n_1\,
      CO(1) => \pwm_tilt0_carry__2_n_2\,
      CO(0) => \pwm_tilt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => tilt_pulse_count(31),
      DI(2) => tilt_pulse_count(31),
      DI(1) => tilt_pulse_count(31),
      DI(0) => tilt_pulse_count(31),
      O(3 downto 0) => \NLW_pwm_tilt0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \pwm_tilt0_carry__2_i_1_n_0\,
      S(2) => \pwm_tilt0_carry__2_i_2_n_0\,
      S(1) => \pwm_tilt0_carry__2_i_3_n_0\,
      S(0) => \pwm_tilt0_carry__2_i_4_n_0\
    );
\pwm_tilt0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__2_i_1_n_0\
    );
\pwm_tilt0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__2_i_2_n_0\
    );
\pwm_tilt0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__2_i_3_n_0\
    );
\pwm_tilt0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tilt_pulse_count(31),
      O => \pwm_tilt0_carry__2_i_4_n_0\
    );
pwm_tilt0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(6),
      I1 => pwm_counter_reg(6),
      I2 => pwm_counter_reg(7),
      I3 => tilt_pulse_count(7),
      O => pwm_tilt0_carry_i_1_n_0
    );
pwm_tilt0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(4),
      I1 => pwm_counter_reg(4),
      I2 => pwm_counter_reg(5),
      I3 => tilt_pulse_count(5),
      O => pwm_tilt0_carry_i_2_n_0
    );
pwm_tilt0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(2),
      I1 => pwm_counter_reg(2),
      I2 => pwm_counter_reg(3),
      I3 => tilt_pulse_count(3),
      O => pwm_tilt0_carry_i_3_n_0
    );
pwm_tilt0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tilt_pulse_count(0),
      I1 => pwm_counter_reg(0),
      I2 => pwm_counter_reg(1),
      I3 => tilt_pulse_count(1),
      O => pwm_tilt0_carry_i_4_n_0
    );
pwm_tilt0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(7),
      I1 => tilt_pulse_count(7),
      I2 => tilt_pulse_count(6),
      I3 => pwm_counter_reg(6),
      O => pwm_tilt0_carry_i_5_n_0
    );
pwm_tilt0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(5),
      I1 => tilt_pulse_count(5),
      I2 => tilt_pulse_count(4),
      I3 => pwm_counter_reg(4),
      O => pwm_tilt0_carry_i_6_n_0
    );
pwm_tilt0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(3),
      I1 => tilt_pulse_count(3),
      I2 => tilt_pulse_count(2),
      I3 => pwm_counter_reg(2),
      O => pwm_tilt0_carry_i_7_n_0
    );
pwm_tilt0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter_reg(1),
      I1 => tilt_pulse_count(1),
      I2 => tilt_pulse_count(0),
      I3 => pwm_counter_reg(0),
      O => pwm_tilt0_carry_i_8_n_0
    );
pwm_tilt_reg: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => '1',
      CLR => pwm_pan_i_1_n_0,
      D => \pwm_tilt0_carry__2_n_0\,
      Q => pwm_tilt
    );
ratio_out_x_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C01FF00FF803FE00FF007FC01FF007FC03FE00FF803FE00FF803FE00FF803FE0",
      INIT_01 => X"FF00FF00FF00FF00FF007F807F803FC03FE01FE00FF007F803FC01FF00FF803F",
      INIT_02 => X"0FE03F80FE03F80FE01FC07F00FE03FC07F80FF01FE03FC03F807F807F00FF00",
      INIT_03 => X"07E07E07E07E07E07E07F03F03F81F81FC0FE07F03F81FC0FE03F01FC07E03F8",
      INIT_04 => X"0F83E1F03E0F83E0F83E07C1F03E0F81F03E0FC1F83F07E07C0F81F81F03F03E",
      INIT_05 => X"E0F0F0F078783C3C1E1F0F0787C3E1F0F87C3E1F0783C1F0F83E1F07C3E0F83E",
      INIT_06 => X"E3C78F1E3C3870E1E3C3870F0E1E3C3C787870F0F0F1E1E1E1E1E1E1E1E1E1E1",
      INIT_07 => X"638E38E38E38E38F1C71C71C38E38F1C70E38F1C78E3C70E3C70E3C78E1C38F1",
      INIT_08 => X"6318E739CE318E738C738C639C738C738E71CE39C718E39C71CE38E31C71C71C",
      INIT_09 => X"98CCE6633199CCE633198CE63319CC67398CE6319CE6319CE7398C6318C6318C",
      INIT_0A => X"666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666667333319998CCCE6673339",
      INIT_0B => X"264D9326CD9B264C993264CD9B3264CD9933666CCD99B336664CCC9999B33336",
      INIT_0C => X"36DB6DB6D924936DB64936D924DB649B649B64DB26D936C9B26C9364D9326C9B",
      INIT_0D => X"D2DA5A4B496D2DA4B692DA4B6D25B6925B6924B6DB492496DB6DB6D249249249",
      INIT_0E => X"D4A5294A5294A5294A5AD694A5AD296B4B5A5AD2D696969694B4B4B696969692",
      INIT_0F => X"AD56AB54AB54AB54AB56A952A54A952B56AD4AD5A95A95A95A95AD4AD6A52B5A",
      INIT_10 => X"6AAAAAAD55554AAAA95555AAAA5554AAAD556AAB554AA9552AA556AA556AB552",
      INIT_11 => X"5552AAAAAB555555554AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB55555555",
      INIT_12 => X"4AB55AA552A954AA556AA556AAD55AAB554AAA5552AAB5556AAA95554AAAAB55",
      INIT_13 => X"6B5AD6B5AD4A52B5A94AD6A56B52B52B52A56A54AD5A952A54A952AD5AA54AB5",
      INIT_14 => X"6D2DA4B49696D2D25A5A5A5A4B4A5A5A5A5A52D29694B4A5AD296B5A5294B5AD",
      INIT_15 => X"64926DB6D924924924DB6DB6D2492492496DB6D2496DB492DB492DA496D25B49",
      INIT_16 => X"3264C993264C9B364C9B264D9364D9364D9364DB26D936C9B649B6C936D924DB",
      INIT_17 => X"CCCCCCCCCCCCCCCCCCCCCC9999999333326666CCC999B33266CCD9933664CD9B",
      INIT_18 => X"8C67398CE63398CE63399CCE673399CCC667331998CCC6666333339999998CCC",
      INIT_19 => X"31C71C638E31C738E31C639C738C738C739C639CE718C6318C6318C6318CE739",
      INIT_1A => X"0F1E1C3878F1E3C78E1C38F1E3871C38E1C70E38F1C71C70E38E38E38E38E38E",
      INIT_1B => X"F07C3E0F87C1E0F87C3E1F0F0787C3C1E1E1E0F0F0F0F0F0F0E1E1E1C3C3C787",
      INIT_1C => X"01FC03F80FC07F01F80FC0FE07E07E07E07E07C0FC1F83F07C0F83E07C1F07C1",
      INIT_1D => X"E0007FFC003FFE003FFC007FE003FF003FE007FC01FF00FF807F807F807F80FF",
      INIT_1E => X"0000000000000001FFFFFFFFF80000003FFFFFC00001FFFFE0000FFFF8000FFF",
      INIT_1F => X"007FFFF000003FFFFFC0000000FFFFFFFFFC0000000000000000000000000000",
      INIT_20 => X"1FF007FC00FF801FF801FF800FFE003FFC003FFE000FFF8001FFFC0003FFFE00",
      INIT_21 => X"C0FC0FC0FC0FC0FC07E07F03F80FC07F01FC07F00FE01FC03FC07F803FC03FE0",
      INIT_22 => X"0F0783C1E0F0783E1F0783E0F07C1F07C1F07C1F07C0F83E07C0F81F03E07E0F",
      INIT_23 => X"3C78F0E1C3C7870F1E1C3C3C787870F0F0F0F0F0F0F0F0F0F0F878783C3C1E1F",
      INIT_24 => X"E38E38E38E38E38F1C71C70E38E1C71E38F1C78E1C78E1C78E1C38F1E3C78F1E",
      INIT_25 => X"739C639CE31CE31CE31CE31C639C738E31C638E71C738E38C71C71CE38E38E38",
      INIT_26 => X"8CE63398CE63398CE6319CE6339CE6318CE739CE6318C6318C631CE739CE318C",
      INIT_27 => X"33999998CCCCC666633339998CCCE66333199CCC66733998CC6633198CE67319",
      INIT_28 => X"66CCCCD9999993333333266666666666666666CCC66666666666666666333333",
      INIT_29 => X"3264C993366CD993366CC99B3266CCD99332664CC9993336664CCD999B333666",
      INIT_2A => X"26D936C9B26C9364D9364D9364D9366C9B26CD9366C99366C99366CD93264C99",
      INIT_2B => X"B6DB649249B6DB24926DB64936D924DB64936C926D926D926D926D936C93649B",
      INIT_2C => X"924B6DB4925B6DB492496DB6DB492492492496DB6DB6DB6DB6DB24924924924D",
      INIT_2D => X"5B4B696D2DA5B4B692D25B496D25B496D25B496D24B6925B492DB492DB4925B6",
      INIT_2E => X"5A52D2D69696B4B4B4A5A5A5A5A5A5A5A5A5A5A5A5A5A5B4B4B4B69696D2D25A",
      INIT_2F => X"A5294A5294A5296B5AD6B5A5294B5AD294B5AD296B5A52D694B4A5AD29694B4A",
      INIT_30 => X"A56A56A56A56A56A56A52B52B5A95AD4A56B5295AD4A52B5AD4A52B5AD6B5AD4",
      INIT_31 => X"D52A55AB54A952AD5AB56AD52A56AD5AB56AD4A952B56A54AD5A952B52B56A56",
      INIT_32 => X"5AA955AA954AAD56AA552A954AA552A954AB55AA552AD52A956A956A956A952A",
      INIT_33 => X"AA9555AAA9555AAAD556AAB555AAA555AAA555AAB554AA9552AA556AAD54AA95",
      INIT_34 => X"AA9555556AAAAAD55556AAAAB55556AAAAD5554AAAA55552AAAD5552AAAD555A",
      INIT_35 => X"AAAAAAAAAAAAAD5555555555552AAAAAAAAA9555555552AAAAAAA5555555AAAA",
      INIT_36 => X"6AAAAAAAAAAAAAAAAAAAAB55555555555555555555555555555555556AAAAAAA",
      INIT_37 => X"00000000000000000000000000000000000015555AAAAAAAAAAD555555555555",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_0_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C0000FFFF80001FFFF00003FFFF00003FFFE00007FFFE00007FFFE00007FFFE0",
      INIT_01 => X"00FFFF0000FFFF0000FFFF80007FFFC0001FFFE0000FFFF80003FFFF00007FFF",
      INIT_02 => X"FFE0007FFE0007FFE0003FFF0001FFFC0007FFF0001FFFC0007FFF8000FFFF00",
      INIT_03 => X"FFE001FFE001FFE001FFF000FFF8007FFC001FFF0007FFC001FFF0003FFE0007",
      INIT_04 => X"FF801FF001FF801FF801FFC00FFE007FF001FFC007FF001FFC007FF800FFF001",
      INIT_05 => X"1FF00FF007F803FC01FF00FF803FE00FF803FE00FF803FF007FE00FFC01FF801",
      INIT_06 => X"1FC07F01FC07F01FE03F80FF01FE03FC07F80FF00FF01FE01FE01FE01FE01FE0",
      INIT_07 => X"1F81F81F81F81F80FC0FC0FC07E07F03F01F80FC07E03F01FC0FE03F81FC07F0",
      INIT_08 => X"E0F81F07C1F07E0F83F07C1F83F07C0F81F03E07C0F81F83F03E07E0FC0FC0FC",
      INIT_09 => X"783C1E1F0F87C3E1F0F87C1E0F07C3E0F87C1E0F83E1F07C1F0783E0F83E0F83",
      INIT_0A => X"1E1E1E3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3E1E1E1F0F0F078783C3E1E0F0F8",
      INIT_0B => X"E1C38F1E3C78E1C3870E1C3C78F1E3C3870F1E1C3C7870F1E1C3C387878F0F0E",
      INIT_0C => X"F1C71C71C71C70E38E38F1C71C38E3871C78E3C71E38F1C78E1C70E3C70E1C78",
      INIT_0D => X"CE39C638C71CE39C718E39C71CE38E71C718E38E38C71C71C71C71CE38E38E38",
      INIT_0E => X"339CE739CE739CE739C6318C639CE718C739C631CE718E718C738C718E718E71",
      INIT_0F => X"9CCE673398CC673398CE67319CC67318CE6339CC67398C67398C6339CE6318C6",
      INIT_10 => X"E66666633333399998CCCC66663333999CCCE667333998CCE6633199CCE67331",
      INIT_11 => X"3336666666CCCCCCCCD9999999999999999999999999999999999998CCCCCCCC",
      INIT_12 => X"D993366CC99B3266CCD99332664CC999332666CCC999933326664CCCD9999933",
      INIT_13 => X"26C9B26C9B26C99364D9B26CD9366C99366CD93264C9B366CD9B3664C993266C",
      INIT_14 => X"DB64926DB24DB64936C936C926D936C936C93649B24D926C9B64D936C9B26C9B",
      INIT_15 => X"2DB6DB6DB4924924924924924924924924DB6DB6DB249249B6DB64924DB6C924",
      INIT_16 => X"96D25B496D25B692DA496D24B6D24B6D24B6D2496DB4925B6D24925B6DB49249",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A4B4B4B4969692D2DA5A4B49696D25A4B496D2DA4B6",
      INIT_18 => X"5AD294A5AD694A5AD694B5A52D694B5A52D296B4B5A5AD2D2969694B4B4B5A5A",
      INIT_19 => X"94AD4AD6A56B5295A94AD6B5295AD6A5294AD6B5AD4A5294A5294A5294A5AD6B",
      INIT_1A => X"5AB54A952A54A952A54A95AB56AD4A95AB52A56A54AD4AD5A95A95A95A95A95A",
      INIT_1B => X"552A955AAD54AA552A954AA552AD56AB54AB55AA55AA55AA55AB54AB56A952AD",
      INIT_1C => X"54AAA9555AAAD554AAA555AAAD552AAD552AAD55AAB556AAD55AA9552AB552AB",
      INIT_1D => X"AAAAD555556AAAAA9555552AAAA955556AAAAD5554AAAA55552AAAD5552AAA55",
      INIT_1E => X"5555555555555554AAAAAAAAAAAAAAAA955555555554AAAAAAAAA55555555AAA",
      INIT_1F => X"AAAAAAA555555555556AAAAAAAAAAAAAAAA95555555555555555555555555555",
      INIT_20 => X"555AAAA955552AAAAD55552AAAAB555556AAAAAB5555552AAAAAA955555554AA",
      INIT_21 => X"9556AA9556AA9556AAB555AAAD556AAA5556AAA5554AAA95556AAAD5556AAAB5",
      INIT_22 => X"55AAD56AB55AAD54AA552AB55AA955AA955AA955AA9552AB556AAD55AAB554AA",
      INIT_23 => X"A952A54A956AD5AA54A956A952AD5AA55AA55AA55AA55AA55AAD52AD56A954AA",
      INIT_24 => X"B52B52B52B52B52A56A56A54AD4A95AB52A56AD4A952B56AD4A952A54A952A54",
      INIT_25 => X"A5294AD6B5A94A56B5A94A56B5295AD4A56B52B5A95AD4AD6A56A56B52B52B52",
      INIT_26 => X"294B5AD294B5AD294B5AD6B4A5294B5AD6B5AD6B4A5294A5294A56B5AD6B5AD6",
      INIT_27 => X"5AD2D2D2969694B4B5A5AD2D29694B4A5A52D696B4A5AD2D694B5A52D6B4A5AD",
      INIT_28 => X"B4969692D2D2DA5A5A5A4B4B4B4B4B4B4B4B4B696B4B4B4B4B4B4B4B4B5A5A5A",
      INIT_29 => X"A4B692DA5B496D25A4B692D25B4B696D25A4B49692D25A5B4B69692D2DA5A4B4",
      INIT_2A => X"B4925B6D24B6DA496DA496DA496DA4B6D24B6925B492DA4B6D25B496DA4B692D",
      INIT_2B => X"DB6DB6DB6D24924924B6DB6DA492496DB6DA4924B6DB4924B6DB4925B6DA492D",
      INIT_2C => X"DB6DB6D924924926DB6DB6DB6D92492492492492492492492492492492492496",
      INIT_2D => X"6D924DB64936D924DB64926DB64926DB64926DB64924DB6D924926DB6D924924",
      INIT_2E => X"6C9B649B24DB26D926C936C936C936C936C936C936C936D926D924DB249B6493",
      INIT_2F => X"C9B26C9B26C9B24D9364D9364D926C9B26D9364DB26C9B64D926C9364DB26D93",
      INIT_30 => X"364C9B364C9B364C9B364D9B26CD9366C9B264D9366C9B26C99364D9364D9366",
      INIT_31 => X"99B366CD993264C993264C99B364C993264C993264D9B366C993264D9B264C9B",
      INIT_32 => X"6CCD9933266CC99B33664CD9933664CD993266CC99B3664CD9B3264CD9B3264C",
      INIT_33 => X"332666CCCD9993336664CCD999333666CCC999332666CCD99B33664CC9993326",
      INIT_34 => X"CCD99999B33333666664CCCCD9999B333366666CCCC9999B33366664CCC99993",
      INIT_35 => X"333333333333366666666666664CCCCCCCCCD99999999B33333336666666CCCC",
      INIT_36 => X"73333333333333333333339999999999999999999999999999999999B3333333",
      INIT_37 => X"00000000000000000000000000000000000019999CCCCCCCCCCE666666666666",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_1_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000",
      INIT_03 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000",
      INIT_05 => X"00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_07 => X"00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"F000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INIT_0C => X"00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_11 => X"0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000007FFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFF8000000000000000000000000000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"FFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_10_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"FFFFFFF800000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000007FFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_11_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_12_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_13_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_14_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"FFFFFFFFFC000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_15_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_16_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_17_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_18_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9555555552AAAAAAAA555555555AAAAAAAAB555555554AAAAAAAAB555555554A",
      INIT_01 => X"555555AAAAAAAA555555552AAAAAAA955555554AAAAAAAAD55555555AAAAAAAA",
      INIT_02 => X"AAB5555554AAAAAAB5555555AAAAAAA95555555AAAAAAA955555552AAAAAAA55",
      INIT_03 => X"AAB555554AAAAAB555555AAAAAAD555556AAAAAA5555556AAAAAA5555554AAAA",
      INIT_04 => X"AAD5555AAAAAD55552AAAA955554AAAAA555556AAAAA555556AAAAAD55555AAA",
      INIT_05 => X"AAA5555AAAAD5556AAAA55552AAAB55552AAAB55552AAAA55554AAAA955552AA",
      INIT_06 => X"556AAA5556AAA5554AAAD555AAAB5556AAAD555AAAA5554AAAB5554AAAB5554A",
      INIT_07 => X"552AAD552AAD552AA9556AA9554AAA555AAAD556AAB555AAA9554AAAD556AAA5",
      INIT_08 => X"4AAD55AA955AAB552AA556AAD55AA9552AA554AA9552AAD55AAB554AA9556AA9",
      INIT_09 => X"AD56AB55AAD56AB55AAD56AB55AA954AAD56AB552AB55AA955AAD54AAD54AAD5",
      INIT_0A => X"54AB54A956A956A956A956A956A956A956A954AB54AA55AA552AD56AB54AA552",
      INIT_0B => X"4A952A54A952B56AD5AB56A952A54A952A55AB56A952A55AB56A952AD52A55AB",
      INIT_0C => X"5A95A95A95A95AB52B52A56A56AD4AD5A952B56A54AD5A952B56A54A95AB56AD",
      INIT_0D => X"94AD6B5295A94AD6A52B5295A94AD4A56A52B52B5295A95A95A95A94AD4AD4AD",
      INIT_0E => X"5AD6B5AD6B5AD6B5AD6B5AD6B5294A5295AD6B5A94A52B5AD6A5295AD4A52B5A",
      INIT_0F => X"D694B5A52D694A5AD294B5A5296B5A5294B5AD694A52D6B5AD294A5294B5AD6B",
      INIT_10 => X"4B4B4B4A5A5A52D2D29696B4B4A5A52D29694B4A5A52D296B4B5A52D694B5A5A",
      INIT_11 => X"5A5B4B4B4B696969696D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D69696969",
      INIT_12 => X"6D25A4B692D25B4B696D25A4B49692D25A4B4B696D2D25A5B4B4969692D2D25A",
      INIT_13 => X"4B6D24B6D24B6D25B692DB496DA4B6D25B496DA4B692DA4B692DA4B692DA4B49",
      INIT_14 => X"6DB6DB492496DB6DA4925B6DB4925B6DA4925B6D2496DB492DB6925B6D24B6D2",
      INIT_15 => X"4924924926DB6DB6DB6DB6DB6DB6DB6DB692492492492492DB6DB6DB69249249",
      INIT_16 => X"249B6D9249B6DB24936DB649249B6DB649249B6DB6D9249249B6DB6DB6D92492",
      INIT_17 => X"6C936C936C936C936C936C926D926DB24DB64936C926DB249B6C926DB64936DB",
      INIT_18 => X"9364D936C9B26C9364D926C9B64D926C9B64DB26D936C9B64DB24D926D926C93",
      INIT_19 => X"D9366C9B364D9B26CD9364D9B26C9B364D9364D9366C9B26C9B26C9B26C9364D",
      INIT_1A => X"93266CD9B366CD9B366CD93264C99326CD9B364C99366C99326CD9326CD9326C",
      INIT_1B => X"664CD9933666CC99B3266CC99B3664CD993266CC993366CC993266CD9B3264C9",
      INIT_1C => X"993332666CCC9999333666CCC999B336664CC999332664CC999332664CD99B32",
      INIT_1D => X"CCCC999999B333332666664CCCCD9999B333366666CCCC9999B33366664CCC99",
      INIT_1E => X"6666666666666666CCCCCCCCCCCCCCCCD9999999999933333333366666666CCC",
      INIT_1F => X"3333333999999999998CCCCCCCCCCCCCCCCE6666666666666666666666666666",
      INIT_20 => X"999CCCCE66663333319999CCCCCC666667333333999999CCCCCCCE6666666733",
      INIT_21 => X"E667331998CCE667333999CCCE6673339998CCC666733319998CCCE666733339",
      INIT_22 => X"99CCE673399CCE673399CCC6633199CCE6633199CCE66333998CCE66333998CC",
      INIT_23 => X"319CC673198CE63398CE67319CCE63399CC663399CC663399CCE633198CE6733",
      INIT_24 => X"39CC6339CC6339CC67398C67318CE6339CC67318CE63398CE7319CC67319CC67",
      INIT_25 => X"C6318CE739CE7398C6318C6739CE6318C6739CC6319CE7318C67398C6339CC63",
      INIT_26 => X"CE739CE318C631CE739CE738C6318C6318C6318C739CE739CE7398C6318C6318",
      INIT_27 => X"631CE31CE718E738C639CE31CE718C739C6318E738C631CE718C639CE738C631",
      INIT_28 => X"C718E71CE31CE39C639C738C738C738C738C738E738C738C738C738C739C639C",
      INIT_29 => X"38C71CE39C718E39C738E31C638C718E39C738E71CE39C638C718E31CE39C738",
      INIT_2A => X"38E39C71C738E38E71C718E38E71C738E38C71C638E31C738E39C718E38C71CE",
      INIT_2B => X"E38E38E38E38E38E38C71C71C71C718E38E38E38C71C71C738E38E39C71C71CE",
      INIT_2C => X"1C71C71E38E38E38E38E38E38E1C71C71C71C71C71C71C71C71C71C71C71C718",
      INIT_2D => X"8E1C71C78E38E1C71C78E38E3871C71C78E38E3871C71C71E38E38E38E1C71C7",
      INIT_2E => X"8F1C78E3C71C38E1C70E38F1C70E38F1C70E38F1C70E38E1C71E38E3C71C78E3",
      INIT_2F => X"0E3C70E3C70E3C71E3871E3871E38F1C38E1C78E3C70E3871E38F1C78E3C71E3",
      INIT_30 => X"3870E3C78F1C3870E3C78E1C38F1E3870E3C78E1C78F1C38F1E3871E3871E387",
      INIT_31 => X"E1C3870E1E3C78F1E3C78F1E3C78F1E3C78F1E3C78E1C3870E1C3871E3C78F1C",
      INIT_32 => X"8F0E1E3C3870F1E3C3878F1E1C3878F1E1C3870F1E3C7870E1C3C78F1E3C3870",
      INIT_33 => X"3C3878F0F1E1E3C387870F1E1E3C3878F0F1E1C3C7870F1E1C3C7870F1E1C3C7",
      INIT_34 => X"F0E1E1E1C3C3C38787870F0F1E1E1C3C3C787870F0F1E1E3C3C787870F0E1E1C",
      INIT_35 => X"C3C3C3C3C3C3C78787878787878F0F0F0F0F1E1E1E1E1C3C3C3C38787878F0F0",
      INIT_36 => X"83C3C3C3C3C3C3C3C3C3C3E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1C3C3C3C3",
      INIT_37 => X"0000000000000000000000000000000000001E1E1F0F0F0F0F0F878787878787",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_2_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E66666666333333333999999999CCCCCCCCC666666667333333333999999998C",
      INIT_01 => X"6666663333333399999999CCCCCCCCE6666666733333333199999999CCCCCCCC",
      INIT_02 => X"CCC666666733333339999999CCCCCCCE6666666333333319999999CCCCCCCC66",
      INIT_03 => X"333999998CCCCCC6666663333331999998CCCCCC66666673333339999998CCCC",
      INIT_04 => X"3319999CCCCCE666633333199998CCCCC66666733333999998CCCCCE66666333",
      INIT_05 => X"CCC6666333319998CCCC6666333339999CCCCC66663333399998CCCCE6666333",
      INIT_06 => X"998CCC66673339998CCCE66633339998CCCE66633339998CCCC666733339998C",
      INIT_07 => X"99CCCE66333199CCCE667331998CCC6663331998CCC6663331998CCCE6673339",
      INIT_08 => X"8CCE6633199CCC66333998CCE6633199CCC66733199CCCE66333998CCE667331",
      INIT_09 => X"CE673399CCE673399CCE673399CCE6733198CC6633399CCE6633198CCE673319",
      INIT_0A => X"673398CE673198CE673198CE673198CE673198CC673399CC6633198CC673399C",
      INIT_0B => X"7319CC67319CC67319CC67319CC67319CC663398CE63399CC67319CCE63399CC",
      INIT_0C => X"6319CE6319CE6339CC63398C67318CE6319CC67398CE6319CC67398CE63398CE",
      INIT_0D => X"E7318C6319CE7318C6339CE6318CE7398C6339CC6319CE6319CE6318CE7318CE",
      INIT_0E => X"9CE739CE739CE739CE739CE739CE739CE6318C6318C6339CE739CE6318C6339C",
      INIT_0F => X"E718C639CE718C631CE739C6318C639CE739CE718C6318C631CE739CE739CE73",
      INIT_10 => X"738C738C639C631CE318E738C739C631CE718C739C631CE738C639CE718C639C",
      INIT_11 => X"639C738C738E718E718E31CE31CE31CE31CE31CE31CE31CE31CE31CE718E718E",
      INIT_12 => X"8E39C738E31C638C718E39C738E71CE39C738C718E31C639C738E718E31CE39C",
      INIT_13 => X"738E38C71C738E39C71CE38E71C738E39C718E38C71CE38C71CE38C71CE38C71",
      INIT_14 => X"71C71C71C718E38E38E39C71C71C638E38E39C71C718E38E31C71C638E38C71C",
      INIT_15 => X"71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71CE38E38E38E38E38E",
      INIT_16 => X"C71C71E38E38E3C71C71C78E38E38E3871C71C71C71E38E38E38E38E38E1C71C",
      INIT_17 => X"70E38F1C70E38F1C70E38F1C71E38E3C71C78E38F1C71C38E38F1C71C78E38E3",
      INIT_18 => X"1C78E1C70E3C70E3871E38F1C78E1C70E3871C38E1C70E3871C38E1C71E38F1C",
      INIT_19 => X"1E3870E3C78E1C38F1E3871E3C70E3C78E1C78E1C78F1C38F1C38F1C38F1C78E",
      INIT_1A => X"1C3870E1C3870E1C3870E1C3870E1C38F1E3C78F1E3870E1C38F1E3C70E1C38F",
      INIT_1B => X"7870E1E3C7870F1E3C3870F1E3C7870E1E3C78F0E1C3870F1E3C78F1E3C3870E",
      INIT_1C => X"E1C3C3878F0F1E1E3C3878F0F1E1C3C7878F0E1E3C3878F0E1E3C3878F1E1C3C",
      INIT_1D => X"0F0F1E1E1E3C3C3C38787870F0F1E1E1C3C3C787870F0F1E1E3C3C787870F0E1",
      INIT_1E => X"7878787878787878F0F0F0F0F0F0F0F0E1E1E1E1E1E1C3C3C3C3C78787878F0F",
      INIT_1F => X"C3C3C3C1E1E1E1E1E1F0F0F0F0F0F0F0F0F07878787878787878787878787878",
      INIT_20 => X"1E1F0F0F8787C3C3C1E1E1F0F0F07878783C3C3C1E1E1E0F0F0F0F87878787C3",
      INIT_21 => X"F8783C1E1F0F0787C3C1E1F0F0787C3C1E1F0F078783C3E1E1F0F0F8787C3C3E",
      INIT_22 => X"E1F0F87C3E1F0F87C3E1F0F87C3E1E0F0783C1E1F0F87C3C1E0F0F87C3C1E0F0",
      INIT_23 => X"C1E0F87C1E0F07C3E0F0783E1F0F83C1E0F87C3E1F0783C1E0F07C3E1F0F87C3",
      INIT_24 => X"C1F07C3E0F83C1F0783E0F87C1F0F83C1F0783E0F07C3E0F07C1E0F87C1E0F87",
      INIT_25 => X"F83E0F07C1F07C1F07C1F0783E0F83E0F87C1F07C1E0F83E0F87C1F07C3E0F83",
      INIT_26 => X"0F83E0FC1F07C1F07C1F07C0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0",
      INIT_27 => X"7C1F03E0F81F07C0F83E0FC1F07E0F83E07C1F07C0F83E0F81F07C1F07C0F83E",
      INIT_28 => X"F81F07E0FC1F03E07C1F83F07C0F83F07C0F83F07C0F83F07C0F83F07C1F83E0",
      INIT_29 => X"3F07E0FC1F81F03E07C0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC1F03E07C0",
      INIT_2A => X"C0FC1F81F83F03F07E07E0FC0F81F83F03F07E07C0FC1F83F03E07E0FC0F81F0",
      INIT_2B => X"03F03F03F03F03F03F07E07E07E07E0FC0FC0FC0F81F81F83F03F03E07E07E0F",
      INIT_2C => X"E07E07E03F03F03F03F03F03F01F81F81F81F81F81F81F81F81F81F81F81F81F",
      INIT_2D => X"0FE07E07F03F01F81F80FC0FC07E07E07F03F03F81F81F81FC0FC0FC0FE07E07",
      INIT_2E => X"0FE07F03F81FC0FE07F03F01F80FC0FE07F03F01F80FC0FE07E03F03F81F80FC",
      INIT_2F => X"F03F80FC07F03F81FC07E03F81FC0FE03F01F80FC07F03F81FC0FE07F03F81FC",
      INIT_30 => X"C07F03F80FE03F80FC07F01FC0FE03F80FC07F01F80FE03F01FC07E03F81FC07",
      INIT_31 => X"FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F81FC07F01F",
      INIT_32 => X"F00FE03FC07F01FC03F80FE01FC07F01FE03F80FE03F807F01FC07F01FC03F80",
      INIT_33 => X"3FC07F00FE01FC03F807F01FE03FC07F00FE01FC07F80FE01FC07F80FE01FC07",
      INIT_34 => X"FF01FE01FC03FC07F807F00FE01FE03FC07F807F00FE01FC03F807F80FF01FE0",
      INIT_35 => X"03FC03FC03FC07F807F807F807F00FF00FF01FE01FE01FC03FC03F807F80FF00",
      INIT_36 => X"03FC03FC03FC03FC03FC03FE01FE01FE01FE01FE01FE01FE01FE01FE03FC03FC",
      INIT_37 => X"0000000000000000000000000000000000001FE01FF00FF00FF007F807F807F8",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_3_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0787878783C3C3C3C3E1E1E1E1E0F0F0F0F0787878787C3C3C3C3C1E1E1E1E0F",
      INIT_01 => X"878787C3C3C3C3E1E1E1E1F0F0F0F0F87878787C3C3C3C3E1E1E1E1E0F0F0F0F",
      INIT_02 => X"0F07878787C3C3C3C1E1E1E1F0F0F0F07878787C3C3C3C1E1E1E1E0F0F0F0F87",
      INIT_03 => X"3C3E1E1E0F0F0F07878783C3C3C1E1E1E0F0F0F07878787C3C3C3E1E1E1F0F0F",
      INIT_04 => X"C3E1E1E0F0F0F8787C3C3C1E1E1F0F0F07878783C3C3E1E1E0F0F0F078787C3C",
      INIT_05 => X"F0F8787C3C3E1E1F0F0F8787C3C3C1E1E0F0F078783C3C3E1E1F0F0F078783C3",
      INIT_06 => X"E1F0F078783C3E1E0F0F0787C3C3E1E0F0F0787C3C3E1E0F0F078783C3C1E1F0",
      INIT_07 => X"1E0F0F87C3C1E1F0F0787C3E1E0F0F8783C3E1E0F0F8783C3E1E0F0F0787C3C1",
      INIT_08 => X"0F0F87C3E1E0F0783C3E1F0F0783C1E1F0F8783C1E1F0F0783C3E1F0F0787C3E",
      INIT_09 => X"F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C3E1F0F87C3E1F0F0783C1E",
      INIT_0A => X"783C1F0F87C1E0F0783E1F0F87C1E0F0783E1F0F87C3E1F0783C1E0F0783C1E0",
      INIT_0B => X"83E1F0783E1F0783E1F0783E1F0783E1F0783C1F0F83C1E0F87C1E0F07C3E1F0",
      INIT_0C => X"83E1F07C1E0F83C1F07C3E0F87C1F0F83E1F0783E0F07C1E0F87C1F0F83C1F0F",
      INIT_0D => X"F83E0F83E1F07C1F07C3E0F83E0F07C1F07C3E0F83E1F07C1E0F83E0F07C1F0F",
      INIT_0E => X"E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83C1F07C1F07C1F07C3E0",
      INIT_0F => X"F81F07C1F07E0F83E0F83E07C1F07C1F07C1F07E0F83E0F83E0F83E0F83E0F83",
      INIT_10 => X"83F07C0F83E07C1F03E0F83F07C1F83E0F81F07C1F83E0F83F07C1F07E0F83E0",
      INIT_11 => X"83E07C0F83F07E0F81F03E0FC1F03E0FC1F03E0FC1F03E0FC1F03E0F81F07E0F",
      INIT_12 => X"F03E07C0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC1F83E07C0F81F03E0FC1F",
      INIT_13 => X"83F03F07E07C0FC1F81F03F07E07C0FC1F81F03F07E0FC0F81F03F07E0FC0F81",
      INIT_14 => X"81F81F81F81F03F03F03E07E07E07C0FC0FC1F81F81F03F03E07E07C0FC0F81F",
      INIT_15 => X"7E07E07E07E07E07E07E07E07E07E07E07E07E07E07E07E0FC0FC0FC0FC0FC0F",
      INIT_16 => X"F81F81FC0FC0FC07E07E07F03F03F03F81F81F81F81FC0FC0FC0FC0FC0FE07E0",
      INIT_17 => X"7F03F01F80FC0FE07F03F01F81FC0FC07E07F03F01F81FC0FC0FE07E07F03F03",
      INIT_18 => X"E07F01F80FC07F03F81FC0FE07F01F80FC07E03F01F80FC07E03F01F81FC0FE0",
      INIT_19 => X"E03F80FC07F01FC0FE03F81FC07F03F80FE07F01F80FE03F01FC0FE03F01F80F",
      INIT_1A => X"1FC07F01FC07F01FC07F01FC07F01FC0FE03F80FE03F80FE03F01FC07F01FC0F",
      INIT_1B => X"7F80FE03F807F01FC03F80FE03F807F01FC07F00FE03F80FE03F80FE03FC07F0",
      INIT_1C => X"01FC03F80FF01FE03FC07F00FE01FC07F80FF01FC03F80FF01FC03F80FE01FC0",
      INIT_1D => X"0FF01FE01FC03FC03F807F80FF01FE01FC03F807F80FF01FE03FC07F807F00FE",
      INIT_1E => X"807F807F807F807F00FF00FF00FF00FF01FE01FE01FE03FC03FC07F807F80FF0",
      INIT_1F => X"03FC03FE01FE01FE01FF00FF00FF00FF00FF807F807F807F807F807F807F807F",
      INIT_20 => X"E01FF00FF807FC03FE01FE00FF007F807FC03FC01FE01FF00FF00FF807F807FC",
      INIT_21 => X"007FC01FE00FF807FC01FE00FF807FC01FE00FF807FC03FE01FF00FF807FC03F",
      INIT_22 => X"FE00FF803FE00FF803FE00FF803FE00FF803FE01FF007FC01FF00FF803FE00FF",
      INIT_23 => X"FE00FF801FF007FC00FF803FE00FFC01FF007FC01FF803FE00FF803FE00FF803",
      INIT_24 => X"01FF803FF003FE007FC00FF801FF003FE007FC00FF803FF007FE00FF801FF007",
      INIT_25 => X"003FF007FE007FE007FE007FC00FFC00FF801FF801FF003FF007FE007FC00FFC",
      INIT_26 => X"0FFC00FFE007FE007FE007FF003FF003FF003FF003FF003FF003FF003FF003FF",
      INIT_27 => X"801FFC00FFE007FF003FF001FF800FFC007FE007FF003FF001FF801FF800FFC0",
      INIT_28 => X"001FF800FFE003FF801FFC007FF003FF800FFC007FF003FF800FFC007FE003FF",
      INIT_29 => X"3FF800FFE001FFC007FF001FFC007FF001FFC007FF001FFC007FF001FFC007FF",
      INIT_2A => X"00FFE001FFC003FF8007FF000FFE003FFC007FF800FFE003FFC007FF000FFE00",
      INIT_2B => X"03FFC003FFC003FFC007FF8007FF800FFF000FFF001FFE003FFC003FF8007FF0",
      INIT_2C => X"FF8007FFC003FFC003FFC003FFE001FFE001FFE001FFE001FFE001FFE001FFE0",
      INIT_2D => X"0FFF8007FFC001FFE000FFF0007FF8007FFC003FFE001FFE000FFF000FFF8007",
      INIT_2E => X"0FFF8003FFE000FFF8003FFE000FFF0007FFC001FFF000FFF8003FFC001FFF00",
      INIT_2F => X"FFC000FFF8003FFE0007FFC001FFF0003FFE000FFF8003FFE000FFF8003FFE00",
      INIT_30 => X"007FFC000FFFC000FFF8001FFF0003FFF0007FFE000FFFC001FFF8003FFE0007",
      INIT_31 => X"0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFE0007FFE0",
      INIT_32 => X"000FFFC0007FFE0003FFF0001FFF8001FFFC000FFFC0007FFE0007FFE0003FFF",
      INIT_33 => X"3FFF8000FFFE0003FFF8001FFFC0007FFF0001FFF8000FFFE0007FFF0001FFF8",
      INIT_34 => X"0001FFFE0003FFF80007FFF0001FFFC0007FFF8000FFFE0003FFF8000FFFE000",
      INIT_35 => X"FC0003FFFC0007FFF80007FFF8000FFFF0001FFFE0001FFFC0003FFF8000FFFF",
      INIT_36 => X"FC0003FFFC0003FFFC0003FFFE0001FFFE0001FFFE0001FFFE0001FFFC0003FF",
      INIT_37 => X"0000000000000000000000000000000000001FFFE0000FFFF00007FFF80007FF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_4_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"07F807F803FC03FC03FE01FE01FF00FF00FF807F807F803FC03FC01FE01FE00F",
      INIT_01 => X"F807F803FC03FC01FE01FE00FF00FF007F807F803FC03FC01FE01FE00FF00FF0",
      INIT_02 => X"0FF807F807FC03FC01FE01FE00FF00FF807F807FC03FC01FE01FE00FF00FF007",
      INIT_03 => X"C03FE01FF00FF007F807FC03FC01FE01FF00FF007F807F803FC03FE01FE00FF0",
      INIT_04 => X"FC01FE00FF00FF807FC03FE01FE00FF007F807FC03FC01FE00FF00FF807F803F",
      INIT_05 => X"FF007F803FC01FE00FF007F803FC01FE00FF007F803FC03FE01FF00FF807FC03",
      INIT_06 => X"FE00FF807FC03FE00FF007F803FC01FF00FF807FC03FE00FF007F803FC01FE00",
      INIT_07 => X"E00FF007FC01FE00FF807FC01FF00FF803FC01FF00FF803FC01FF00FF807FC01",
      INIT_08 => X"0FF007FC01FF007FC03FE00FF803FE01FF007FC01FE00FF803FC01FF007F803F",
      INIT_09 => X"007FC01FF007FC01FF007FC01FF007FC01FF007FC03FE00FF803FE00FF803FE0",
      INIT_0A => X"803FE00FF801FF007FC01FF007FE00FF803FE00FF803FE007FC01FF007FC01FF",
      INIT_0B => X"03FE007FC01FF803FE007FC01FF803FE007FC01FF003FE00FF801FF007FC01FF",
      INIT_0C => X"FC01FF801FF003FE007FC00FF801FF003FE007FC00FF801FF007FE00FFC01FF0",
      INIT_0D => X"FFC00FFC01FF801FF803FF003FF007FE007FC00FFC01FF801FF003FF007FE00F",
      INIT_0E => X"FF003FF003FF003FF003FF003FF003FF003FF003FF003FE007FE007FE007FC00",
      INIT_0F => X"001FF801FF800FFC00FFC007FE007FE007FE007FF003FF003FF003FF003FF003",
      INIT_10 => X"FC007FF003FF801FFC00FFC007FE003FF001FF801FFC00FFC007FE007FF003FF",
      INIT_11 => X"FC007FF003FF800FFE003FF001FFC00FFE003FF001FFC00FFE003FF001FF800F",
      INIT_12 => X"003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF001F",
      INIT_13 => X"FC003FF8007FF001FFE003FF8007FF001FFE003FF800FFF001FFC007FF000FFE",
      INIT_14 => X"FE001FFE001FFC003FFC007FF8007FF000FFE001FFE003FFC007FF800FFF001F",
      INIT_15 => X"8007FF8007FF8007FF8007FF8007FF8007FF8007FF8007FF000FFF000FFF000F",
      INIT_16 => X"FFE001FFF000FFF8007FF8003FFC003FFE001FFE001FFF000FFF000FFF0007FF",
      INIT_17 => X"7FFC001FFF000FFF8003FFE001FFF0007FF8003FFE001FFF000FFF8007FFC003",
      INIT_18 => X"FF8001FFF0007FFC001FFF0007FFE000FFF8003FFE000FFF8003FFE001FFF000",
      INIT_19 => X"003FFF0007FFE000FFFC001FFF8003FFF0007FFE000FFFC001FFF0003FFE000F",
      INIT_1A => X"E0007FFE0007FFE0007FFE0007FFE000FFFC000FFFC000FFFC001FFF8001FFF0",
      INIT_1B => X"8000FFFC0007FFE0003FFF0003FFF8001FFF8000FFFC000FFFC000FFFC0007FF",
      INIT_1C => X"01FFFC000FFFE0003FFF8000FFFE0007FFF0001FFFC000FFFE0003FFF0001FFF",
      INIT_1D => X"F0001FFFE0003FFFC0007FFF0001FFFE0003FFF8000FFFE0003FFF80007FFF00",
      INIT_1E => X"FF80007FFF80007FFF0000FFFF0000FFFE0001FFFE0003FFFC0007FFF8000FFF",
      INIT_1F => X"FC0003FFFE0001FFFE0000FFFF0000FFFF00007FFF80007FFF80007FFF80007F",
      INIT_20 => X"001FFFF00007FFFC0001FFFF00007FFF80003FFFE0001FFFF0000FFFF80007FF",
      INIT_21 => X"FF80001FFFF00007FFFE0000FFFF80001FFFF00007FFFC0001FFFF00007FFFC0",
      INIT_22 => X"FFFF00003FFFF00003FFFF00003FFFF00003FFFE00007FFFE0000FFFFC0000FF",
      INIT_23 => X"FFFF00001FFFF80000FFFFC0000FFFFE00007FFFE00003FFFF00003FFFF00003",
      INIT_24 => X"FE00003FFFFC00007FFFF00001FFFFC00007FFFF00003FFFF80000FFFFE00007",
      INIT_25 => X"003FFFF800007FFFF800007FFFF00000FFFFE00001FFFFC00007FFFF80000FFF",
      INIT_26 => X"F00000FFFFF800007FFFF800003FFFFC00003FFFFC00003FFFFC00003FFFFC00",
      INIT_27 => X"FFE00000FFFFF800003FFFFE00000FFFFF800007FFFFC00001FFFFE00000FFFF",
      INIT_28 => X"FFE00000FFFFFC00001FFFFF800003FFFFF000007FFFFC00000FFFFF800003FF",
      INIT_29 => X"C00000FFFFFE000007FFFFE000007FFFFE000007FFFFE000007FFFFE000007FF",
      INIT_2A => X"00FFFFFE000003FFFFF800000FFFFFC000007FFFFF000003FFFFF800000FFFFF",
      INIT_2B => X"FC000003FFFFFC000007FFFFF800000FFFFFF000001FFFFFC000003FFFFF8000",
      INIT_2C => X"FFFFF8000003FFFFFC000003FFFFFE000001FFFFFE000001FFFFFE000001FFFF",
      INIT_2D => X"0FFFFFF8000001FFFFFF0000007FFFFF8000003FFFFFE000000FFFFFF0000007",
      INIT_2E => X"0FFFFFFC000000FFFFFFC000000FFFFFF8000001FFFFFF0000003FFFFFE00000",
      INIT_2F => X"FFFFFF0000003FFFFFF8000001FFFFFFC000000FFFFFFC000000FFFFFFC00000",
      INIT_30 => X"FF8000000FFFFFFF0000001FFFFFFC0000007FFFFFF0000001FFFFFFC0000007",
      INIT_31 => X"0003FFFFFFC0000003FFFFFFC0000003FFFFFFC0000003FFFFFFC0000007FFFF",
      INIT_32 => X"FFF00000007FFFFFFC0000001FFFFFFE0000000FFFFFFF80000007FFFFFFC000",
      INIT_33 => X"3FFFFFFF00000003FFFFFFE00000007FFFFFFE0000000FFFFFFF80000001FFFF",
      INIT_34 => X"0001FFFFFFFC00000007FFFFFFE00000007FFFFFFF00000003FFFFFFF0000000",
      INIT_35 => X"000003FFFFFFF800000007FFFFFFF00000001FFFFFFFE00000003FFFFFFF0000",
      INIT_36 => X"000003FFFFFFFC00000003FFFFFFFE00000001FFFFFFFE00000001FFFFFFFC00",
      INIT_37 => X"0000000000000000000000000000000000001FFFFFFFF000000007FFFFFFF800",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_5_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F80007FFFC0003FFFC0001FFFE0000FFFF00007FFF80003FFFC0001FFFE0000F",
      INIT_01 => X"0007FFFC0003FFFE0001FFFF0000FFFF80007FFFC0003FFFE0001FFFF0000FFF",
      INIT_02 => X"0FFFF80007FFFC0001FFFE0000FFFF00007FFF80003FFFE0001FFFF0000FFFF8",
      INIT_03 => X"FFC0001FFFF00007FFF80003FFFE0001FFFF00007FFF80003FFFC0001FFFF000",
      INIT_04 => X"0001FFFF0000FFFF80003FFFE0000FFFF80007FFFC0001FFFF0000FFFF80003F",
      INIT_05 => X"FFFF80003FFFE0000FFFF80003FFFE0000FFFF80003FFFC0001FFFF00007FFFC",
      INIT_06 => X"0000FFFF80003FFFF00007FFFC0001FFFF00007FFFC0000FFFF80003FFFE0000",
      INIT_07 => X"FFF00007FFFE0000FFFF80001FFFF00003FFFE0000FFFFC0001FFFF00007FFFE",
      INIT_08 => X"0FFFF80001FFFF80003FFFF00003FFFE00007FFFE0000FFFFC0001FFFF80003F",
      INIT_09 => X"007FFFE00007FFFE00007FFFE00007FFFE00007FFFC0000FFFFC0000FFFFC000",
      INIT_0A => X"003FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00",
      INIT_0B => X"03FFFF80001FFFFC00007FFFE00003FFFF80001FFFFC0000FFFFE00007FFFE00",
      INIT_0C => X"FFFE00001FFFFC00007FFFF00001FFFFC00007FFFF00001FFFF80000FFFFE000",
      INIT_0D => X"00000FFFFE00001FFFFC00003FFFF800007FFFF00001FFFFE00003FFFF80000F",
      INIT_0E => X"FFFFC00003FFFFC00003FFFFC00003FFFFC00003FFFFC00007FFFF800007FFFF",
      INIT_0F => X"001FFFFE00000FFFFF000007FFFF800007FFFF800003FFFFC00003FFFFC00003",
      INIT_10 => X"00007FFFFC00001FFFFF000007FFFFC00001FFFFE00000FFFFF800007FFFFC00",
      INIT_11 => X"00007FFFFC00000FFFFFC00001FFFFF000003FFFFE00000FFFFFC00001FFFFF0",
      INIT_12 => X"003FFFFF000003FFFFF000003FFFFF000003FFFFF000003FFFFF000003FFFFE0",
      INIT_13 => X"FFFFC000007FFFFE000003FFFFF800001FFFFFC00000FFFFFE000007FFFFF000",
      INIT_14 => X"00001FFFFFE000003FFFFF8000007FFFFF000001FFFFFC000007FFFFF000001F",
      INIT_15 => X"FFF8000007FFFFF8000007FFFFF8000007FFFFF8000007FFFFF000000FFFFFF0",
      INIT_16 => X"FFFFFE000000FFFFFF8000003FFFFFC000001FFFFFE000000FFFFFF0000007FF",
      INIT_17 => X"7FFFFFE000000FFFFFFC000001FFFFFF8000003FFFFFE000000FFFFFF8000003",
      INIT_18 => X"FFFFFE0000007FFFFFE0000007FFFFFF0000003FFFFFF0000003FFFFFE000000",
      INIT_19 => X"FFC0000007FFFFFF0000001FFFFFFC0000007FFFFFF0000001FFFFFFC000000F",
      INIT_1A => X"00007FFFFFF80000007FFFFFF8000000FFFFFFF0000000FFFFFFE0000001FFFF",
      INIT_1B => X"FFFF00000007FFFFFFC0000003FFFFFFE0000000FFFFFFF0000000FFFFFFF800",
      INIT_1C => X"01FFFFFFF00000003FFFFFFF00000007FFFFFFE0000000FFFFFFFC0000001FFF",
      INIT_1D => X"00001FFFFFFFC00000007FFFFFFE00000003FFFFFFF00000003FFFFFFF800000",
      INIT_1E => X"0000007FFFFFFF80000000FFFFFFFF00000001FFFFFFFC00000007FFFFFFF000",
      INIT_1F => X"000003FFFFFFFE00000000FFFFFFFF000000007FFFFFFF800000007FFFFFFF80",
      INIT_20 => X"001FFFFFFFF800000001FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF800",
      INIT_21 => X"FFFFFFE000000007FFFFFFFF000000001FFFFFFFF800000001FFFFFFFF800000",
      INIT_22 => X"000000003FFFFFFFFC000000003FFFFFFFFC000000007FFFFFFFF000000000FF",
      INIT_23 => X"FFFFFFFFE000000000FFFFFFFFF0000000007FFFFFFFFC000000003FFFFFFFFC",
      INIT_24 => X"0000003FFFFFFFFF8000000001FFFFFFFFF8000000003FFFFFFFFF0000000007",
      INIT_25 => X"FFC0000000007FFFFFFFFF8000000000FFFFFFFFFE0000000007FFFFFFFFF000",
      INIT_26 => X"FFFFFF00000000007FFFFFFFFFC0000000003FFFFFFFFFC0000000003FFFFFFF",
      INIT_27 => X"FFFFFFFF00000000003FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFF",
      INIT_28 => X"FFFFFFFF00000000001FFFFFFFFFFC00000000007FFFFFFFFFF00000000003FF",
      INIT_29 => X"FFFFFF000000000007FFFFFFFFFF800000000007FFFFFFFFFF800000000007FF",
      INIT_2A => X"FF000000000003FFFFFFFFFFF000000000007FFFFFFFFFFC00000000000FFFFF",
      INIT_2B => X"00000003FFFFFFFFFFF800000000000FFFFFFFFFFFE000000000003FFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFC000000000003FFFFFFFFFFFE000000000001FFFFFFFFFFFE0000",
      INIT_2D => X"F0000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000007",
      INIT_2E => X"0FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFE0000000000003FFFFFFFFFFF",
      INIT_2F => X"0000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF000000000000",
      INIT_30 => X"FFFFFFFFF00000000000001FFFFFFFFFFFFF80000000000001FFFFFFFFFFFFF8",
      INIT_31 => X"0003FFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFC00000000000007FFFF",
      INIT_32 => X"00000000007FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFF80000000000",
      INIT_33 => X"C000000000000003FFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFE0000",
      INIT_34 => X"FFFE0000000000000007FFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFC0000000000000007FFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFF",
      INIT_36 => X"FFFFFC0000000000000003FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_6_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFF800000003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000F",
      INIT_01 => X"FFF800000003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000FFF",
      INIT_02 => X"F000000007FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000FFFFF",
      INIT_03 => X"0000001FFFFFFFF800000003FFFFFFFE000000007FFFFFFFC00000001FFFFFFF",
      INIT_04 => X"0001FFFFFFFF000000003FFFFFFFF000000007FFFFFFFE00000000FFFFFFFFC0",
      INIT_05 => X"FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000001FFFFFFFF80000",
      INIT_06 => X"FFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC00000000",
      INIT_07 => X"00000007FFFFFFFF000000001FFFFFFFFC00000000FFFFFFFFE000000007FFFF",
      INIT_08 => X"0FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000001FFFFFFFFC0",
      INIT_09 => X"FF8000000007FFFFFFFF8000000007FFFFFFFF800000000FFFFFFFFF00000000",
      INIT_0A => X"003FFFFFFFFE000000001FFFFFFFFF000000000FFFFFFFFF8000000007FFFFFF",
      INIT_0B => X"FC000000001FFFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFF8000000",
      INIT_0C => X"FFFFFFFFE0000000007FFFFFFFFE0000000007FFFFFFFFE000000000FFFFFFFF",
      INIT_0D => X"00000FFFFFFFFFE0000000003FFFFFFFFF8000000001FFFFFFFFFC000000000F",
      INIT_0E => X"0000000003FFFFFFFFFC0000000003FFFFFFFFFC0000000007FFFFFFFFF80000",
      INIT_0F => X"FFE0000000000FFFFFFFFFF80000000007FFFFFFFFFC0000000003FFFFFFFFFC",
      INIT_10 => X"FFFF80000000001FFFFFFFFFF80000000001FFFFFFFFFF00000000007FFFFFFF",
      INIT_11 => X"FFFF80000000000FFFFFFFFFFE00000000003FFFFFFFFFF00000000001FFFFFF",
      INIT_12 => X"FFC00000000003FFFFFFFFFFC00000000003FFFFFFFFFFC00000000003FFFFFF",
      INIT_13 => X"00000000007FFFFFFFFFFC00000000001FFFFFFFFFFF000000000007FFFFFFFF",
      INIT_14 => X"00001FFFFFFFFFFFC000000000007FFFFFFFFFFE000000000007FFFFFFFFFFE0",
      INIT_15 => X"FFFFFFFFF8000000000007FFFFFFFFFFF8000000000007FFFFFFFFFFF0000000",
      INIT_16 => X"000000000000FFFFFFFFFFFFC000000000001FFFFFFFFFFFF0000000000007FF",
      INIT_17 => X"7FFFFFFFFFFFF0000000000001FFFFFFFFFFFFC000000000000FFFFFFFFFFFFC",
      INIT_18 => X"0000000000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFC000000000000",
      INIT_19 => X"FFFFFFFFF80000000000001FFFFFFFFFFFFF80000000000001FFFFFFFFFFFFF0",
      INIT_1A => X"00007FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFF00000000000001FFFF",
      INIT_1B => X"000000000007FFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFF0000000000",
      INIT_1C => X"FE000000000000003FFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFE000",
      INIT_1D => X"FFFFE0000000000000007FFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFF",
      INIT_1E => X"FFFFFF8000000000000000FFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFF",
      INIT_1F => X"FFFFFC0000000000000000FFFFFFFFFFFFFFFF80000000000000007FFFFFFFFF",
      INIT_20 => X"FFE00000000000000001FFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFF",
      INIT_21 => X"0000000000000007FFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFF",
      INIT_22 => X"000000003FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF00",
      INIT_23 => X"FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFC000000000",
      INIT_24 => X"FFFFFFC0000000000000000001FFFFFFFFFFFFFFFFFFC0000000000000000007",
      INIT_25 => X"0000000000007FFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFFFFFFC0000000",
      INIT_27 => X"0000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFC00",
      INIT_29 => X"000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000000000007FF",
      INIT_2A => X"FFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_2B => X"00000003FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000",
      INIT_2D => X"FFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_2E => X"0FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFF",
      INIT_2F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_30 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_31 => X"FFFC0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF80000",
      INIT_32 => X"FFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFF8000000000000000000000000000003FFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000003FFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFF",
      INIT_37 => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_7_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFC0000000000000000F",
      INIT_01 => X"FFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFC0000000000000000FFF",
      INIT_02 => X"FFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFC0000000000000000FFFFF",
      INIT_03 => X"FFFFFFE00000000000000003FFFFFFFFFFFFFFFF80000000000000001FFFFFFF",
      INIT_04 => X"FFFE00000000000000003FFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFF",
      INIT_05 => X"00000000000000000FFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFF",
      INIT_06 => X"0000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF",
      INIT_07 => X"00000007FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF80000",
      INIT_08 => X"0FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE0000000000",
      INIT_09 => X"FFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFF00000000000000000",
      INIT_0A => X"FFC000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFF",
      INIT_0B => X"00000000001FFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFF00000000",
      INIT_0D => X"FFFFF00000000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000000F",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFC0000000000",
      INIT_10 => X"000000000000001FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFE000000",
      INIT_12 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFF",
      INIT_13 => X"FFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000",
      INIT_14 => X"00001FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000",
      INIT_16 => X"FFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_17 => X"7FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFF",
      INIT_18 => X"0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000",
      INIT_19 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_1A => X"FFFF8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000",
      INIT_1B => X"FFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFF8000000000000000000000000000003FFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000007FFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000007FFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000FFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFC000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_25 => X"0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000FFFF",
      INIT_28 => X"00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000",
      INIT_2B => X"FFFFFFFC00000000000000000000000000000000000000000000003FFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000",
      INIT_2E => X"F0000000000000000000000000000000000000000000000000003FFFFFFFFFFF",
      INIT_2F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000",
      INIT_31 => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_33 => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000",
      INIT_35 => X"00000000000000000000000000000000000000000000000000003FFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_37 => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_8_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_01 => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000",
      INIT_02 => X"00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_03 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000",
      INIT_04 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_05 => X"00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_06 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000",
      INIT_07 => X"00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000",
      INIT_08 => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000007FFFFFF",
      INIT_0B => X"FFFFFFFFFFE0000000000000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_0C => X"00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFE000000000000000000000000000000000000000007FFFFFFF",
      INIT_11 => X"0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000",
      INIT_14 => X"FFFFE00000000000000000000000000000000000000000000007FFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000",
      INIT_17 => X"800000000000000000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_18 => X"0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000",
      INIT_1A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000",
      INIT_1E => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000",
      INIT_20 => X"00000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_22 => X"000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000",
      INIT_24 => X"00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFF8000000000000000000000000000000000000000000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000",
      INIT_29 => X"000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_2F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_x_reg_0_9_n_0,
      CASCADEOUTB => NLW_ratio_out_x_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_0_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_x_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_0_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"5555555555556AAAAAAAAAB55550000000000000000000000000000000000000",
      INIT_49 => X"AAAAAAAD5555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAD",
      INIT_4A => X"AAAB5555554AAAAAAA9555555552AAAAAAAAA95555555555556AAAAAAAAAAAAA",
      INIT_4B => X"B5556AAA95556AAA95554AAAA55556AAAAD5555AAAAAD55556AAAAAD555552AA",
      INIT_4C => X"52AA556AAD54AA9552AA555AAB554AAB554AAB555AAAD556AAB5552AAB5552AA",
      INIT_4D => X"A952AD52AD52AD52A956A954AB55AA552A954AA552A954AAD56AA552AB552AB5",
      INIT_4E => X"D4AD5A95A952B56A54AD5A952A56AD5AB56AD4A956AD5AB56A952A55AB54A956",
      INIT_4F => X"56B5AD6B5A94A56B5A94A56B5295AD4A56B52B5A95A94AD4AD4AD4AD4AD4AD4A",
      INIT_50 => X"A5A52D296B4A5A52D694B5AD296B5A5296B5A5294B5AD6B5AD294A5294A5294A",
      INIT_51 => X"B49696D2D2DA5A5A5B4B4B4B4B4B4B4B4B4B4B4B4B4B4A5A5A5AD2D2D69694B4",
      INIT_52 => X"DB4925B6925B6925B492DA496D25B496D25B496D25B49692DA5B4B696D2DA5B4",
      INIT_53 => X"649249249249B6DB6DB6DB6DB6D24924924925B6DB6D24925B6DB4925B6DA492",
      INIT_54 => X"B24D926D936C936C936C936C926D924DB64936D924DB6C9249B6DB24924DB6DB",
      INIT_55 => X"3264C99366CD9326CD9326CD9366C9B26CD9364D9364D9364D926C9B26D936C9",
      INIT_56 => X"CCD999B3336664CCD999332664CC99933666CC99B3266CD993366CD993264C99",
      INIT_57 => X"999998CCCCCCCCCCCCCCCCC666CCCCCCCCCCCCCCCCC9999999933333366666CC",
      INIT_58 => X"319CCE633198CC6633399CCC667331998CCE66633339998CCCC6666633333399",
      INIT_59 => X"6318E739CE718C6318C6318CE739CE6318CE7398CE7318CE63398CE63398CE63",
      INIT_5A => X"38E38E38E71C71C638E39C71CE38C718E39C738C718E718E718E718E738C739C",
      INIT_5B => X"F1E3C78F1E3870E3C70E3C70E3C71E38F1C70E38E1C71C71E38E38E38E38E38E",
      INIT_5C => X"F0F078783C3C3E1E1E1E1E1E1E1E1E1E1E1C3C3C787870F1E1C3C7870E1E3C78",
      INIT_5D => X"E0FC0F81F03E07C0F83E07C1F07C1F07C1F07C1E0F83C1F0F83C1E0F0783C1E1",
      INIT_5E => X"0FF807F803FC07F807F00FE01FC07F01FC07E03F81FC0FC07E07E07E07E07E07",
      INIT_5F => X"00FFFF80007FFF0003FFE000FFF8007FF800FFE003FF003FF003FE007FC01FF0",
      INIT_60 => X"00000000000000000000000000007FFFFFFFFE00000007FFFFF800001FFFFC00",
      INIT_61 => X"FFE0003FFFE0000FFFFF000007FFFFF80000003FFFFFFFFF0000000000000000",
      INIT_62 => X"FE03FC03FC03FC03FE01FF007FC00FF801FF800FFC007FF800FFF8007FFC000F",
      INIT_63 => X"07C1F07C0F83E07C1F83F07E07C0FC0FC0FC0FC0FE07E03F01FC07E03F807F01",
      INIT_64 => X"C3C787870F0F0E1E1E1E1E1E1E0F0F0F0787C3C1E1F0F87C3E0F07C3E0F87C1F",
      INIT_65 => X"E38E38E38E38E38E1C71C71E38E1C70E3871C38F1E3870E3C78F1E3C3870F1E1",
      INIT_66 => X"39CE6318C6318C6318C631CE738C739C639C639C738C718E39C718E38C71C718",
      INIT_67 => X"666333333399998CCCC666333199CCC6673399CCE673398CE63398CE6339CC63",
      INIT_68 => X"B3664CD9933666CC999B332666CCCC9999933333326666666666666666666666",
      INIT_69 => X"B64936D926DB24DB26D936C9B64D9364D9364D9364C9B264D9B264C993264C99",
      INIT_6A => X"25B496D24B6925B6925B6D2496DB6D2492492496DB6DB64924924936DB6C924D",
      INIT_6B => X"6B5A5294B5AD296B4A5A52D29694B4B4B4B4A5A4B4B4B4B49696D2D25A4B696D",
      INIT_6C => X"5AA54AB56A952A54A952B56A54AD4A95A95A95AD4AD6A52B5A94A56B5AD6B5AD",
      INIT_6D => X"55AAAAA55552AAAD555AAA9554AAA555AAB556AAD54AAD54AA552A954AB55AA5",
      INIT_6E => X"55555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555AAAAAA9555",
      INIT_6F => X"955AAD54AAD54AA9552AA555AAAD556AAA5554AAAB55552AAAA555556AAAAAAD",
      INIT_70 => X"B5A94AD6A56B52B52B52B52B56A56AD5A952A54A952AD5AA55AA55AA55AAD56A",
      INIT_71 => X"92D2D2D2DA5A5A52D2D2D2D696B4B5A5AD296B4A52D6B4A5294A5294A5294A56",
      INIT_72 => X"2492492496DB6DB6D24925B6DA492DB492DB496DA4B692DA4B696D25A4B4B696",
      INIT_73 => X"B26C99364D926C9B26D936C9B64DB24DB24DB64936D924DB6D924936DB6DB6D9",
      INIT_74 => X"D9999B33326664CCD99B33666CCD9933664C99B3664C993264C9B366C99364C9",
      INIT_75 => X"3999CCCE666333319999CCCCCCC6666666666666666666666666666666CCCCCC",
      INIT_76 => X"6318C6318C6339CE7318CE7318CE6339CC673198CE633198CE6733198CCE6633",
      INIT_77 => X"71C71C718E38E71C738E31C738E71CE39C639C738C639C639CE318E739CE318C",
      INIT_78 => X"1E3870E3C78E1C78E1C78E3C71E38E1C71E38E3871C71C71E38E38E38E38E38C",
      INIT_79 => X"0F0F0F0F0F0F0F0F0F0F1E1E1E1C3C3C7878F0E1E1C3878F0E1C3878F1E3C78F",
      INIT_7A => X"F83E0F87C1F0F83E1F0783C1F0F87C3E1F0F87C3C1E1F0F078783C3C1E1E1E0F",
      INIT_7B => X"F81F81F03F03E07C0FC1F83F07E0F81F03E0F81F07C0F83E0F83E0F81F0F83E0",
      INIT_7C => X"3F80FC07F01F80FE07F03F81FC0FE07F03F03F81F81FC0FC0FC0FC0FC0FC0FC0",
      INIT_7D => X"01FE01FC03FC03F807F80FF01FE03FC07F80FE01FC07F00FE03F80FE03F80FE0",
      INIT_7E => X"F803FE01FF007F803FC01FE00FF00FF807F803FC03FC01FE01FE01FE01FE01FE",
      INIT_7F => X"0FF803FE00FF803FE00FF803FE00FF807FC01FF007FC01FE00FF803FE01FF007",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(0),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"9999999999998CCCCCCCCCC66660000000000000000000000000000000000000",
      INIT_49 => X"3333333666666666666666666666666666666666663333333333333333333331",
      INIT_4A => X"CCCD999999933333332666666664CCCCCCCCCD999999999999B3333333333333",
      INIT_4B => X"26664CCCD999B33326666CCCC9999B333366666CCCCC99999B333336666664CC",
      INIT_4C => X"9B33664CC999332664CC999332666CCD999332666CCC999B3326664CCD999B33",
      INIT_4D => X"CD9B3664C99B3664CD9B3266CD9933664CD9933664CD9933664CC99B32664CD9",
      INIT_4E => X"66C99326CD9B264C99366CD9B364C993264C993264C993264CD9B366CD993264",
      INIT_4F => X"9B26C9B26CD9364D9326C9B264D9366C9B264D9326CD9366C99366C99366C993",
      INIT_50 => X"36C9B64DB26C93649B26D9364DB26C9B24D9364D926C9B26C9B26C9B26C9B26C",
      INIT_51 => X"26DB249B64936C936D926D926D926D926D926D926D926C936C93649B64DB26D9",
      INIT_52 => X"926DB6DB24924DB6D924936DB64926DB64926DB64926DB24936D924DB64936D9",
      INIT_53 => X"B6DB6DB6DB6D249249249249249B6DB6DB6DB6DB6DB64924924926DB6DB6C924",
      INIT_54 => X"DB6924B6DA4925B6DA4925B6DB492496DB6DA492496DB6DB6D2492492496DB6D",
      INIT_55 => X"5B496D25B496DA4B6925B496DA4B6D24B6925B6925B6925B6924B6D24B6DA492",
      INIT_56 => X"9692D2DA5A4B49696D2DA5B4B696D2DA5B4B692D25B4B692DA5B496D25B496D2",
      INIT_57 => X"2D2D2D69696969696969696B4B69696969696969696D2D2D2D25A5A5A4B4B496",
      INIT_58 => X"5AD694B5A52D694B5A52D696B4A5A52D296B4B4A5A52D2D69694B4B4A5A5A52D",
      INIT_59 => X"B5AD4A5294A5294A5294A5294A5294B5AD6B5AD294A5AD6B4A52D6B4A52D6B4A",
      INIT_5A => X"AD4AD4AD4A56A56B52B5295A94AD6A52B5295AD6A52B5AD4A52B5AD4A5295AD6",
      INIT_5B => X"A54A952A54AD5AB56A54A95AB56A54AD5A95AB52B56A56A54AD4AD4AD4AD4AD4",
      INIT_5C => X"5AA552AD56A954AB54AB54AB54AB54AB54A956A952AD5AA54A956AD5AB54A952",
      INIT_5D => X"4AA9552AA554AA9552AB556AA556AA556AA556AB552A955AAD56AB55AAD56AB5",
      INIT_5E => X"5552AAAD5556AAAD555AAAB5556AAA5556AAB5552AA9556AAB554AAB554AAB55",
      INIT_5F => X"AAAAAAD5555555AAAAAAB5555552AAAAAD55554AAAAA55555AAAAB55556AAAA5",
      INIT_60 => X"55555555555555555555555555555555555554AAAAAAAAAAAAAD5555555556AA",
      INIT_61 => X"5555556AAAAAAAA55555555552AAAAAAAAAAAA95555555555555555555555555",
      INIT_62 => X"AAA95556AAA95556AAAB55552AAAA55554AAAAA555552AAAAA5555552AAAAAA5",
      INIT_63 => X"AD54AAD55AA9552AB556AAD552AA555AAA555AAA5552AA9554AAAD556AAAD554",
      INIT_64 => X"A952AD52A55AA54AB54AB54AB55AA55AAD52A954AB55AAD56AA552A955AAD54A",
      INIT_65 => X"56A56A56A56A56A54AD4AD4A95AB52A56AD4A95AB56AD5A952A54A956AD5AB54",
      INIT_66 => X"94A5294A5294A5294A5294A5295AD6B5294AD6B5295AD4A56B52B5A95AD4AD4A",
      INIT_67 => X"D2D6969696B4B4A5A5AD2D696B4B5A52D296B4A5AD296B5A5296B5A5296B5AD6",
      INIT_68 => X"692D25B4B692D25A4B49696D2DA5A5B4B4B6969696D2D2D2D2D2D2D2D2D2D2D2",
      INIT_69 => X"92DB6DB492496DB6924B6DA492DB492DB492DB492DA496D24B692DA4B692DA4B",
      INIT_6A => X"6C924DB6D924936DB6C924924DB6DB6DB6DB6DB2492492DB6DB6DB6DB6DA4924",
      INIT_6B => X"D936C9B26C9B64D926C93649B24D926D926D936D926D926DB24DB64936D924DB",
      INIT_6C => X"366CD993264C993264C99326CD9B264C9B364C9B264D9366C9B26CD9364D9364",
      INIT_6D => X"CC99999333366664CCC999B332666CCC999332664CD99B3266CC99B3266CC993",
      INIT_6E => X"3333333399999999999999999999999999999999999993333333336666664CCC",
      INIT_6F => X"8CC6633399CCC66733199CCC6663331999CCCC6667333319999CCCCCE6666663",
      INIT_70 => X"7398C6319CE7318CE7318CE7319CE63398CE63398CE63399CC663399CC663319",
      INIT_71 => X"8E31CE31C639C631CE31CE318E738C639CE718C631CE739CE739CE739CE739CE",
      INIT_72 => X"1C71C71C71C71C71CE38E38E39C71C738E38C71C638E71C638E71CE39C738E71",
      INIT_73 => X"8E1C78F1C38E1C78E1C70E3871C38E3C71C38E38F1C71C38E38E38F1C71C71C7",
      INIT_74 => X"387878F0F1E1E3C3C7870F1E1C3C78F0E1C3878F1E3C78F1E3C78F1E3870E3C7",
      INIT_75 => X"0787C3C1E1E0F0F078783C3C3C3E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E3C3C3C",
      INIT_76 => X"E0F83E0F83E0F83E0F07C1F0F83E1F07C3E0F0783E1F0F87C1E0F0F87C3E1E0F",
      INIT_77 => X"0FC0FC0F81F81F03F07E0FC0F81F03E07C1F83F07C1F83E07C1F07E0F83E0F83",
      INIT_78 => X"01F80FE03F81FC07E03F81FC0FE07E03F01F81F80FC0FC0FE07E07E07E07E07C",
      INIT_79 => X"00FF00FF00FF00FF00FF01FE01FC03FC07F80FE01FC07F80FE03F807F01FC07F",
      INIT_7A => X"F801FF803FF007FE00FF803FF007FC01FF007FC03FE00FF007F803FC01FE01FF",
      INIT_7B => X"F8007FF000FFE003FFC007FF001FF800FFE007FF003FF801FF801FF800FF801F",
      INIT_7C => X"FF8003FFF0007FFE000FFF8003FFE000FFF0007FF8003FFC003FFC003FFC003F",
      INIT_7D => X"0001FFFC0003FFF80007FFF0001FFFC0007FFE0003FFF0001FFF8001FFF8001F",
      INIT_7E => X"07FFFE0000FFFF80003FFFE0000FFFF80007FFFC0003FFFE0001FFFE0001FFFE",
      INIT_7F => X"0007FFFE00007FFFE00007FFFE00007FFFC0000FFFFC0001FFFF80001FFFF000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(1),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"FFFFFFC000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"0000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFC000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFE000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000",
      INIT_6F => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000",
      INIT_72 => X"0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000",
      INIT_74 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFF800000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_7B => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000",
      INIT_7D => X"000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000",
      INIT_7F => X"00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_10_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_10_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(10),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"FFE0000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"FFFFFFE000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_11_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_11_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(11),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"FFFFF00000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_12_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_12_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(12),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"FFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_13_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_13_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(13),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_14_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_14_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(14),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_14_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_15_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_15_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(15),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_15_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_16_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_16_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(16),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_16_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_17_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_17_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(17),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_17_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg_n_0_[15]\,
      ADDRARDADDR(14) => \ratio_x_reg_reg_n_0_[14]\,
      ADDRARDADDR(13) => \ratio_x_reg_reg_n_0_[13]\,
      ADDRARDADDR(12) => \ratio_x_reg_reg_n_0_[12]\,
      ADDRARDADDR(11) => \ratio_x_reg_reg_n_0_[11]\,
      ADDRARDADDR(10) => \ratio_x_reg_reg_n_0_[10]\,
      ADDRARDADDR(9) => \ratio_x_reg_reg_n_0_[9]\,
      ADDRARDADDR(8) => \ratio_x_reg_reg_n_0_[8]\,
      ADDRARDADDR(7) => \ratio_x_reg_reg_n_0_[7]\,
      ADDRARDADDR(6) => \ratio_x_reg_reg_n_0_[6]\,
      ADDRARDADDR(5) => \ratio_x_reg_reg_n_0_[5]\,
      ADDRARDADDR(4) => \ratio_x_reg_reg_n_0_[4]\,
      ADDRARDADDR(3) => \ratio_x_reg_reg_n_0_[3]\,
      ADDRARDADDR(2) => \ratio_x_reg_reg_n_0_[2]\,
      ADDRARDADDR(1) => \ratio_x_reg_reg_n_0_[1]\,
      ADDRARDADDR(0) => \ratio_x_reg_reg_n_0_[0]\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_18_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_18_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(18),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_18_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"1E1E1E1E1E1E0F0F0F0F0F078780000000000000000000000000000000000000",
      INIT_49 => X"3C3C3C3878787878787878787878787878787878783C3C3C3C3C3C3C3C3C3C3E",
      INIT_4A => X"F0F1E1E1E1E3C3C3C3C7878787870F0F0F0F0E1E1E1E1E1E1E3C3C3C3C3C3C3C",
      INIT_4B => X"C7878F0F1E1E3C3C387870F0F1E1E3C3C387878F0F0F1E1E1C3C3C38787878F0",
      INIT_4C => X"1C3C7870F1E1C3C7870F1E1C3C7870F1E1E3C3878F0F1E1C3C387870F1E1E3C3",
      INIT_4D => X"F1E3C7870E1C3878F1E3C3870E1E3C7870E1E3C7870E1E3C7870F1E3C3878F1E",
      INIT_4E => X"870E1C38F1E3C78F1E3870E1C3870E1C3870E1C3870E1C3870E1C3870E1E3C78",
      INIT_4F => X"1C38F1C38F1E3871E3C70E3C78E1C78F1C3871E3C70E1C78F1E3870E1C78F1E3",
      INIT_50 => X"38F1C78E3C70E3871C38E1C78E3C70E3C71E3871E38F1C38F1C38F1C38F1C38F",
      INIT_51 => X"38E3C71C78E38F1C71E38E1C71E38E1C71E38E1C71E38F1C70E3871C78E3C71E",
      INIT_52 => X"1C71C71C38E38E38E1C71C71C78E38E3871C71C78E38E3C71C71E38E3871C71E",
      INIT_53 => X"C71C71C71C71C71C71C71C71C71C71C71C71C71C71C78E38E38E38E38E38F1C7",
      INIT_54 => X"1C71C738E38E39C71C71C638E38E38E71C71C71C718E38E38E38E38E38E71C71",
      INIT_55 => X"9C718E39C718E38C71C638E71C738E38C71C638E39C71C638E38C71C738E38E3",
      INIT_56 => X"E71CE31C638C718E71CE39C738E71CE39C738E31C638C71CE39C718E39C718E3",
      INIT_57 => X"CE31CE718E718E718E718E738C718E718E718E718E71CE31CE39C639C738C718",
      INIT_58 => X"6318E739C6318E739C6318E738C639CE318C738C639CE318E718C738C639C631",
      INIT_59 => X"C6318C6318C6318C6318C6318C6318C6318C631CE739CE738C6318C739CE738C",
      INIT_5A => X"318CE7318C67398C6339CE6318CE739CC6319CE739CC6318C6339CE739CE6318",
      INIT_5B => X"398CE63398CE63398C67319CC67398CE6319CC63398C67398CE7318CE7318CE7",
      INIT_5C => X"63399CCE673198CC673398CC673398CC673198CE63319CC673198CE63398CE63",
      INIT_5D => X"8CCE66333998CCE66333998CC66733998CC6673399CCE6633198CC6633198CC6",
      INIT_5E => X"666333319998CCCE66633339998CCC6667333999CCCE667333998CCC66733399",
      INIT_5F => X"33333319999999CCCCCCC666666333333199998CCCCC666663333399998CCCC6",
      INIT_60 => X"99999999999999999999999999999999999998CCCCCCCCCCCCCE666666666733",
      INIT_61 => X"999999B3333333366666666664CCCCCCCCCCCCD9999999999999999999999999",
      INIT_62 => X"CCCD999B33326664CCCD9999B333366666CCCCC99999B333336666664CCCCCC9",
      INIT_63 => X"3666CC999332664CD99B336664CC999333666CCC999B332666CCC999B3336666",
      INIT_64 => X"CD9B3664C993366CD993266CD993366CC99B3266CD9933664CC99B3266CC9993",
      INIT_65 => X"9B364C9B364C9B366C99366CD93264C9B366CD93264C993264C993264C993266",
      INIT_66 => X"D9364D9364D9364D9364D9364D9364D9B26C9B264D9366C9B264D9326C99366C",
      INIT_67 => X"649B24DB24D926C936C9B64DB26D93649B24D936C9B24D9364DB26C9B24D9364",
      INIT_68 => X"4DB64926DB249B6C926DB249B6C936D926DB24DB249B649B649B649B649B649B",
      INIT_69 => X"24924926DB6DB6DB24924936DB6D924926DB6D924936DB64924DB6C924DB6C92",
      INIT_6A => X"492496DB6DB6DA492492492496DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6C9249",
      INIT_6B => X"6DA492DB492DB6924B6DA492DB6924B6DB4925B6DB4924B6DB6924925B6DB692",
      INIT_6C => X"5B496D25B496D25B496D25B496D24B692DA496D24B6925B492DB496DA496DA49",
      INIT_6D => X"692D2D25A5A4B4B69692D2DA5B4B49692D25A4B49692D25B4B692D25B4B692DA",
      INIT_6E => X"5A5A5A5AD2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2DA5A5A5A5A4B4B4B6969",
      INIT_6F => X"296B4A5AD29694B5A5AD29694B4A5A52D29696B4B5A5A5AD2D2969694B4B4B4A",
      INIT_70 => X"5AD294A5294A5AD6B5A5294A5AD6B4A52D6B4A52D6B4A52D694B5AD296B4A5AD",
      INIT_71 => X"2B5A94A56B5294A56B5A94A52B5AD6B5294A5294A56B5AD6B5AD6B5AD6B5AD6B",
      INIT_72 => X"56A56A56A56A56A56B52B52B5295A95AD4AD6A56B52B5A94AD4A56B5295AD4A5",
      INIT_73 => X"D4A952A56AD4A952B56A54AD5A952B56A56AD4AD5A95A952B52B52A56A56A56A",
      INIT_74 => X"52AD52A55AB54A956AD5AA54A956AD5AB56AD52A54A952A54A952A54AD5AB56A",
      INIT_75 => X"AAD56A954AB55AA552AD56A956AB54AB54AB54AB54AB54AB54AB54AB54A956A9",
      INIT_76 => X"B552AB552AB552AB55AA955AAD54AA556AB55AAD54AA552A954AA552A954AB55",
      INIT_77 => X"556AA9552AAD55AAA554AA9552AA554AA9552AA556AAD54AA955AAB552AB552A",
      INIT_78 => X"5552AAB5552AA9554AAAD556AAB554AAA5552AAD556AA9554AAB554AAB554AA9",
      INIT_79 => X"AAAA5555AAAA5555AAAA5554AAA95556AAAD554AAA95552AAB5552AAA5556AAA",
      INIT_7A => X"52AAAAD5555AAAAB55552AAAA55556AAAA55556AAAB5555AAAAD5556AAAB5555",
      INIT_7B => X"52AAAAA555554AAAAA955555AAAAAD55554AAAAA555552AAAAD55552AAAAD555",
      INIT_7C => X"552AAAAAA5555554AAAAAAD555554AAAAAA5555552AAAAA9555556AAAAA95555",
      INIT_7D => X"55555556AAAAAAAD5555555AAAAAAA95555554AAAAAAA55555552AAAAAAD5555",
      INIT_7E => X"555554AAAAAAAAD55555554AAAAAAAAD55555556AAAAAAAB55555554AAAAAAAB",
      INIT_7F => X"AAAAAAAB555555554AAAAAAAAB555555556AAAAAAAA9555555552AAAAAAAA555",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(2),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"E01FE01FE01FF00FF00FF007F800000000000000000000000000000000000000",
      INIT_49 => X"C03FC03F807F807F807F807F807F807F807F807F803FC03FC03FC03FC03FC03F",
      INIT_4A => X"FF01FE01FE03FC03FC07F807F807F00FF00FF01FE01FE01FE03FC03FC03FC03F",
      INIT_4B => X"F807F00FE01FC03FC07F80FF01FE03FC03F807F00FF01FE01FC03FC07F807F00",
      INIT_4C => X"1FC07F80FE01FC07F80FE01FC07F80FE01FC03F80FF01FE03FC07F80FE01FC03",
      INIT_4D => X"FE03F807F01FC07F01FC03F80FE03F807F01FC07F80FE03F807F01FC03F80FE0",
      INIT_4E => X"07F01FC0FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80",
      INIT_4F => X"1FC0FE03F01FC07E03F80FC07F01F80FE03F81FC07F01F80FE03F80FE07F01FC",
      INIT_50 => X"C0FE07F03F80FC07E03F01F80FC07F03F81FC07E03F01FC0FE03F01FC0FE03F0",
      INIT_51 => X"C0FC07E07F03F01F81FC0FE07E03F01F81FC0FE07E03F01F80FC07E07F03F81F",
      INIT_52 => X"1F81F81FC0FC0FC0FE07E07E07F03F03F81F81F80FC0FC07E07E03F03F81F81F",
      INIT_53 => X"07E07E07E07E07E07E07E07E07E07E07E07E07E07E07F03F03F03F03F03F01F8",
      INIT_54 => X"1F81F83F03F03E07E07E07C0FC0FC0F81F81F81F81F03F03F03F03F03F07E07E",
      INIT_55 => X"E07E0FC1F81F03F07E07C0F81F83F03F07E07C0FC1F81F83F03F07E07C0FC0FC",
      INIT_56 => X"F81F03E07C0F81F07E0FC1F83F07E0FC1F83F03E07C0F81F03E07E0FC1F81F03",
      INIT_57 => X"F03E0F81F07E0F81F07E0F83F07E0F81F07E0F81F07E0FC1F03E07C1F83F07E0",
      INIT_58 => X"83E0F83E07C1F07C1F83E0F83F07C1F03E0F83F07C1F03E0F81F07C0F83E07C1",
      INIT_59 => X"F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83F07C1F07C1F07C0F",
      INIT_5A => X"3E0F07C1F0783E0F83C1F07C1F0F83E0F83E1F07C1F07C1F07C3E0F83E0F83E0",
      INIT_5B => X"3E0F07C3E0F07C3E0F87C1E0F87C1F0F83E1F07C3E0F87C1F0F83E0F07C1F0F8",
      INIT_5C => X"7C3E1F0F87C1E0F0783C1F0F87C3E0F0783E1F0F83C1E0F87C1E0F07C3E0F07C",
      INIT_5D => X"F0F0783C3E1F0F0783C3E1F0F8783C1E0F0787C3E1F0F87C3E1F0F87C3E1F0F8",
      INIT_5E => X"8783C3C1E1E0F0F0787C3C3E1E0F0F8787C3C1E1F0F0787C3C1E0F0F8783C3E1",
      INIT_5F => X"3C3C3C1E1E1E1E0F0F0F07878783C3C3C1E1E1F0F0F078787C3C3C1E1E0F0F07",
      INIT_60 => X"E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E0F0F0F0F0F0F0F078787878783C",
      INIT_61 => X"1E1E1E3C3C3C3C387878787878F0F0F0F0F0F0E1E1E1E1E1E1E1E1E1E1E1E1E1",
      INIT_62 => X"F0F1E1E3C3C387870F0E1E1E3C3C387878F0F0F1E1E1C3C3C38787878F0F0F0E",
      INIT_63 => X"C7870F1E1C3C7870E1E3C387870F1E1C3C7870F0E1E3C3C7870F0E1E3C3C7878",
      INIT_64 => X"0E1C3878F1E3C78F1E1C3870E1E3C78F0E1C3C78F1E1C3878F0E1C3C78F0E1E3",
      INIT_65 => X"1C3870E3C78F1C3870E1C78F1E3C78F1C3870E1C3870E1C3870E1C3870E1C387",
      INIT_66 => X"1E3871E3871E3871E3871E3871E3871E3C70E3C78E1C78F1C3871E3C70E1C78F",
      INIT_67 => X"871C38E3C71E38F1C70E3871C38E1C78E3C71E38F1C38E1C78E3C70E3C71E387",
      INIT_68 => X"71C78E38E3C71C70E38E3C71C70E38E1C71C38E3C71C78E3871C78E3871C78E3",
      INIT_69 => X"C71C71C71C71C71C38E38E38E38E1C71C71C71E38E38E3871C71C70E38E38F1C",
      INIT_6A => X"8E38E71C71C71C71C71C71C718E38E38E38E38E38E38E38E38E38E38E38F1C71",
      INIT_6B => X"8E38E31C71CE38E38C71C71CE38E38C71C71C638E38E38C71C71C71C638E38E3",
      INIT_6C => X"638E71C638E71C638E71C638E71C738E31C718E38C71C638E31C718E38E71C71",
      INIT_6D => X"8E31CE39C638C738E71CE31C638C718E31C638C718E31C638C71CE39C738E31C",
      INIT_6E => X"9C639C631CE31CE31CE31CE31CE31CE31CE31CE31CE31C639C639C738C738E71",
      INIT_6F => X"CE738C631CE718C639CE318E738C639CE318E738C639C631CE318E718C738C73",
      INIT_70 => X"631CE739CE739CE739C6318C6318C739CE738C6318C739CE718C631CE738C631",
      INIT_71 => X"CC6318C6739CE7398C6318C6339CE739CE739CE7398C6318C6318C6318C6318C",
      INIT_72 => X"98C67398C67398C6739CC6339CE6319CE7318C6739CC6318CE7398C6319CE739",
      INIT_73 => X"18CE63398CE7319CC67398CE6319CC67398CE7319CE6319CC6339CC67398C673",
      INIT_74 => X"9CCE63399CC673198CE63398CE67319CC67319CC67319CC67319CC67319CC673",
      INIT_75 => X"CCE673198CC663399CCE673198CC673398CC673398CC673398CC673398CE6731",
      INIT_76 => X"C6633399CCC6633399CCE6633198CC6673399CCE673399CCE673399CCE673399",
      INIT_77 => X"66733199CCCE66333998CCE66333998CCE66333998CCE6733199CCC6633399CC",
      INIT_78 => X"6663333999CCCE6673331998CCC667333999CCCE667331998CCC667333998CCE",
      INIT_79 => X"CCCC666633339999CCCC666733319998CCCE6673331999CCCC66633339998CCC",
      INIT_7A => X"63333319999CCCCC66663333399998CCCC6666733339999CCCCE666733339999",
      INIT_7B => X"6333333999998CCCCCE6666633333199998CCCCC666663333319999CCCCCE666",
      INIT_7C => X"99CCCCCCC66666673333331999998CCCCCC6666663333331999998CCCCCE6666",
      INIT_7D => X"99999998CCCCCCCE6666666333333319999998CCCCCCC6666666333333319999",
      INIT_7E => X"999998CCCCCCCCE6666666733333333199999998CCCCCCCC6666666733333333",
      INIT_7F => X"CCCCCCCC666666667333333333999999998CCCCCCCCE66666666333333333999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(3),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"001FFFE0001FFFF0000FFFF80000000000000000000000000000000000000000",
      INIT_49 => X"003FFFC0007FFF80007FFF80007FFF80007FFF80003FFFC0003FFFC0003FFFC0",
      INIT_4A => X"0001FFFE0003FFFC0007FFF80007FFF0000FFFE0001FFFE0003FFFC0003FFFC0",
      INIT_4B => X"FFF8000FFFE0003FFF8000FFFE0003FFFC0007FFF0001FFFE0003FFF80007FFF",
      INIT_4C => X"E0007FFF0001FFF8000FFFE0007FFF0001FFFC000FFFE0003FFF8000FFFE0003",
      INIT_4D => X"0003FFF8001FFF8001FFFC000FFFC0007FFE0007FFF0003FFF8001FFFC000FFF",
      INIT_4E => X"F8001FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF",
      INIT_4F => X"1FFF0003FFE0007FFC000FFF8001FFF0003FFE0007FFE000FFFC000FFF8001FF",
      INIT_50 => X"FF0007FFC000FFF8003FFE000FFF8003FFE0007FFC001FFF0003FFE000FFFC00",
      INIT_51 => X"FF0007FF8003FFE001FFF0007FFC001FFE000FFF8003FFE000FFF8007FFC001F",
      INIT_52 => X"1FFE001FFF000FFF0007FF8007FFC003FFE001FFF000FFF8007FFC003FFE001F",
      INIT_53 => X"F8007FF8007FF8007FF8007FF8007FF8007FF8007FF8003FFC003FFC003FFE00",
      INIT_54 => X"E001FFC003FFC007FF8007FF000FFF001FFE001FFE003FFC003FFC003FF8007F",
      INIT_55 => X"FF800FFE001FFC007FF800FFE003FFC007FF800FFE001FFC003FF8007FF000FF",
      INIT_56 => X"001FFC007FF001FF800FFE003FF800FFE003FFC007FF001FFC007FF001FFE003",
      INIT_57 => X"003FF001FF800FFE007FF003FF800FFE007FF001FF800FFE003FF801FFC007FF",
      INIT_58 => X"FC00FFC007FE007FE003FF003FF801FFC00FFC007FE003FF001FF800FFC007FE",
      INIT_59 => X"003FF003FF003FF003FF003FF003FF003FF003FF003FF003FF801FF801FF800F",
      INIT_5A => X"C00FF801FF803FF003FE007FE00FFC00FFC01FF801FF801FF803FF003FF003FF",
      INIT_5B => X"3FF007FC00FF803FF007FE00FF801FF003FE007FC00FF801FF003FF007FE00FF",
      INIT_5C => X"7FC01FF007FE00FF803FE00FF803FF007FC01FF003FE00FF801FF007FC00FF80",
      INIT_5D => X"00FF803FC01FF007FC03FE00FF803FE00FF807FC01FF007FC01FF007FC01FF00",
      INIT_5E => X"07FC03FE01FF00FF807FC03FE00FF007F803FE01FF007F803FE00FF007FC03FE",
      INIT_5F => X"C03FC01FE01FE00FF00FF807F803FC03FE01FE00FF007F807FC03FE01FF00FF8",
      INIT_60 => X"01FE01FE01FE01FE01FE01FE01FE01FE01FE00FF00FF00FF00FF807F807F803F",
      INIT_61 => X"E01FE03FC03FC03F807F807F80FF00FF00FF00FE01FE01FE01FE01FE01FE01FE",
      INIT_62 => X"00FE01FC03FC07F80FF01FE03FC03F807F00FF01FE01FC03FC07F807F00FF00F",
      INIT_63 => X"F807F01FE03F807F01FC03F807F01FE03F807F00FE03FC07F80FF01FC03F807F",
      INIT_64 => X"F01FC07F01FC07F01FE03F80FE03F80FF01FC07F01FE03F80FF01FC07F00FE03",
      INIT_65 => X"1FC07F03F80FE03F80FE07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07",
      INIT_66 => X"1FC07E03F81FC07E03F81FC07E03F81FC07F03F80FE07F01FC07E03F80FE07F0",
      INIT_67 => X"F81FC0FC07E03F01F80FC07E03F01F80FC07E03F01FC0FE07F03F80FC07E03F8",
      INIT_68 => X"7E07F03F03F81F80FC0FC07E07F03F01F81FC0FC07E07F03F81F80FC07E07F03",
      INIT_69 => X"F81F81F81F81F81FC0FC0FC0FC0FE07E07E07E03F03F03F81F81F80FC0FC0FE0",
      INIT_6A => X"0FC0F81F81F81F81F81F81F81F03F03F03F03F03F03F03F03F03F03F03F01F81",
      INIT_6B => X"0FC0FC1F81F03F03F07E07E0FC0FC0F81F81F83F03F03F07E07E07E07C0FC0FC",
      INIT_6C => X"7C0F81F83F07E07C0F81F83F07E07C0FC1F81F03F07E07C0FC1F81F03F07E07E",
      INIT_6D => X"0FC1F03E07C0F83F07E0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC1F83F03E0",
      INIT_6E => X"1F83E07C1F03E0FC1F03E0FC1F03E0FC1F03E0FC1F03E07C1F83E07C0F83F07E",
      INIT_6F => X"F07C0F83E0F81F07C1F03E0F83F07C1F03E0F83F07C1F83E0FC1F07E0F83F07C",
      INIT_70 => X"7C1F07C1F07C1F07C1F83E0F83E0F83E0F83F07C1F07C1F07E0F83E0F83F07C1",
      INIT_71 => X"F07C1F0783E0F83E0F83E0F83C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F0",
      INIT_72 => X"1F0783E0F87C1F0783E0F83C1F07C1E0F83E0F87C1F07C1F0F83E0F83E1F07C1",
      INIT_73 => X"1F0F83C1F0F83E1F0783E0F07C1E0F87C1F0F83E1F07C1E0F83C1F0783E0F87C",
      INIT_74 => X"E0F07C3E1F0783E1F0F83C1F0F87C1E0F87C1E0F87C1E0F87C1E0F87C1E0F87C",
      INIT_75 => X"F0F87C1E0F0783C1E0F0783E1F0F87C3E0F0783C1F0F87C3E0F0783C1F0F87C1",
      INIT_76 => X"0783C3E1F0F87C3C1E0F0783C1E0F0787C3E1F0F87C3E1F0F87C3E1F0F87C3E1",
      INIT_77 => X"8783C1E1F0F0783C3E1F0F0783C3E1F0F0783C3E1F0F0783C1E1F0F87C3C1E0F",
      INIT_78 => X"787C3C3E1E0F0F8783C3E1E0F0F8783C3E1E0F0F8783C1E1F0F0787C3C1E0F0F",
      INIT_79 => X"F0F078783C3C1E1E0F0F8787C3C1E1E0F0F0787C3C1E1E0F0F8783C3C1E1F0F0",
      INIT_7A => X"7C3C3C1E1E1F0F0F8787C3C3C1E1E0F0F078787C3C3E1E1F0F0F8787C3C3E1E1",
      INIT_7B => X"83C3C3C1E1E1F0F0F0F878783C3C3E1E1E0F0F0F878783C3C3E1E1E0F0F0F878",
      INIT_7C => X"1E0F0F0F07878787C3C3C3E1E1E1F0F0F0F878787C3C3C3E1E1E1F0F0F0F8787",
      INIT_7D => X"1E1E1E1F0F0F0F0F87878783C3C3C3E1E1E1E0F0F0F0F87878783C3C3C3E1E1E",
      INIT_7E => X"1E1E1F0F0F0F0F0787878783C3C3C3C1E1E1E1E0F0F0F0F0787878783C3C3C3C",
      INIT_7F => X"0F0F0F0F8787878783C3C3C3C3E1E1E1E1F0F0F0F0F0787878783C3C3C3C3E1E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(4),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"001FFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"003FFFFFFF800000007FFFFFFF800000007FFFFFFFC00000003FFFFFFFC00000",
      INIT_4A => X"0001FFFFFFFC00000007FFFFFFF80000000FFFFFFFE00000003FFFFFFFC00000",
      INIT_4B => X"0000000FFFFFFFC0000000FFFFFFFC00000007FFFFFFE00000003FFFFFFF8000",
      INIT_4C => X"FFFF80000001FFFFFFF00000007FFFFFFE0000000FFFFFFFC0000000FFFFFFFC",
      INIT_4D => X"0003FFFFFFE0000001FFFFFFF00000007FFFFFF80000003FFFFFFE0000000FFF",
      INIT_4E => X"FFFFE0000003FFFFFFC0000003FFFFFFC0000003FFFFFFC0000003FFFFFFC000",
      INIT_4F => X"E0000003FFFFFF8000000FFFFFFE0000003FFFFFF8000000FFFFFFF0000001FF",
      INIT_50 => X"000007FFFFFF0000003FFFFFF0000003FFFFFF8000001FFFFFFC000000FFFFFF",
      INIT_51 => X"000007FFFFFC000001FFFFFF8000001FFFFFF0000003FFFFFF0000007FFFFFE0",
      INIT_52 => X"E000001FFFFFF0000007FFFFF8000003FFFFFE000000FFFFFF8000003FFFFFE0",
      INIT_53 => X"FFFF8000007FFFFF8000007FFFFF8000007FFFFF8000003FFFFFC000003FFFFF",
      INIT_54 => X"0001FFFFFC000007FFFFF800000FFFFFE000001FFFFFC000003FFFFFC000007F",
      INIT_55 => X"FFFFF000001FFFFF800000FFFFFC000007FFFFF000001FFFFFC000007FFFFF00",
      INIT_56 => X"FFE000007FFFFE00000FFFFFC00000FFFFFC000007FFFFE000007FFFFE000003",
      INIT_57 => X"FFC00001FFFFF000007FFFFC00000FFFFF800001FFFFF000003FFFFE000007FF",
      INIT_58 => X"FFFF000007FFFF800003FFFFC00001FFFFF000007FFFFC00001FFFFF000007FF",
      INIT_59 => X"003FFFFC00003FFFFC00003FFFFC00003FFFFC00003FFFFC00001FFFFE00000F",
      INIT_5A => X"FFF00001FFFFC00003FFFF80000FFFFF00001FFFFE00001FFFFC00003FFFFC00",
      INIT_5B => X"C00007FFFF00003FFFF80000FFFFE00003FFFF80000FFFFE00003FFFF80000FF",
      INIT_5C => X"80001FFFF80000FFFFC0000FFFFC00007FFFE00003FFFF00001FFFF80000FFFF",
      INIT_5D => X"FF00003FFFE00007FFFC0000FFFFC0000FFFF80001FFFF80001FFFF80001FFFF",
      INIT_5E => X"07FFFC0001FFFF00007FFFC0000FFFF80003FFFE00007FFFC0000FFFF80003FF",
      INIT_5F => X"FFC0001FFFE0000FFFF00007FFFC0003FFFE0000FFFF80007FFFC0001FFFF000",
      INIT_60 => X"FE0001FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFF00007FFF80003F",
      INIT_61 => X"FFE0003FFFC0003FFF80007FFF0000FFFF0000FFFE0001FFFE0001FFFE0001FF",
      INIT_62 => X"00FFFE0003FFF8000FFFE0003FFFC0007FFF0001FFFE0003FFF80007FFF0000F",
      INIT_63 => X"FFF8001FFFC0007FFE0003FFF8001FFFC0007FFF0003FFF8000FFFE0003FFF80",
      INIT_64 => X"FFE0007FFE0007FFE0003FFF0003FFF0001FFF8001FFFC000FFFE0007FFF0003",
      INIT_65 => X"1FFF8003FFF0003FFF0007FFE0007FFE0007FFE0007FFE0007FFE0007FFE0007",
      INIT_66 => X"E0007FFC001FFF8003FFE0007FFC001FFF8003FFF0007FFE0007FFC000FFF800",
      INIT_67 => X"001FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF0007FFC000FFF8003FF",
      INIT_68 => X"8007FFC003FFE000FFF0007FF8003FFE001FFF0007FF8003FFE000FFF8007FFC",
      INIT_69 => X"FFE001FFE001FFE000FFF000FFF0007FF8007FFC003FFC001FFE000FFF000FFF",
      INIT_6A => X"F000FFE001FFE001FFE001FFE003FFC003FFC003FFC003FFC003FFC003FFE001",
      INIT_6B => X"F000FFE001FFC003FF8007FF000FFF001FFE003FFC003FF8007FF8007FF000FF",
      INIT_6C => X"7FF001FFC007FF800FFE003FF8007FF001FFE003FF8007FF001FFE003FF8007F",
      INIT_6D => X"F001FFC007FF003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FFC00",
      INIT_6E => X"E003FF801FFC00FFE003FF001FFC00FFE003FF001FFC007FE003FF800FFC007F",
      INIT_6F => X"FF800FFC00FFE007FE003FF003FF801FFC00FFC007FE003FF001FF800FFC007F",
      INIT_70 => X"801FF801FF801FF801FFC00FFC00FFC00FFC007FE007FE007FF003FF003FF801",
      INIT_71 => X"007FE007FC00FFC00FFC00FFC01FF801FF801FF801FF801FF801FF801FF801FF",
      INIT_72 => X"E007FC00FF801FF803FF003FE007FE00FFC00FF801FF801FF003FF003FE007FE",
      INIT_73 => X"1FF003FE00FFC01FF803FF007FE00FF801FF003FE007FE00FFC01FF803FF007F",
      INIT_74 => X"FF007FC01FF803FE00FFC01FF007FE00FF801FF007FE00FF801FF007FE00FF80",
      INIT_75 => X"FF007FE00FF803FE00FF803FE00FF803FF007FC01FF007FC00FF803FE00FF801",
      INIT_76 => X"07FC03FE00FF803FE00FF803FE00FF807FC01FF007FC01FF007FC01FF007FC01",
      INIT_77 => X"F803FE01FF007FC03FE00FF803FC01FF007FC03FE00FF803FE01FF007FC01FF0",
      INIT_78 => X"807FC03FE00FF007FC03FE00FF007FC03FE00FF007FC01FE00FF807FC01FF00F",
      INIT_79 => X"00FF807FC03FE01FF00FF807FC01FE00FF007F803FE01FF00FF803FC01FE00FF",
      INIT_7A => X"803FC01FE01FF00FF807FC03FE01FF00FF807F803FC01FE00FF007F803FC01FE",
      INIT_7B => X"FC03FC01FE01FF00FF007F803FC03FE01FF00FF007F803FC03FE01FF00FF007F",
      INIT_7C => X"1FF00FF007F807F803FC03FE01FE00FF00FF807F803FC03FE01FE00FF00FF807",
      INIT_7D => X"E01FE01FF00FF00FF807F803FC03FC01FE01FF00FF00FF807F803FC03FC01FE0",
      INIT_7E => X"1FE01FF00FF00FF807F807FC03FC03FE01FE01FF00FF00FF807F807FC03FC03F",
      INIT_7F => X"F00FF00FF807F807FC03FC03FC01FE01FE00FF00FF007F807F803FC03FC03FE0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(5),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"001FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000",
      INIT_49 => X"003FFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFC0000000000000",
      INIT_4A => X"0001FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFC0000000000000",
      INIT_4B => X"0000000FFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFC00000000000",
      INIT_4C => X"000000000001FFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFF00000000",
      INIT_4D => X"FFFC00000000000001FFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFF000",
      INIT_4E => X"FFFFFFFFFFFC00000000000003FFFFFFFFFFFFFC00000000000003FFFFFFFFFF",
      INIT_4F => X"00000003FFFFFFFFFFFFF00000000000003FFFFFFFFFFFFF00000000000001FF",
      INIT_50 => X"FFFFF80000000000003FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF000000",
      INIT_51 => X"000007FFFFFFFFFFFE0000000000001FFFFFFFFFFFFC0000000000007FFFFFFF",
      INIT_52 => X"FFFFFFE0000000000007FFFFFFFFFFFC000000000000FFFFFFFFFFFFC0000000",
      INIT_53 => X"00000000007FFFFFFFFFFF8000000000007FFFFFFFFFFFC000000000003FFFFF",
      INIT_54 => X"0001FFFFFFFFFFF800000000000FFFFFFFFFFFE000000000003FFFFFFFFFFF80",
      INIT_55 => X"FFFFFFFFFFE00000000000FFFFFFFFFFF800000000001FFFFFFFFFFF80000000",
      INIT_56 => X"FFFFFFFF80000000000FFFFFFFFFFF000000000007FFFFFFFFFF800000000003",
      INIT_57 => X"FFFFFFFE00000000007FFFFFFFFFF00000000001FFFFFFFFFFC00000000007FF",
      INIT_58 => X"FFFFFFFFF80000000003FFFFFFFFFE00000000007FFFFFFFFFE00000000007FF",
      INIT_59 => X"003FFFFFFFFFC0000000003FFFFFFFFFC0000000003FFFFFFFFFE0000000000F",
      INIT_5A => X"00000001FFFFFFFFFC000000000FFFFFFFFFE0000000001FFFFFFFFFC0000000",
      INIT_5B => X"FFFFF8000000003FFFFFFFFF0000000003FFFFFFFFF0000000003FFFFFFFFF00",
      INIT_5C => X"00001FFFFFFFFF000000000FFFFFFFFF8000000003FFFFFFFFE000000000FFFF",
      INIT_5D => X"FFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000001FFFFFFFFE0000",
      INIT_5E => X"F800000001FFFFFFFF800000000FFFFFFFFC000000007FFFFFFFF000000003FF",
      INIT_5F => X"0000001FFFFFFFF000000007FFFFFFFC00000000FFFFFFFF800000001FFFFFFF",
      INIT_60 => X"000001FFFFFFFE00000001FFFFFFFE00000000FFFFFFFF000000007FFFFFFFC0",
      INIT_61 => X"0000003FFFFFFFC00000007FFFFFFF00000000FFFFFFFE00000001FFFFFFFE00",
      INIT_62 => X"FF00000003FFFFFFF00000003FFFFFFF80000001FFFFFFFC00000007FFFFFFF0",
      INIT_63 => X"FFFFFFE00000007FFFFFFC0000001FFFFFFF80000003FFFFFFF00000003FFFFF",
      INIT_64 => X"0000007FFFFFF80000003FFFFFFC0000001FFFFFFE0000000FFFFFFF80000003",
      INIT_65 => X"1FFFFFFC0000003FFFFFF80000007FFFFFF80000007FFFFFF80000007FFFFFF8",
      INIT_66 => X"FFFF8000001FFFFFFC0000007FFFFFE0000003FFFFFF80000007FFFFFF000000",
      INIT_67 => X"FFE0000007FFFFFE0000007FFFFFE0000007FFFFFE0000007FFFFFF0000003FF",
      INIT_68 => X"FFF8000003FFFFFF0000007FFFFFC000001FFFFFF8000003FFFFFF0000007FFF",
      INIT_69 => X"FFFFFE000001FFFFFF000000FFFFFF8000007FFFFFC000001FFFFFF000000FFF",
      INIT_6A => X"0000FFFFFE000001FFFFFE000003FFFFFC000003FFFFFC000003FFFFFC000001",
      INIT_6B => X"FFFF000001FFFFFC000007FFFFF000001FFFFFC000003FFFFF8000007FFFFF00",
      INIT_6C => X"800001FFFFF800000FFFFFC000007FFFFE000003FFFFF800001FFFFFC000007F",
      INIT_6D => X"0001FFFFF800003FFFFF000003FFFFF000003FFFFF000003FFFFF000003FFFFF",
      INIT_6E => X"0003FFFFE00000FFFFFC00001FFFFF000003FFFFE000007FFFFC00000FFFFF80",
      INIT_6F => X"00000FFFFF000007FFFFC00003FFFFE00000FFFFF800003FFFFE00000FFFFF80",
      INIT_70 => X"FFE00001FFFFE00001FFFFF00000FFFFF000007FFFF800007FFFFC00003FFFFE",
      INIT_71 => X"007FFFF80000FFFFF00000FFFFE00001FFFFE00001FFFFE00001FFFFE00001FF",
      INIT_72 => X"FFF80000FFFFE00003FFFFC00007FFFF00000FFFFE00001FFFFC00003FFFF800",
      INIT_73 => X"E00003FFFF00001FFFFC00007FFFF00001FFFFC00007FFFF00001FFFFC00007F",
      INIT_74 => X"00007FFFE00003FFFF00001FFFF80000FFFFE00007FFFF00001FFFF80000FFFF",
      INIT_75 => X"00007FFFF00003FFFF00003FFFF00003FFFF80001FFFF80000FFFFC0000FFFFE",
      INIT_76 => X"F80003FFFF00003FFFF00003FFFF00007FFFE00007FFFE00007FFFE00007FFFE",
      INIT_77 => X"FFFC0001FFFF80003FFFF00003FFFE00007FFFC0000FFFFC0001FFFF80001FFF",
      INIT_78 => X"007FFFC0000FFFF80003FFFF00007FFFC0000FFFF80001FFFF00007FFFE0000F",
      INIT_79 => X"FF00007FFFC0001FFFF00007FFFE0000FFFF80003FFFE0000FFFFC0001FFFF00",
      INIT_7A => X"003FFFE0001FFFF00007FFFC0001FFFF00007FFFC0001FFFF00007FFFC0001FF",
      INIT_7B => X"FFFC0001FFFE0000FFFF80003FFFC0001FFFF00007FFFC0003FFFE0000FFFF80",
      INIT_7C => X"E0000FFFF80007FFFC0003FFFE0000FFFF00007FFFC0003FFFE0000FFFF00007",
      INIT_7D => X"001FFFE0000FFFF00007FFFC0003FFFE0001FFFF0000FFFF80003FFFC0001FFF",
      INIT_7E => X"1FFFE0000FFFF00007FFF80003FFFC0001FFFE0000FFFF00007FFF80003FFFC0",
      INIT_7F => X"FFF0000FFFF80007FFFC0003FFFE0001FFFF0000FFFF80007FFFC0003FFFC000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(6),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000",
      INIT_4A => X"0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_4B => X"0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000",
      INIT_4C => X"000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000",
      INIT_4D => X"000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000",
      INIT_4E => X"00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000",
      INIT_4F => X"FFFFFFFC000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"000007FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFF",
      INIT_52 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000",
      INIT_53 => X"FFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000",
      INIT_54 => X"0001FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFC",
      INIT_57 => X"0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFF800",
      INIT_59 => X"FFC00000000000000000003FFFFFFFFFFFFFFFFFFFC00000000000000000000F",
      INIT_5A => X"00000001FFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFC00000000000",
      INIT_5C => X"FFFFE000000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000FFFF",
      INIT_5D => X"0000000000000007FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFF",
      INIT_5E => X"0000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00",
      INIT_5F => X"0000001FFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFE0000000",
      INIT_60 => X"000001FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFF8000000000",
      INIT_61 => X"0000003FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFE0000000000",
      INIT_62 => X"0000000003FFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFF800000000",
      INIT_63 => X"000000000000007FFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFC00000",
      INIT_64 => X"FFFFFF800000000000003FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFC",
      INIT_65 => X"1FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFF800000000000007FFFFFFF",
      INIT_66 => X"00000000001FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFF8000000000000",
      INIT_67 => X"FFFFFFFFF80000000000007FFFFFFFFFFFF80000000000007FFFFFFFFFFFFC00",
      INIT_68 => X"0000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC0000000000007FFF",
      INIT_69 => X"FFFFFFFFFFFE000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF000",
      INIT_6A => X"FFFF000000000001FFFFFFFFFFFC000000000003FFFFFFFFFFFC000000000001",
      INIT_6B => X"0000000001FFFFFFFFFFF800000000001FFFFFFFFFFFC000000000007FFFFFFF",
      INIT_6C => X"000001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000001FFFFFFFFFFF80",
      INIT_6D => X"0001FFFFFFFFFFC00000000003FFFFFFFFFFC00000000003FFFFFFFFFFC00000",
      INIT_6E => X"0003FFFFFFFFFF00000000001FFFFFFFFFFC00000000007FFFFFFFFFF0000000",
      INIT_6F => X"00000FFFFFFFFFF80000000003FFFFFFFFFF00000000003FFFFFFFFFF0000000",
      INIT_70 => X"00000001FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFFC00000",
      INIT_71 => X"FF8000000000FFFFFFFFFF0000000001FFFFFFFFFE0000000001FFFFFFFFFE00",
      INIT_72 => X"FFFFFFFF0000000003FFFFFFFFF8000000000FFFFFFFFFE0000000003FFFFFFF",
      INIT_73 => X"000003FFFFFFFFE0000000007FFFFFFFFE0000000007FFFFFFFFE0000000007F",
      INIT_74 => X"FFFF8000000003FFFFFFFFE000000000FFFFFFFFF8000000001FFFFFFFFF0000",
      INIT_75 => X"00007FFFFFFFFC000000003FFFFFFFFC000000001FFFFFFFFF000000000FFFFF",
      INIT_76 => X"FFFFFC000000003FFFFFFFFC000000007FFFFFFFF8000000007FFFFFFFF80000",
      INIT_77 => X"00000001FFFFFFFFC000000003FFFFFFFF800000000FFFFFFFFE000000001FFF",
      INIT_78 => X"007FFFFFFFF000000003FFFFFFFF800000000FFFFFFFFE000000007FFFFFFFF0",
      INIT_79 => X"FFFFFF800000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000",
      INIT_7A => X"FFC00000001FFFFFFFF800000001FFFFFFFF800000001FFFFFFFF800000001FF",
      INIT_7B => X"00000001FFFFFFFF000000003FFFFFFFE000000007FFFFFFFC00000000FFFFFF",
      INIT_7C => X"00000FFFFFFFF800000003FFFFFFFF000000007FFFFFFFC00000000FFFFFFFF8",
      INIT_7D => X"001FFFFFFFF000000007FFFFFFFC00000001FFFFFFFF000000003FFFFFFFE000",
      INIT_7E => X"1FFFFFFFF000000007FFFFFFFC00000001FFFFFFFF000000007FFFFFFFC00000",
      INIT_7F => X"FFFFFFF000000007FFFFFFFC00000001FFFFFFFF000000007FFFFFFFC0000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(7),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFC0000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFF000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000",
      INIT_4E => X"00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_50 => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000",
      INIT_53 => X"00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000",
      INIT_56 => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000F",
      INIT_5A => X"FFFFFFFE000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_5D => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_5E => X"0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_5F => X"0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000",
      INIT_60 => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000",
      INIT_61 => X"0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000",
      INIT_62 => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000",
      INIT_63 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000",
      INIT_64 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_65 => X"E0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_66 => X"FFFFFFFFFFE000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFFFFFFFFFFFFFF",
      INIT_68 => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFF",
      INIT_69 => X"000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000",
      INIT_6A => X"FFFFFFFFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_6B => X"0000000001FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFF",
      INIT_6C => X"FFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_6D => X"0001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFF800000000000000000",
      INIT_6F => X"00000FFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFF8000000000000000",
      INIT_71 => X"000000000000FFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFC0000000",
      INIT_73 => X"FFFFFC0000000000000000007FFFFFFFFFFFFFFFFFF80000000000000000007F",
      INIT_74 => X"00000000000003FFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFF",
      INIT_75 => X"00007FFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFF00000",
      INIT_76 => X"FFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF80000000000000",
      INIT_77 => X"FFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF000000000000000001FFF",
      INIT_78 => X"FF800000000000000003FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFF",
      INIT_79 => X"000000000000001FFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFF",
      INIT_7A => X"00000000001FFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFE00",
      INIT_7B => X"00000001FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFF000000",
      INIT_7C => X"00000FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFF000000000",
      INIT_7D => X"001FFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFC00000000000",
      INIT_7E => X"1FFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFF80000000000000",
      INIT_7F => X"FFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFF8000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_8_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_8_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(8),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_x_reg_1_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFE000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFF80000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFE000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"000000000000000000000000000000000000000000000000000000000000000F",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000",
      INIT_5B => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFE000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFE0000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFC000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000",
      INIT_65 => X"00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF",
      INIT_68 => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000",
      INIT_6D => X"FFFE00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF",
      INIT_6E => X"0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFF0000000000000000000000000000000000000001FFFFFFFFFFFF",
      INIT_72 => X"0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_74 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_75 => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000001FFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000007FFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFE0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFF0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFE000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"E000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_x_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_x_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_x_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_x_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_x_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_x_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_x_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_x_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_x_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_x_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_x_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_x_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_x_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_x_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_x_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_x_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_x_reg_0_9_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_x_reg_1_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_x_reg_1_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_x_reg_1_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_x_reg_1_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_x_reg_1_9_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_x_reg(9),
      DOBDO(31 downto 0) => NLW_ratio_out_x_reg_1_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_x_reg_1_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_x_reg_1_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_x_reg_1_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_x_reg_1_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_x_reg_1_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_x_reg_1_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_x_reg_1_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C01FF00FF803FE00FF007FC01FF007FC03FE00FF803FE00FF803FE00FF803FE0",
      INIT_01 => X"FF00FF00FF00FF00FF007F807F803FC03FE01FE00FF007F803FC01FF00FF803F",
      INIT_02 => X"0FE03F80FE03F80FE01FC07F00FE03FC07F80FF01FE03FC03F807F807F00FF00",
      INIT_03 => X"07E07E07E07E07E07E07F03F03F81F81FC0FE07F03F81FC0FE03F01FC07E03F8",
      INIT_04 => X"0F83E1F03E0F83E0F83E07C1F03E0F81F03E0FC1F83F07E07C0F81F81F03F03E",
      INIT_05 => X"E0F0F0F078783C3C1E1F0F0787C3E1F0F87C3E1F0783C1F0F83E1F07C3E0F83E",
      INIT_06 => X"E3C78F1E3C3870E1E3C3870F0E1E3C3C787870F0F0F1E1E1E1E1E1E1E1E1E1E1",
      INIT_07 => X"638E38E38E38E38F1C71C71C38E38F1C70E38F1C78E3C70E3C70E3C78E1C38F1",
      INIT_08 => X"6318E739CE318E738C738C639C738C738E71CE39C718E39C71CE38E31C71C71C",
      INIT_09 => X"98CCE6633199CCE633198CE63319CC67398CE6319CE6319CE7398C6318C6318C",
      INIT_0A => X"666666CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC6666667333319998CCCE6673339",
      INIT_0B => X"264D9326CD9B264C993264CD9B3264CD9933666CCD99B336664CCC9999B33336",
      INIT_0C => X"36DB6DB6D924936DB64936D924DB649B649B64DB26D936C9B26C9364D9326C9B",
      INIT_0D => X"D2DA5A4B496D2DA4B692DA4B6D25B6925B6924B6DB492496DB6DB6D249249249",
      INIT_0E => X"D4A5294A5294A5294A5AD694A5AD296B4B5A5AD2D696969694B4B4B696969692",
      INIT_0F => X"AD56AB54AB54AB54AB56A952A54A952B56AD4AD5A95A95A95A95AD4AD6A52B5A",
      INIT_10 => X"6AAAAAAD55554AAAA95555AAAA5554AAAD556AAB554AA9552AA556AA556AB552",
      INIT_11 => X"5552AAAAAB555555554AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB55555555",
      INIT_12 => X"4AB55AA552A954AA556AA556AAD55AAB554AAA5552AAB5556AAA95554AAAAB55",
      INIT_13 => X"6B5AD6B5AD4A52B5A94AD6A56B52B52B52A56A54AD5A952A54A952AD5AA54AB5",
      INIT_14 => X"6D2DA4B49696D2D25A5A5A5A4B4A5A5A5A5A52D29694B4A5AD296B5A5294B5AD",
      INIT_15 => X"64926DB6D924924924DB6DB6D2492492496DB6D2496DB492DB492DA496D25B49",
      INIT_16 => X"3264C993264C9B364C9B264D9364D9364D9364DB26D936C9B649B6C936D924DB",
      INIT_17 => X"CCCCCCCCCCCCCCCCCCCCCC9999999333326666CCC999B33266CCD9933664CD9B",
      INIT_18 => X"8C67398CE63398CE63399CCE673399CCC667331998CCC6666333339999998CCC",
      INIT_19 => X"31C71C638E31C738E31C639C738C738C739C639CE718C6318C6318C6318CE739",
      INIT_1A => X"0F1E1C3878F1E3C78E1C38F1E3871C38E1C70E38F1C71C70E38E38E38E38E38E",
      INIT_1B => X"F07C3E0F87C1E0F87C3E1F0F0787C3C1E1E1E0F0F0F0F0F0F0E1E1E1C3C3C787",
      INIT_1C => X"01FC03F80FC07F01F80FC0FE07E07E07E07E07C0FC1F83F07C0F83E07C1F07C1",
      INIT_1D => X"E0007FFC003FFE003FFC007FE003FF003FE007FC01FF00FF807F807F807F80FF",
      INIT_1E => X"0000000000000001FFFFFFFFF80000003FFFFFC00001FFFFE0000FFFF8000FFF",
      INIT_1F => X"007FFFF000003FFFFFC0000000FFFFFFFFFC0000000000000000000000000000",
      INIT_20 => X"1FF007FC00FF801FF801FF800FFE003FFC003FFE000FFF8001FFFC0003FFFE00",
      INIT_21 => X"C0FC0FC0FC0FC0FC07E07F03F80FC07F01FC07F00FE01FC03FC07F803FC03FE0",
      INIT_22 => X"0F0783C1E0F0783E1F0783E0F07C1F07C1F07C1F07C0F83E07C0F81F03E07E0F",
      INIT_23 => X"3C78F0E1C3C7870F1E1C3C3C787870F0F0F0F0F0F0F0F0F0F0F878783C3C1E1F",
      INIT_24 => X"E38E38E38E38E38F1C71C70E38E1C71E38F1C78E1C78E1C78E1C38F1E3C78F1E",
      INIT_25 => X"739C639CE31CE31CE31CE31C639C738E31C638E71C738E38C71C71CE38E38E38",
      INIT_26 => X"8CE63398CE63398CE6319CE6339CE6318CE739CE6318C6318C631CE739CE318C",
      INIT_27 => X"33999998CCCCC666633339998CCCE66333199CCC66733998CC6633198CE67319",
      INIT_28 => X"66CCCCD9999993333333266666666666666666CCC66666666666666666333333",
      INIT_29 => X"3264C993366CD993366CC99B3266CCD99332664CC9993336664CCD999B333666",
      INIT_2A => X"26D936C9B26C9364D9364D9364D9366C9B26CD9366C99366C99366CD93264C99",
      INIT_2B => X"B6DB649249B6DB24926DB64936D924DB64936C926D926D926D926D936C93649B",
      INIT_2C => X"924B6DB4925B6DB492496DB6DB492492492496DB6DB6DB6DB6DB24924924924D",
      INIT_2D => X"5B4B696D2DA5B4B692D25B496D25B496D25B496D24B6925B492DB492DB4925B6",
      INIT_2E => X"5A52D2D69696B4B4B4A5A5A5A5A5A5A5A5A5A5A5A5A5A5B4B4B4B69696D2D25A",
      INIT_2F => X"A5294A5294A5296B5AD6B5A5294B5AD294B5AD296B5A52D694B4A5AD29694B4A",
      INIT_30 => X"A56A56A56A56A56A56A52B52B5A95AD4A56B5295AD4A52B5AD4A52B5AD6B5AD4",
      INIT_31 => X"D52A55AB54A952AD5AB56AD52A56AD5AB56AD4A952B56A54AD5A952B52B56A56",
      INIT_32 => X"5AA955AA954AAD56AA552A954AA552A954AB55AA552AD52A956A956A956A952A",
      INIT_33 => X"AA9555AAA9555AAAD556AAB555AAA555AAA555AAB554AA9552AA556AAD54AA95",
      INIT_34 => X"AA9555556AAAAAD55556AAAAB55556AAAAD5554AAAA55552AAAD5552AAAD555A",
      INIT_35 => X"AAAAAAAAAAAAAD5555555555552AAAAAAAAA9555555552AAAAAAA5555555AAAA",
      INIT_36 => X"6AAAAAAAAAAAAAAAAAAAAB55555555555555555555555555555555556AAAAAAA",
      INIT_37 => X"00000000000000000000000000000000000015555AAAAAAAAAAD555555555555",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_0_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C0000FFFF80001FFFF00003FFFF00003FFFE00007FFFE00007FFFE00007FFFE0",
      INIT_01 => X"00FFFF0000FFFF0000FFFF80007FFFC0001FFFE0000FFFF80003FFFF00007FFF",
      INIT_02 => X"FFE0007FFE0007FFE0003FFF0001FFFC0007FFF0001FFFC0007FFF8000FFFF00",
      INIT_03 => X"FFE001FFE001FFE001FFF000FFF8007FFC001FFF0007FFC001FFF0003FFE0007",
      INIT_04 => X"FF801FF001FF801FF801FFC00FFE007FF001FFC007FF001FFC007FF800FFF001",
      INIT_05 => X"1FF00FF007F803FC01FF00FF803FE00FF803FE00FF803FF007FE00FFC01FF801",
      INIT_06 => X"1FC07F01FC07F01FE03F80FF01FE03FC07F80FF00FF01FE01FE01FE01FE01FE0",
      INIT_07 => X"1F81F81F81F81F80FC0FC0FC07E07F03F01F80FC07E03F01FC0FE03F81FC07F0",
      INIT_08 => X"E0F81F07C1F07E0F83F07C1F83F07C0F81F03E07C0F81F83F03E07E0FC0FC0FC",
      INIT_09 => X"783C1E1F0F87C3E1F0F87C1E0F07C3E0F87C1E0F83E1F07C1F0783E0F83E0F83",
      INIT_0A => X"1E1E1E3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3E1E1E1F0F0F078783C3E1E0F0F8",
      INIT_0B => X"E1C38F1E3C78E1C3870E1C3C78F1E3C3870F1E1C3C7870F1E1C3C387878F0F0E",
      INIT_0C => X"F1C71C71C71C70E38E38F1C71C38E3871C78E3C71E38F1C78E1C70E3C70E1C78",
      INIT_0D => X"CE39C638C71CE39C718E39C71CE38E71C718E38E38C71C71C71C71CE38E38E38",
      INIT_0E => X"339CE739CE739CE739C6318C639CE718C739C631CE718E718C738C718E718E71",
      INIT_0F => X"9CCE673398CC673398CE67319CC67318CE6339CC67398C67398C6339CE6318C6",
      INIT_10 => X"E66666633333399998CCCC66663333999CCCE667333998CCE6633199CCE67331",
      INIT_11 => X"3336666666CCCCCCCCD9999999999999999999999999999999999998CCCCCCCC",
      INIT_12 => X"D993366CC99B3266CCD99332664CC999332666CCC999933326664CCCD9999933",
      INIT_13 => X"26C9B26C9B26C99364D9B26CD9366C99366CD93264C9B366CD9B3664C993266C",
      INIT_14 => X"DB64926DB24DB64936C936C926D936C936C93649B24D926C9B64D936C9B26C9B",
      INIT_15 => X"2DB6DB6DB4924924924924924924924924DB6DB6DB249249B6DB64924DB6C924",
      INIT_16 => X"96D25B496D25B692DA496D24B6D24B6D24B6D2496DB4925B6D24925B6DB49249",
      INIT_17 => X"5A5A5A5A5A5A5A5A5A5A5A4B4B4B4969692D2DA5A4B49696D25A4B496D2DA4B6",
      INIT_18 => X"5AD294A5AD694A5AD694B5A52D694B5A52D296B4B5A5AD2D2969694B4B4B5A5A",
      INIT_19 => X"94AD4AD6A56B5295A94AD6B5295AD6A5294AD6B5AD4A5294A5294A5294A5AD6B",
      INIT_1A => X"5AB54A952A54A952A54A95AB56AD4A95AB52A56A54AD4AD5A95A95A95A95A95A",
      INIT_1B => X"552A955AAD54AA552A954AA552AD56AB54AB55AA55AA55AA55AB54AB56A952AD",
      INIT_1C => X"54AAA9555AAAD554AAA555AAAD552AAD552AAD55AAB556AAD55AA9552AB552AB",
      INIT_1D => X"AAAAD555556AAAAA9555552AAAA955556AAAAD5554AAAA55552AAAD5552AAA55",
      INIT_1E => X"5555555555555554AAAAAAAAAAAAAAAA955555555554AAAAAAAAA55555555AAA",
      INIT_1F => X"AAAAAAA555555555556AAAAAAAAAAAAAAAA95555555555555555555555555555",
      INIT_20 => X"555AAAA955552AAAAD55552AAAAB555556AAAAAB5555552AAAAAA955555554AA",
      INIT_21 => X"9556AA9556AA9556AAB555AAAD556AAA5556AAA5554AAA95556AAAD5556AAAB5",
      INIT_22 => X"55AAD56AB55AAD54AA552AB55AA955AA955AA955AA9552AB556AAD55AAB554AA",
      INIT_23 => X"A952A54A956AD5AA54A956A952AD5AA55AA55AA55AA55AA55AAD52AD56A954AA",
      INIT_24 => X"B52B52B52B52B52A56A56A54AD4A95AB52A56AD4A952B56AD4A952A54A952A54",
      INIT_25 => X"A5294AD6B5A94A56B5A94A56B5295AD4A56B52B5A95AD4AD6A56A56B52B52B52",
      INIT_26 => X"294B5AD294B5AD294B5AD6B4A5294B5AD6B5AD6B4A5294A5294A56B5AD6B5AD6",
      INIT_27 => X"5AD2D2D2969694B4B5A5AD2D29694B4A5A52D696B4A5AD2D694B5A52D6B4A5AD",
      INIT_28 => X"B4969692D2D2DA5A5A5A4B4B4B4B4B4B4B4B4B696B4B4B4B4B4B4B4B4B5A5A5A",
      INIT_29 => X"A4B692DA5B496D25A4B692D25B4B696D25A4B49692D25A5B4B69692D2DA5A4B4",
      INIT_2A => X"B4925B6D24B6DA496DA496DA496DA4B6D24B6925B492DA4B6D25B496DA4B692D",
      INIT_2B => X"DB6DB6DB6D24924924B6DB6DA492496DB6DA4924B6DB4924B6DB4925B6DA492D",
      INIT_2C => X"DB6DB6D924924926DB6DB6DB6D92492492492492492492492492492492492496",
      INIT_2D => X"6D924DB64936D924DB64926DB64926DB64926DB64924DB6D924926DB6D924924",
      INIT_2E => X"6C9B649B24DB26D926C936C936C936C936C936C936C936D926D924DB249B6493",
      INIT_2F => X"C9B26C9B26C9B24D9364D9364D926C9B26D9364DB26C9B64D926C9364DB26D93",
      INIT_30 => X"364C9B364C9B364C9B364D9B26CD9366C9B264D9366C9B26C99364D9364D9366",
      INIT_31 => X"99B366CD993264C993264C99B364C993264C993264D9B366C993264D9B264C9B",
      INIT_32 => X"6CCD9933266CC99B33664CD9933664CD993266CC99B3664CD9B3264CD9B3264C",
      INIT_33 => X"332666CCCD9993336664CCD999333666CCC999332666CCD99B33664CC9993326",
      INIT_34 => X"CCD99999B33333666664CCCCD9999B333366666CCCC9999B33366664CCC99993",
      INIT_35 => X"333333333333366666666666664CCCCCCCCCD99999999B33333336666666CCCC",
      INIT_36 => X"73333333333333333333339999999999999999999999999999999999B3333333",
      INIT_37 => X"00000000000000000000000000000000000019999CCCCCCCCCCE666666666666",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_1_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000",
      INIT_03 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000",
      INIT_05 => X"00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_07 => X"00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"F000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000",
      INIT_0C => X"00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_11 => X"0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000007FFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFF8000000000000000000000000000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"FFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"FFFFFFFFFFFFC000000000000000000000000000000000000000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_10_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"FFFFFFF800000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"0000000000000000000000000000000000000000000000000007FFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_11_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_12_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_13_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_14_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"FFFFFFFFFC000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_15_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_16_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_17_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_18_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9555555552AAAAAAAA555555555AAAAAAAAB555555554AAAAAAAAB555555554A",
      INIT_01 => X"555555AAAAAAAA555555552AAAAAAA955555554AAAAAAAAD55555555AAAAAAAA",
      INIT_02 => X"AAB5555554AAAAAAB5555555AAAAAAA95555555AAAAAAA955555552AAAAAAA55",
      INIT_03 => X"AAB555554AAAAAB555555AAAAAAD555556AAAAAA5555556AAAAAA5555554AAAA",
      INIT_04 => X"AAD5555AAAAAD55552AAAA955554AAAAA555556AAAAA555556AAAAAD55555AAA",
      INIT_05 => X"AAA5555AAAAD5556AAAA55552AAAB55552AAAB55552AAAA55554AAAA955552AA",
      INIT_06 => X"556AAA5556AAA5554AAAD555AAAB5556AAAD555AAAA5554AAAB5554AAAB5554A",
      INIT_07 => X"552AAD552AAD552AA9556AA9554AAA555AAAD556AAB555AAA9554AAAD556AAA5",
      INIT_08 => X"4AAD55AA955AAB552AA556AAD55AA9552AA554AA9552AAD55AAB554AA9556AA9",
      INIT_09 => X"AD56AB55AAD56AB55AAD56AB55AA954AAD56AB552AB55AA955AAD54AAD54AAD5",
      INIT_0A => X"54AB54A956A956A956A956A956A956A956A954AB54AA55AA552AD56AB54AA552",
      INIT_0B => X"4A952A54A952B56AD5AB56A952A54A952A55AB56A952A55AB56A952AD52A55AB",
      INIT_0C => X"5A95A95A95A95AB52B52A56A56AD4AD5A952B56A54AD5A952B56A54A95AB56AD",
      INIT_0D => X"94AD6B5295A94AD6A52B5295A94AD4A56A52B52B5295A95A95A95A94AD4AD4AD",
      INIT_0E => X"5AD6B5AD6B5AD6B5AD6B5AD6B5294A5295AD6B5A94A52B5AD6A5295AD4A52B5A",
      INIT_0F => X"D694B5A52D694A5AD294B5A5296B5A5294B5AD694A52D6B5AD294A5294B5AD6B",
      INIT_10 => X"4B4B4B4A5A5A52D2D29696B4B4A5A52D29694B4A5A52D296B4B5A52D694B5A5A",
      INIT_11 => X"5A5B4B4B4B696969696D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D69696969",
      INIT_12 => X"6D25A4B692D25B4B696D25A4B49692D25A4B4B696D2D25A5B4B4969692D2D25A",
      INIT_13 => X"4B6D24B6D24B6D25B692DB496DA4B6D25B496DA4B692DA4B692DA4B692DA4B49",
      INIT_14 => X"6DB6DB492496DB6DA4925B6DB4925B6DA4925B6D2496DB492DB6925B6D24B6D2",
      INIT_15 => X"4924924926DB6DB6DB6DB6DB6DB6DB6DB692492492492492DB6DB6DB69249249",
      INIT_16 => X"249B6D9249B6DB24936DB649249B6DB649249B6DB6D9249249B6DB6DB6D92492",
      INIT_17 => X"6C936C936C936C936C936C926D926DB24DB64936C926DB249B6C926DB64936DB",
      INIT_18 => X"9364D936C9B26C9364D926C9B64D926C9B64DB26D936C9B64DB24D926D926C93",
      INIT_19 => X"D9366C9B364D9B26CD9364D9B26C9B364D9364D9366C9B26C9B26C9B26C9364D",
      INIT_1A => X"93266CD9B366CD9B366CD93264C99326CD9B364C99366C99326CD9326CD9326C",
      INIT_1B => X"664CD9933666CC99B3266CC99B3664CD993266CC993366CC993266CD9B3264C9",
      INIT_1C => X"993332666CCC9999333666CCC999B336664CC999332664CC999332664CD99B32",
      INIT_1D => X"CCCC999999B333332666664CCCCD9999B333366666CCCC9999B33366664CCC99",
      INIT_1E => X"6666666666666666CCCCCCCCCCCCCCCCD9999999999933333333366666666CCC",
      INIT_1F => X"3333333999999999998CCCCCCCCCCCCCCCCE6666666666666666666666666666",
      INIT_20 => X"999CCCCE66663333319999CCCCCC666667333333999999CCCCCCCE6666666733",
      INIT_21 => X"E667331998CCE667333999CCCE6673339998CCC666733319998CCCE666733339",
      INIT_22 => X"99CCE673399CCE673399CCC6633199CCE6633199CCE66333998CCE66333998CC",
      INIT_23 => X"319CC673198CE63398CE67319CCE63399CC663399CC663399CCE633198CE6733",
      INIT_24 => X"39CC6339CC6339CC67398C67318CE6339CC67318CE63398CE7319CC67319CC67",
      INIT_25 => X"C6318CE739CE7398C6318C6739CE6318C6739CC6319CE7318C67398C6339CC63",
      INIT_26 => X"CE739CE318C631CE739CE738C6318C6318C6318C739CE739CE7398C6318C6318",
      INIT_27 => X"631CE31CE718E738C639CE31CE718C739C6318E738C631CE718C639CE738C631",
      INIT_28 => X"C718E71CE31CE39C639C738C738C738C738C738E738C738C738C738C739C639C",
      INIT_29 => X"38C71CE39C718E39C738E31C638C718E39C738E71CE39C638C718E31CE39C738",
      INIT_2A => X"38E39C71C738E38E71C718E38E71C738E38C71C638E31C738E39C718E38C71CE",
      INIT_2B => X"E38E38E38E38E38E38C71C71C71C718E38E38E38C71C71C738E38E39C71C71CE",
      INIT_2C => X"1C71C71E38E38E38E38E38E38E1C71C71C71C71C71C71C71C71C71C71C71C718",
      INIT_2D => X"8E1C71C78E38E1C71C78E38E3871C71C78E38E3871C71C71E38E38E38E1C71C7",
      INIT_2E => X"8F1C78E3C71C38E1C70E38F1C70E38F1C70E38F1C70E38E1C71E38E3C71C78E3",
      INIT_2F => X"0E3C70E3C70E3C71E3871E3871E38F1C38E1C78E3C70E3871E38F1C78E3C71E3",
      INIT_30 => X"3870E3C78F1C3870E3C78E1C38F1E3870E3C78E1C78F1C38F1E3871E3871E387",
      INIT_31 => X"E1C3870E1E3C78F1E3C78F1E3C78F1E3C78F1E3C78E1C3870E1C3871E3C78F1C",
      INIT_32 => X"8F0E1E3C3870F1E3C3878F1E1C3878F1E1C3870F1E3C7870E1C3C78F1E3C3870",
      INIT_33 => X"3C3878F0F1E1E3C387870F1E1E3C3878F0F1E1C3C7870F1E1C3C7870F1E1C3C7",
      INIT_34 => X"F0E1E1E1C3C3C38787870F0F1E1E1C3C3C787870F0F1E1E3C3C787870F0E1E1C",
      INIT_35 => X"C3C3C3C3C3C3C78787878787878F0F0F0F0F1E1E1E1E1C3C3C3C38787878F0F0",
      INIT_36 => X"83C3C3C3C3C3C3C3C3C3C3E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1C3C3C3C3",
      INIT_37 => X"0000000000000000000000000000000000001E1E1F0F0F0F0F0F878787878787",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_2_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E66666666333333333999999999CCCCCCCCC666666667333333333999999998C",
      INIT_01 => X"6666663333333399999999CCCCCCCCE6666666733333333199999999CCCCCCCC",
      INIT_02 => X"CCC666666733333339999999CCCCCCCE6666666333333319999999CCCCCCCC66",
      INIT_03 => X"333999998CCCCCC6666663333331999998CCCCCC66666673333339999998CCCC",
      INIT_04 => X"3319999CCCCCE666633333199998CCCCC66666733333999998CCCCCE66666333",
      INIT_05 => X"CCC6666333319998CCCC6666333339999CCCCC66663333399998CCCCE6666333",
      INIT_06 => X"998CCC66673339998CCCE66633339998CCCE66633339998CCCC666733339998C",
      INIT_07 => X"99CCCE66333199CCCE667331998CCC6663331998CCC6663331998CCCE6673339",
      INIT_08 => X"8CCE6633199CCC66333998CCE6633199CCC66733199CCCE66333998CCE667331",
      INIT_09 => X"CE673399CCE673399CCE673399CCE6733198CC6633399CCE6633198CCE673319",
      INIT_0A => X"673398CE673198CE673198CE673198CE673198CC673399CC6633198CC673399C",
      INIT_0B => X"7319CC67319CC67319CC67319CC67319CC663398CE63399CC67319CCE63399CC",
      INIT_0C => X"6319CE6319CE6339CC63398C67318CE6319CC67398CE6319CC67398CE63398CE",
      INIT_0D => X"E7318C6319CE7318C6339CE6318CE7398C6339CC6319CE6319CE6318CE7318CE",
      INIT_0E => X"9CE739CE739CE739CE739CE739CE739CE6318C6318C6339CE739CE6318C6339C",
      INIT_0F => X"E718C639CE718C631CE739C6318C639CE739CE718C6318C631CE739CE739CE73",
      INIT_10 => X"738C738C639C631CE318E738C739C631CE718C739C631CE738C639CE718C639C",
      INIT_11 => X"639C738C738E718E718E31CE31CE31CE31CE31CE31CE31CE31CE31CE718E718E",
      INIT_12 => X"8E39C738E31C638C718E39C738E71CE39C738C718E31C639C738E718E31CE39C",
      INIT_13 => X"738E38C71C738E39C71CE38E71C738E39C718E38C71CE38C71CE38C71CE38C71",
      INIT_14 => X"71C71C71C718E38E38E39C71C71C638E38E39C71C718E38E31C71C638E38C71C",
      INIT_15 => X"71C71C71C71C71C71C71C71C71C71C71C71C71C71C71C71CE38E38E38E38E38E",
      INIT_16 => X"C71C71E38E38E3C71C71C78E38E38E3871C71C71C71E38E38E38E38E38E1C71C",
      INIT_17 => X"70E38F1C70E38F1C70E38F1C71E38E3C71C78E38F1C71C38E38F1C71C78E38E3",
      INIT_18 => X"1C78E1C70E3C70E3871E38F1C78E1C70E3871C38E1C70E3871C38E1C71E38F1C",
      INIT_19 => X"1E3870E3C78E1C38F1E3871E3C70E3C78E1C78E1C78F1C38F1C38F1C38F1C78E",
      INIT_1A => X"1C3870E1C3870E1C3870E1C3870E1C38F1E3C78F1E3870E1C38F1E3C70E1C38F",
      INIT_1B => X"7870E1E3C7870F1E3C3870F1E3C7870E1E3C78F0E1C3870F1E3C78F1E3C3870E",
      INIT_1C => X"E1C3C3878F0F1E1E3C3878F0F1E1C3C7878F0E1E3C3878F0E1E3C3878F1E1C3C",
      INIT_1D => X"0F0F1E1E1E3C3C3C38787870F0F1E1E1C3C3C787870F0F1E1E3C3C787870F0E1",
      INIT_1E => X"7878787878787878F0F0F0F0F0F0F0F0E1E1E1E1E1E1C3C3C3C3C78787878F0F",
      INIT_1F => X"C3C3C3C1E1E1E1E1E1F0F0F0F0F0F0F0F0F07878787878787878787878787878",
      INIT_20 => X"1E1F0F0F8787C3C3C1E1E1F0F0F07878783C3C3C1E1E1E0F0F0F0F87878787C3",
      INIT_21 => X"F8783C1E1F0F0787C3C1E1F0F0787C3C1E1F0F078783C3E1E1F0F0F8787C3C3E",
      INIT_22 => X"E1F0F87C3E1F0F87C3E1F0F87C3E1E0F0783C1E1F0F87C3C1E0F0F87C3C1E0F0",
      INIT_23 => X"C1E0F87C1E0F07C3E0F0783E1F0F83C1E0F87C3E1F0783C1E0F07C3E1F0F87C3",
      INIT_24 => X"C1F07C3E0F83C1F0783E0F87C1F0F83C1F0783E0F07C3E0F07C1E0F87C1E0F87",
      INIT_25 => X"F83E0F07C1F07C1F07C1F0783E0F83E0F87C1F07C1E0F83E0F87C1F07C3E0F83",
      INIT_26 => X"0F83E0FC1F07C1F07C1F07C0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0",
      INIT_27 => X"7C1F03E0F81F07C0F83E0FC1F07E0F83E07C1F07C0F83E0F81F07C1F07C0F83E",
      INIT_28 => X"F81F07E0FC1F03E07C1F83F07C0F83F07C0F83F07C0F83F07C0F83F07C1F83E0",
      INIT_29 => X"3F07E0FC1F81F03E07C0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC1F03E07C0",
      INIT_2A => X"C0FC1F81F83F03F07E07E0FC0F81F83F03F07E07C0FC1F83F03E07E0FC0F81F0",
      INIT_2B => X"03F03F03F03F03F03F07E07E07E07E0FC0FC0FC0F81F81F83F03F03E07E07E0F",
      INIT_2C => X"E07E07E03F03F03F03F03F03F01F81F81F81F81F81F81F81F81F81F81F81F81F",
      INIT_2D => X"0FE07E07F03F01F81F80FC0FC07E07E07F03F03F81F81F81FC0FC0FC0FE07E07",
      INIT_2E => X"0FE07F03F81FC0FE07F03F01F80FC0FE07F03F01F80FC0FE07E03F03F81F80FC",
      INIT_2F => X"F03F80FC07F03F81FC07E03F81FC0FE03F01F80FC07F03F81FC0FE07F03F81FC",
      INIT_30 => X"C07F03F80FE03F80FC07F01FC0FE03F80FC07F01F80FE03F01FC07E03F81FC07",
      INIT_31 => X"FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F81FC07F01F",
      INIT_32 => X"F00FE03FC07F01FC03F80FE01FC07F01FE03F80FE03F807F01FC07F01FC03F80",
      INIT_33 => X"3FC07F00FE01FC03F807F01FE03FC07F00FE01FC07F80FE01FC07F80FE01FC07",
      INIT_34 => X"FF01FE01FC03FC07F807F00FE01FE03FC07F807F00FE01FC03F807F80FF01FE0",
      INIT_35 => X"03FC03FC03FC07F807F807F807F00FF00FF01FE01FE01FC03FC03F807F80FF00",
      INIT_36 => X"03FC03FC03FC03FC03FC03FE01FE01FE01FE01FE01FE01FE01FE01FE03FC03FC",
      INIT_37 => X"0000000000000000000000000000000000001FE01FF00FF00FF007F807F807F8",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_3_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0787878783C3C3C3C3E1E1E1E1E0F0F0F0F0787878787C3C3C3C3C1E1E1E1E0F",
      INIT_01 => X"878787C3C3C3C3E1E1E1E1F0F0F0F0F87878787C3C3C3C3E1E1E1E1E0F0F0F0F",
      INIT_02 => X"0F07878787C3C3C3C1E1E1E1F0F0F0F07878787C3C3C3C1E1E1E1E0F0F0F0F87",
      INIT_03 => X"3C3E1E1E0F0F0F07878783C3C3C1E1E1E0F0F0F07878787C3C3C3E1E1E1F0F0F",
      INIT_04 => X"C3E1E1E0F0F0F8787C3C3C1E1E1F0F0F07878783C3C3E1E1E0F0F0F078787C3C",
      INIT_05 => X"F0F8787C3C3E1E1F0F0F8787C3C3C1E1E0F0F078783C3C3E1E1F0F0F078783C3",
      INIT_06 => X"E1F0F078783C3E1E0F0F0787C3C3E1E0F0F0787C3C3E1E0F0F078783C3C1E1F0",
      INIT_07 => X"1E0F0F87C3C1E1F0F0787C3E1E0F0F8783C3E1E0F0F8783C3E1E0F0F0787C3C1",
      INIT_08 => X"0F0F87C3E1E0F0783C3E1F0F0783C1E1F0F8783C1E1F0F0783C3E1F0F0787C3E",
      INIT_09 => X"F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C3E1F0F87C3E1F0F0783C1E",
      INIT_0A => X"783C1F0F87C1E0F0783E1F0F87C1E0F0783E1F0F87C3E1F0783C1E0F0783C1E0",
      INIT_0B => X"83E1F0783E1F0783E1F0783E1F0783E1F0783C1F0F83C1E0F87C1E0F07C3E1F0",
      INIT_0C => X"83E1F07C1E0F83C1F07C3E0F87C1F0F83E1F0783E0F07C1E0F87C1F0F83C1F0F",
      INIT_0D => X"F83E0F83E1F07C1F07C3E0F83E0F07C1F07C3E0F83E1F07C1E0F83E0F07C1F0F",
      INIT_0E => X"E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83C1F07C1F07C1F07C3E0",
      INIT_0F => X"F81F07C1F07E0F83E0F83E07C1F07C1F07C1F07E0F83E0F83E0F83E0F83E0F83",
      INIT_10 => X"83F07C0F83E07C1F03E0F83F07C1F83E0F81F07C1F83E0F83F07C1F07E0F83E0",
      INIT_11 => X"83E07C0F83F07E0F81F03E0FC1F03E0FC1F03E0FC1F03E0FC1F03E0F81F07E0F",
      INIT_12 => X"F03E07C0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC1F83E07C0F81F03E0FC1F",
      INIT_13 => X"83F03F07E07C0FC1F81F03F07E07C0FC1F81F03F07E0FC0F81F03F07E0FC0F81",
      INIT_14 => X"81F81F81F81F03F03F03E07E07E07C0FC0FC1F81F81F03F03E07E07C0FC0F81F",
      INIT_15 => X"7E07E07E07E07E07E07E07E07E07E07E07E07E07E07E07E0FC0FC0FC0FC0FC0F",
      INIT_16 => X"F81F81FC0FC0FC07E07E07F03F03F03F81F81F81F81FC0FC0FC0FC0FC0FE07E0",
      INIT_17 => X"7F03F01F80FC0FE07F03F01F81FC0FC07E07F03F01F81FC0FC0FE07E07F03F03",
      INIT_18 => X"E07F01F80FC07F03F81FC0FE07F01F80FC07E03F01F80FC07E03F01F81FC0FE0",
      INIT_19 => X"E03F80FC07F01FC0FE03F81FC07F03F80FE07F01F80FE03F01FC0FE03F01F80F",
      INIT_1A => X"1FC07F01FC07F01FC07F01FC07F01FC0FE03F80FE03F80FE03F01FC07F01FC0F",
      INIT_1B => X"7F80FE03F807F01FC03F80FE03F807F01FC07F00FE03F80FE03F80FE03FC07F0",
      INIT_1C => X"01FC03F80FF01FE03FC07F00FE01FC07F80FF01FC03F80FF01FC03F80FE01FC0",
      INIT_1D => X"0FF01FE01FC03FC03F807F80FF01FE01FC03F807F80FF01FE03FC07F807F00FE",
      INIT_1E => X"807F807F807F807F00FF00FF00FF00FF01FE01FE01FE03FC03FC07F807F80FF0",
      INIT_1F => X"03FC03FE01FE01FE01FF00FF00FF00FF00FF807F807F807F807F807F807F807F",
      INIT_20 => X"E01FF00FF807FC03FE01FE00FF007F807FC03FC01FE01FF00FF00FF807F807FC",
      INIT_21 => X"007FC01FE00FF807FC01FE00FF807FC01FE00FF807FC03FE01FF00FF807FC03F",
      INIT_22 => X"FE00FF803FE00FF803FE00FF803FE00FF803FE01FF007FC01FF00FF803FE00FF",
      INIT_23 => X"FE00FF801FF007FC00FF803FE00FFC01FF007FC01FF803FE00FF803FE00FF803",
      INIT_24 => X"01FF803FF003FE007FC00FF801FF003FE007FC00FF803FF007FE00FF801FF007",
      INIT_25 => X"003FF007FE007FE007FE007FC00FFC00FF801FF801FF003FF007FE007FC00FFC",
      INIT_26 => X"0FFC00FFE007FE007FE007FF003FF003FF003FF003FF003FF003FF003FF003FF",
      INIT_27 => X"801FFC00FFE007FF003FF001FF800FFC007FE007FF003FF001FF801FF800FFC0",
      INIT_28 => X"001FF800FFE003FF801FFC007FF003FF800FFC007FF003FF800FFC007FE003FF",
      INIT_29 => X"3FF800FFE001FFC007FF001FFC007FF001FFC007FF001FFC007FF001FFC007FF",
      INIT_2A => X"00FFE001FFC003FF8007FF000FFE003FFC007FF800FFE003FFC007FF000FFE00",
      INIT_2B => X"03FFC003FFC003FFC007FF8007FF800FFF000FFF001FFE003FFC003FF8007FF0",
      INIT_2C => X"FF8007FFC003FFC003FFC003FFE001FFE001FFE001FFE001FFE001FFE001FFE0",
      INIT_2D => X"0FFF8007FFC001FFE000FFF0007FF8007FFC003FFE001FFE000FFF000FFF8007",
      INIT_2E => X"0FFF8003FFE000FFF8003FFE000FFF0007FFC001FFF000FFF8003FFC001FFF00",
      INIT_2F => X"FFC000FFF8003FFE0007FFC001FFF0003FFE000FFF8003FFE000FFF8003FFE00",
      INIT_30 => X"007FFC000FFFC000FFF8001FFF0003FFF0007FFE000FFFC001FFF8003FFE0007",
      INIT_31 => X"0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFE0007FFE0",
      INIT_32 => X"000FFFC0007FFE0003FFF0001FFF8001FFFC000FFFC0007FFE0007FFE0003FFF",
      INIT_33 => X"3FFF8000FFFE0003FFF8001FFFC0007FFF0001FFF8000FFFE0007FFF0001FFF8",
      INIT_34 => X"0001FFFE0003FFF80007FFF0001FFFC0007FFF8000FFFE0003FFF8000FFFE000",
      INIT_35 => X"FC0003FFFC0007FFF80007FFF8000FFFF0001FFFE0001FFFC0003FFF8000FFFF",
      INIT_36 => X"FC0003FFFC0003FFFC0003FFFE0001FFFE0001FFFE0001FFFE0001FFFC0003FF",
      INIT_37 => X"0000000000000000000000000000000000001FFFE0000FFFF00007FFF80007FF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_4_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"07F807F803FC03FC03FE01FE01FF00FF00FF807F807F803FC03FC01FE01FE00F",
      INIT_01 => X"F807F803FC03FC01FE01FE00FF00FF007F807F803FC03FC01FE01FE00FF00FF0",
      INIT_02 => X"0FF807F807FC03FC01FE01FE00FF00FF807F807FC03FC01FE01FE00FF00FF007",
      INIT_03 => X"C03FE01FF00FF007F807FC03FC01FE01FF00FF007F807F803FC03FE01FE00FF0",
      INIT_04 => X"FC01FE00FF00FF807FC03FE01FE00FF007F807FC03FC01FE00FF00FF807F803F",
      INIT_05 => X"FF007F803FC01FE00FF007F803FC01FE00FF007F803FC03FE01FF00FF807FC03",
      INIT_06 => X"FE00FF807FC03FE00FF007F803FC01FF00FF807FC03FE00FF007F803FC01FE00",
      INIT_07 => X"E00FF007FC01FE00FF807FC01FF00FF803FC01FF00FF803FC01FF00FF807FC01",
      INIT_08 => X"0FF007FC01FF007FC03FE00FF803FE01FF007FC01FE00FF803FC01FF007F803F",
      INIT_09 => X"007FC01FF007FC01FF007FC01FF007FC01FF007FC03FE00FF803FE00FF803FE0",
      INIT_0A => X"803FE00FF801FF007FC01FF007FE00FF803FE00FF803FE007FC01FF007FC01FF",
      INIT_0B => X"03FE007FC01FF803FE007FC01FF803FE007FC01FF003FE00FF801FF007FC01FF",
      INIT_0C => X"FC01FF801FF003FE007FC00FF801FF003FE007FC00FF801FF007FE00FFC01FF0",
      INIT_0D => X"FFC00FFC01FF801FF803FF003FF007FE007FC00FFC01FF801FF003FF007FE00F",
      INIT_0E => X"FF003FF003FF003FF003FF003FF003FF003FF003FF003FE007FE007FE007FC00",
      INIT_0F => X"001FF801FF800FFC00FFC007FE007FE007FE007FF003FF003FF003FF003FF003",
      INIT_10 => X"FC007FF003FF801FFC00FFC007FE003FF001FF801FFC00FFC007FE007FF003FF",
      INIT_11 => X"FC007FF003FF800FFE003FF001FFC00FFE003FF001FFC00FFE003FF001FF800F",
      INIT_12 => X"003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF001F",
      INIT_13 => X"FC003FF8007FF001FFE003FF8007FF001FFE003FF800FFF001FFC007FF000FFE",
      INIT_14 => X"FE001FFE001FFC003FFC007FF8007FF000FFE001FFE003FFC007FF800FFF001F",
      INIT_15 => X"8007FF8007FF8007FF8007FF8007FF8007FF8007FF8007FF000FFF000FFF000F",
      INIT_16 => X"FFE001FFF000FFF8007FF8003FFC003FFE001FFE001FFF000FFF000FFF0007FF",
      INIT_17 => X"7FFC001FFF000FFF8003FFE001FFF0007FF8003FFE001FFF000FFF8007FFC003",
      INIT_18 => X"FF8001FFF0007FFC001FFF0007FFE000FFF8003FFE000FFF8003FFE001FFF000",
      INIT_19 => X"003FFF0007FFE000FFFC001FFF8003FFF0007FFE000FFFC001FFF0003FFE000F",
      INIT_1A => X"E0007FFE0007FFE0007FFE0007FFE000FFFC000FFFC000FFFC001FFF8001FFF0",
      INIT_1B => X"8000FFFC0007FFE0003FFF0003FFF8001FFF8000FFFC000FFFC000FFFC0007FF",
      INIT_1C => X"01FFFC000FFFE0003FFF8000FFFE0007FFF0001FFFC000FFFE0003FFF0001FFF",
      INIT_1D => X"F0001FFFE0003FFFC0007FFF0001FFFE0003FFF8000FFFE0003FFF80007FFF00",
      INIT_1E => X"FF80007FFF80007FFF0000FFFF0000FFFE0001FFFE0003FFFC0007FFF8000FFF",
      INIT_1F => X"FC0003FFFE0001FFFE0000FFFF0000FFFF00007FFF80007FFF80007FFF80007F",
      INIT_20 => X"001FFFF00007FFFC0001FFFF00007FFF80003FFFE0001FFFF0000FFFF80007FF",
      INIT_21 => X"FF80001FFFF00007FFFE0000FFFF80001FFFF00007FFFC0001FFFF00007FFFC0",
      INIT_22 => X"FFFF00003FFFF00003FFFF00003FFFF00003FFFE00007FFFE0000FFFFC0000FF",
      INIT_23 => X"FFFF00001FFFF80000FFFFC0000FFFFE00007FFFE00003FFFF00003FFFF00003",
      INIT_24 => X"FE00003FFFFC00007FFFF00001FFFFC00007FFFF00003FFFF80000FFFFE00007",
      INIT_25 => X"003FFFF800007FFFF800007FFFF00000FFFFE00001FFFFC00007FFFF80000FFF",
      INIT_26 => X"F00000FFFFF800007FFFF800003FFFFC00003FFFFC00003FFFFC00003FFFFC00",
      INIT_27 => X"FFE00000FFFFF800003FFFFE00000FFFFF800007FFFFC00001FFFFE00000FFFF",
      INIT_28 => X"FFE00000FFFFFC00001FFFFF800003FFFFF000007FFFFC00000FFFFF800003FF",
      INIT_29 => X"C00000FFFFFE000007FFFFE000007FFFFE000007FFFFE000007FFFFE000007FF",
      INIT_2A => X"00FFFFFE000003FFFFF800000FFFFFC000007FFFFF000003FFFFF800000FFFFF",
      INIT_2B => X"FC000003FFFFFC000007FFFFF800000FFFFFF000001FFFFFC000003FFFFF8000",
      INIT_2C => X"FFFFF8000003FFFFFC000003FFFFFE000001FFFFFE000001FFFFFE000001FFFF",
      INIT_2D => X"0FFFFFF8000001FFFFFF0000007FFFFF8000003FFFFFE000000FFFFFF0000007",
      INIT_2E => X"0FFFFFFC000000FFFFFFC000000FFFFFF8000001FFFFFF0000003FFFFFE00000",
      INIT_2F => X"FFFFFF0000003FFFFFF8000001FFFFFFC000000FFFFFFC000000FFFFFFC00000",
      INIT_30 => X"FF8000000FFFFFFF0000001FFFFFFC0000007FFFFFF0000001FFFFFFC0000007",
      INIT_31 => X"0003FFFFFFC0000003FFFFFFC0000003FFFFFFC0000003FFFFFFC0000007FFFF",
      INIT_32 => X"FFF00000007FFFFFFC0000001FFFFFFE0000000FFFFFFF80000007FFFFFFC000",
      INIT_33 => X"3FFFFFFF00000003FFFFFFE00000007FFFFFFE0000000FFFFFFF80000001FFFF",
      INIT_34 => X"0001FFFFFFFC00000007FFFFFFE00000007FFFFFFF00000003FFFFFFF0000000",
      INIT_35 => X"000003FFFFFFF800000007FFFFFFF00000001FFFFFFFE00000003FFFFFFF0000",
      INIT_36 => X"000003FFFFFFFC00000003FFFFFFFE00000001FFFFFFFE00000001FFFFFFFC00",
      INIT_37 => X"0000000000000000000000000000000000001FFFFFFFF000000007FFFFFFF800",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_5_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F80007FFFC0003FFFC0001FFFE0000FFFF00007FFF80003FFFC0001FFFE0000F",
      INIT_01 => X"0007FFFC0003FFFE0001FFFF0000FFFF80007FFFC0003FFFE0001FFFF0000FFF",
      INIT_02 => X"0FFFF80007FFFC0001FFFE0000FFFF00007FFF80003FFFE0001FFFF0000FFFF8",
      INIT_03 => X"FFC0001FFFF00007FFF80003FFFE0001FFFF00007FFF80003FFFC0001FFFF000",
      INIT_04 => X"0001FFFF0000FFFF80003FFFE0000FFFF80007FFFC0001FFFF0000FFFF80003F",
      INIT_05 => X"FFFF80003FFFE0000FFFF80003FFFE0000FFFF80003FFFC0001FFFF00007FFFC",
      INIT_06 => X"0000FFFF80003FFFF00007FFFC0001FFFF00007FFFC0000FFFF80003FFFE0000",
      INIT_07 => X"FFF00007FFFE0000FFFF80001FFFF00003FFFE0000FFFFC0001FFFF00007FFFE",
      INIT_08 => X"0FFFF80001FFFF80003FFFF00003FFFE00007FFFE0000FFFFC0001FFFF80003F",
      INIT_09 => X"007FFFE00007FFFE00007FFFE00007FFFE00007FFFC0000FFFFC0000FFFFC000",
      INIT_0A => X"003FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00",
      INIT_0B => X"03FFFF80001FFFFC00007FFFE00003FFFF80001FFFFC0000FFFFE00007FFFE00",
      INIT_0C => X"FFFE00001FFFFC00007FFFF00001FFFFC00007FFFF00001FFFF80000FFFFE000",
      INIT_0D => X"00000FFFFE00001FFFFC00003FFFF800007FFFF00001FFFFE00003FFFF80000F",
      INIT_0E => X"FFFFC00003FFFFC00003FFFFC00003FFFFC00003FFFFC00007FFFF800007FFFF",
      INIT_0F => X"001FFFFE00000FFFFF000007FFFF800007FFFF800003FFFFC00003FFFFC00003",
      INIT_10 => X"00007FFFFC00001FFFFF000007FFFFC00001FFFFE00000FFFFF800007FFFFC00",
      INIT_11 => X"00007FFFFC00000FFFFFC00001FFFFF000003FFFFE00000FFFFFC00001FFFFF0",
      INIT_12 => X"003FFFFF000003FFFFF000003FFFFF000003FFFFF000003FFFFF000003FFFFE0",
      INIT_13 => X"FFFFC000007FFFFE000003FFFFF800001FFFFFC00000FFFFFE000007FFFFF000",
      INIT_14 => X"00001FFFFFE000003FFFFF8000007FFFFF000001FFFFFC000007FFFFF000001F",
      INIT_15 => X"FFF8000007FFFFF8000007FFFFF8000007FFFFF8000007FFFFF000000FFFFFF0",
      INIT_16 => X"FFFFFE000000FFFFFF8000003FFFFFC000001FFFFFE000000FFFFFF0000007FF",
      INIT_17 => X"7FFFFFE000000FFFFFFC000001FFFFFF8000003FFFFFE000000FFFFFF8000003",
      INIT_18 => X"FFFFFE0000007FFFFFE0000007FFFFFF0000003FFFFFF0000003FFFFFE000000",
      INIT_19 => X"FFC0000007FFFFFF0000001FFFFFFC0000007FFFFFF0000001FFFFFFC000000F",
      INIT_1A => X"00007FFFFFF80000007FFFFFF8000000FFFFFFF0000000FFFFFFE0000001FFFF",
      INIT_1B => X"FFFF00000007FFFFFFC0000003FFFFFFE0000000FFFFFFF0000000FFFFFFF800",
      INIT_1C => X"01FFFFFFF00000003FFFFFFF00000007FFFFFFE0000000FFFFFFFC0000001FFF",
      INIT_1D => X"00001FFFFFFFC00000007FFFFFFE00000003FFFFFFF00000003FFFFFFF800000",
      INIT_1E => X"0000007FFFFFFF80000000FFFFFFFF00000001FFFFFFFC00000007FFFFFFF000",
      INIT_1F => X"000003FFFFFFFE00000000FFFFFFFF000000007FFFFFFF800000007FFFFFFF80",
      INIT_20 => X"001FFFFFFFF800000001FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF800",
      INIT_21 => X"FFFFFFE000000007FFFFFFFF000000001FFFFFFFF800000001FFFFFFFF800000",
      INIT_22 => X"000000003FFFFFFFFC000000003FFFFFFFFC000000007FFFFFFFF000000000FF",
      INIT_23 => X"FFFFFFFFE000000000FFFFFFFFF0000000007FFFFFFFFC000000003FFFFFFFFC",
      INIT_24 => X"0000003FFFFFFFFF8000000001FFFFFFFFF8000000003FFFFFFFFF0000000007",
      INIT_25 => X"FFC0000000007FFFFFFFFF8000000000FFFFFFFFFE0000000007FFFFFFFFF000",
      INIT_26 => X"FFFFFF00000000007FFFFFFFFFC0000000003FFFFFFFFFC0000000003FFFFFFF",
      INIT_27 => X"FFFFFFFF00000000003FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFF",
      INIT_28 => X"FFFFFFFF00000000001FFFFFFFFFFC00000000007FFFFFFFFFF00000000003FF",
      INIT_29 => X"FFFFFF000000000007FFFFFFFFFF800000000007FFFFFFFFFF800000000007FF",
      INIT_2A => X"FF000000000003FFFFFFFFFFF000000000007FFFFFFFFFFC00000000000FFFFF",
      INIT_2B => X"00000003FFFFFFFFFFF800000000000FFFFFFFFFFFE000000000003FFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFC000000000003FFFFFFFFFFFE000000000001FFFFFFFFFFFE0000",
      INIT_2D => X"F0000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000007",
      INIT_2E => X"0FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFE0000000000003FFFFFFFFFFF",
      INIT_2F => X"0000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF000000000000",
      INIT_30 => X"FFFFFFFFF00000000000001FFFFFFFFFFFFF80000000000001FFFFFFFFFFFFF8",
      INIT_31 => X"0003FFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFC00000000000007FFFF",
      INIT_32 => X"00000000007FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFF80000000000",
      INIT_33 => X"C000000000000003FFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFE0000",
      INIT_34 => X"FFFE0000000000000007FFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFC0000000000000007FFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFF",
      INIT_36 => X"FFFFFC0000000000000003FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_6_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFF800000003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000F",
      INIT_01 => X"FFF800000003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000FFF",
      INIT_02 => X"F000000007FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000FFFFF",
      INIT_03 => X"0000001FFFFFFFF800000003FFFFFFFE000000007FFFFFFFC00000001FFFFFFF",
      INIT_04 => X"0001FFFFFFFF000000003FFFFFFFF000000007FFFFFFFE00000000FFFFFFFFC0",
      INIT_05 => X"FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000001FFFFFFFF80000",
      INIT_06 => X"FFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC00000000",
      INIT_07 => X"00000007FFFFFFFF000000001FFFFFFFFC00000000FFFFFFFFE000000007FFFF",
      INIT_08 => X"0FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000001FFFFFFFFC0",
      INIT_09 => X"FF8000000007FFFFFFFF8000000007FFFFFFFF800000000FFFFFFFFF00000000",
      INIT_0A => X"003FFFFFFFFE000000001FFFFFFFFF000000000FFFFFFFFF8000000007FFFFFF",
      INIT_0B => X"FC000000001FFFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFF8000000",
      INIT_0C => X"FFFFFFFFE0000000007FFFFFFFFE0000000007FFFFFFFFE000000000FFFFFFFF",
      INIT_0D => X"00000FFFFFFFFFE0000000003FFFFFFFFF8000000001FFFFFFFFFC000000000F",
      INIT_0E => X"0000000003FFFFFFFFFC0000000003FFFFFFFFFC0000000007FFFFFFFFF80000",
      INIT_0F => X"FFE0000000000FFFFFFFFFF80000000007FFFFFFFFFC0000000003FFFFFFFFFC",
      INIT_10 => X"FFFF80000000001FFFFFFFFFF80000000001FFFFFFFFFF00000000007FFFFFFF",
      INIT_11 => X"FFFF80000000000FFFFFFFFFFE00000000003FFFFFFFFFF00000000001FFFFFF",
      INIT_12 => X"FFC00000000003FFFFFFFFFFC00000000003FFFFFFFFFFC00000000003FFFFFF",
      INIT_13 => X"00000000007FFFFFFFFFFC00000000001FFFFFFFFFFF000000000007FFFFFFFF",
      INIT_14 => X"00001FFFFFFFFFFFC000000000007FFFFFFFFFFE000000000007FFFFFFFFFFE0",
      INIT_15 => X"FFFFFFFFF8000000000007FFFFFFFFFFF8000000000007FFFFFFFFFFF0000000",
      INIT_16 => X"000000000000FFFFFFFFFFFFC000000000001FFFFFFFFFFFF0000000000007FF",
      INIT_17 => X"7FFFFFFFFFFFF0000000000001FFFFFFFFFFFFC000000000000FFFFFFFFFFFFC",
      INIT_18 => X"0000000000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFC000000000000",
      INIT_19 => X"FFFFFFFFF80000000000001FFFFFFFFFFFFF80000000000001FFFFFFFFFFFFF0",
      INIT_1A => X"00007FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFF00000000000001FFFF",
      INIT_1B => X"000000000007FFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFF0000000000",
      INIT_1C => X"FE000000000000003FFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFE000",
      INIT_1D => X"FFFFE0000000000000007FFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFF",
      INIT_1E => X"FFFFFF8000000000000000FFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFF",
      INIT_1F => X"FFFFFC0000000000000000FFFFFFFFFFFFFFFF80000000000000007FFFFFFFFF",
      INIT_20 => X"FFE00000000000000001FFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFF",
      INIT_21 => X"0000000000000007FFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFF",
      INIT_22 => X"000000003FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF00",
      INIT_23 => X"FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFC000000000",
      INIT_24 => X"FFFFFFC0000000000000000001FFFFFFFFFFFFFFFFFFC0000000000000000007",
      INIT_25 => X"0000000000007FFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFFFFFFC0000000",
      INIT_27 => X"0000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFC00",
      INIT_29 => X"000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000000000007FF",
      INIT_2A => X"FFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_2B => X"00000003FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000",
      INIT_2D => X"FFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_2E => X"0FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFFFFFFFF",
      INIT_2F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_30 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_31 => X"FFFC0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF80000",
      INIT_32 => X"FFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFF8000000000000000000000000000003FFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000003FFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFF",
      INIT_37 => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_7_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFC0000000000000000F",
      INIT_01 => X"FFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFC0000000000000000FFF",
      INIT_02 => X"FFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFC0000000000000000FFFFF",
      INIT_03 => X"FFFFFFE00000000000000003FFFFFFFFFFFFFFFF80000000000000001FFFFFFF",
      INIT_04 => X"FFFE00000000000000003FFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFF",
      INIT_05 => X"00000000000000000FFFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFF",
      INIT_06 => X"0000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF",
      INIT_07 => X"00000007FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF80000",
      INIT_08 => X"0FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE0000000000",
      INIT_09 => X"FFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFF00000000000000000",
      INIT_0A => X"FFC000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFF",
      INIT_0B => X"00000000001FFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFF00000000",
      INIT_0D => X"FFFFF00000000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000000F",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFC0000000000",
      INIT_10 => X"000000000000001FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFE000000",
      INIT_12 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFF",
      INIT_13 => X"FFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFF800000000",
      INIT_14 => X"00001FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000",
      INIT_16 => X"FFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_17 => X"7FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFF",
      INIT_18 => X"0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000",
      INIT_19 => X"00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_1A => X"FFFF8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000",
      INIT_1B => X"FFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFF8000000000000000000000000000003FFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000007FFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000007FFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000FFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFC000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_25 => X"0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000FFFF",
      INIT_28 => X"00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000",
      INIT_2B => X"FFFFFFFC00000000000000000000000000000000000000000000003FFFFFFFFF",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000",
      INIT_2E => X"F0000000000000000000000000000000000000000000000000003FFFFFFFFFFF",
      INIT_2F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000",
      INIT_31 => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000",
      INIT_33 => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000",
      INIT_35 => X"00000000000000000000000000000000000000000000000000003FFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000",
      INIT_37 => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_8_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_01 => X"0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000",
      INIT_02 => X"00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_03 => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000",
      INIT_04 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_05 => X"00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_06 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000",
      INIT_07 => X"00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000",
      INIT_08 => X"0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000007FFFFFF",
      INIT_0B => X"FFFFFFFFFFE0000000000000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_0C => X"00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_0E => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFE000000000000000000000000000000000000000007FFFFFFF",
      INIT_11 => X"0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000",
      INIT_14 => X"FFFFE00000000000000000000000000000000000000000000007FFFFFFFFFFFF",
      INIT_15 => X"0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000",
      INIT_17 => X"800000000000000000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_18 => X"0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000",
      INIT_1A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000",
      INIT_1E => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000",
      INIT_20 => X"00000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000",
      INIT_22 => X"000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000",
      INIT_24 => X"00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFF8000000000000000000000000000000000000000000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000",
      INIT_29 => X"000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000",
      INIT_2C => X"000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_2F => X"0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"000000000000000000000000000000000000000000000000000007FFFFFFFFFF",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ratio_out_z_reg_0_9_n_0,
      CASCADEOUTB => NLW_ratio_out_z_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_0_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ratio_out_z_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_0_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"5555555555556AAAAAAAAAB55550000000000000000000000000000000000000",
      INIT_49 => X"AAAAAAAD5555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAD",
      INIT_4A => X"AAAB5555554AAAAAAA9555555552AAAAAAAAA95555555555556AAAAAAAAAAAAA",
      INIT_4B => X"B5556AAA95556AAA95554AAAA55556AAAAD5555AAAAAD55556AAAAAD555552AA",
      INIT_4C => X"52AA556AAD54AA9552AA555AAB554AAB554AAB555AAAD556AAB5552AAB5552AA",
      INIT_4D => X"A952AD52AD52AD52A956A954AB55AA552A954AA552A954AAD56AA552AB552AB5",
      INIT_4E => X"D4AD5A95A952B56A54AD5A952A56AD5AB56AD4A956AD5AB56A952A55AB54A956",
      INIT_4F => X"56B5AD6B5A94A56B5A94A56B5295AD4A56B52B5A95A94AD4AD4AD4AD4AD4AD4A",
      INIT_50 => X"A5A52D296B4A5A52D694B5AD296B5A5296B5A5294B5AD6B5AD294A5294A5294A",
      INIT_51 => X"B49696D2D2DA5A5A5B4B4B4B4B4B4B4B4B4B4B4B4B4B4A5A5A5AD2D2D69694B4",
      INIT_52 => X"DB4925B6925B6925B492DA496D25B496D25B496D25B49692DA5B4B696D2DA5B4",
      INIT_53 => X"649249249249B6DB6DB6DB6DB6D24924924925B6DB6D24925B6DB4925B6DA492",
      INIT_54 => X"B24D926D936C936C936C936C926D924DB64936D924DB6C9249B6DB24924DB6DB",
      INIT_55 => X"3264C99366CD9326CD9326CD9366C9B26CD9364D9364D9364D926C9B26D936C9",
      INIT_56 => X"CCD999B3336664CCD999332664CC99933666CC99B3266CD993366CD993264C99",
      INIT_57 => X"999998CCCCCCCCCCCCCCCCC666CCCCCCCCCCCCCCCCC9999999933333366666CC",
      INIT_58 => X"319CCE633198CC6633399CCC667331998CCE66633339998CCCC6666633333399",
      INIT_59 => X"6318E739CE718C6318C6318CE739CE6318CE7398CE7318CE63398CE63398CE63",
      INIT_5A => X"38E38E38E71C71C638E39C71CE38C718E39C738C718E718E718E718E738C739C",
      INIT_5B => X"F1E3C78F1E3870E3C70E3C70E3C71E38F1C70E38E1C71C71E38E38E38E38E38E",
      INIT_5C => X"F0F078783C3C3E1E1E1E1E1E1E1E1E1E1E1C3C3C787870F1E1C3C7870E1E3C78",
      INIT_5D => X"E0FC0F81F03E07C0F83E07C1F07C1F07C1F07C1E0F83C1F0F83C1E0F0783C1E1",
      INIT_5E => X"0FF807F803FC07F807F00FE01FC07F01FC07E03F81FC0FC07E07E07E07E07E07",
      INIT_5F => X"00FFFF80007FFF0003FFE000FFF8007FF800FFE003FF003FF003FE007FC01FF0",
      INIT_60 => X"00000000000000000000000000007FFFFFFFFE00000007FFFFF800001FFFFC00",
      INIT_61 => X"FFE0003FFFE0000FFFFF000007FFFFF80000003FFFFFFFFF0000000000000000",
      INIT_62 => X"FE03FC03FC03FC03FE01FF007FC00FF801FF800FFC007FF800FFF8007FFC000F",
      INIT_63 => X"07C1F07C0F83E07C1F83F07E07C0FC0FC0FC0FC0FE07E03F01FC07E03F807F01",
      INIT_64 => X"C3C787870F0F0E1E1E1E1E1E1E0F0F0F0787C3C1E1F0F87C3E0F07C3E0F87C1F",
      INIT_65 => X"E38E38E38E38E38E1C71C71E38E1C70E3871C38F1E3870E3C78F1E3C3870F1E1",
      INIT_66 => X"39CE6318C6318C6318C631CE738C739C639C639C738C718E39C718E38C71C718",
      INIT_67 => X"666333333399998CCCC666333199CCC6673399CCE673398CE63398CE6339CC63",
      INIT_68 => X"B3664CD9933666CC999B332666CCCC9999933333326666666666666666666666",
      INIT_69 => X"B64936D926DB24DB26D936C9B64D9364D9364D9364C9B264D9B264C993264C99",
      INIT_6A => X"25B496D24B6925B6925B6D2496DB6D2492492496DB6DB64924924936DB6C924D",
      INIT_6B => X"6B5A5294B5AD296B4A5A52D29694B4B4B4B4A5A4B4B4B4B49696D2D25A4B696D",
      INIT_6C => X"5AA54AB56A952A54A952B56A54AD4A95A95A95AD4AD6A52B5A94A56B5AD6B5AD",
      INIT_6D => X"55AAAAA55552AAAD555AAA9554AAA555AAB556AAD54AAD54AA552A954AB55AA5",
      INIT_6E => X"55555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555555555AAAAAA9555",
      INIT_6F => X"955AAD54AAD54AA9552AA555AAAD556AAA5554AAAB55552AAAA555556AAAAAAD",
      INIT_70 => X"B5A94AD6A56B52B52B52B52B56A56AD5A952A54A952AD5AA55AA55AA55AAD56A",
      INIT_71 => X"92D2D2D2DA5A5A52D2D2D2D696B4B5A5AD296B4A52D6B4A5294A5294A5294A56",
      INIT_72 => X"2492492496DB6DB6D24925B6DA492DB492DB496DA4B692DA4B696D25A4B4B696",
      INIT_73 => X"B26C99364D926C9B26D936C9B64DB24DB24DB64936D924DB6D924936DB6DB6D9",
      INIT_74 => X"D9999B33326664CCD99B33666CCD9933664C99B3664C993264C9B366C99364C9",
      INIT_75 => X"3999CCCE666333319999CCCCCCC6666666666666666666666666666666CCCCCC",
      INIT_76 => X"6318C6318C6339CE7318CE7318CE6339CC673198CE633198CE6733198CCE6633",
      INIT_77 => X"71C71C718E38E71C738E31C738E71CE39C639C738C639C639CE318E739CE318C",
      INIT_78 => X"1E3870E3C78E1C78E1C78E3C71E38E1C71E38E3871C71C71E38E38E38E38E38C",
      INIT_79 => X"0F0F0F0F0F0F0F0F0F0F1E1E1E1C3C3C7878F0E1E1C3878F0E1C3878F1E3C78F",
      INIT_7A => X"F83E0F87C1F0F83E1F0783C1F0F87C3E1F0F87C3C1E1F0F078783C3C1E1E1E0F",
      INIT_7B => X"F81F81F03F03E07C0FC1F83F07E0F81F03E0F81F07C0F83E0F83E0F81F0F83E0",
      INIT_7C => X"3F80FC07F01F80FE07F03F81FC0FE07F03F03F81F81FC0FC0FC0FC0FC0FC0FC0",
      INIT_7D => X"01FE01FC03FC03F807F80FF01FE03FC07F80FE01FC07F00FE03F80FE03F80FE0",
      INIT_7E => X"F803FE01FF007F803FC01FE00FF00FF807F803FC03FC01FE01FE01FE01FE01FE",
      INIT_7F => X"0FF803FE00FF803FE00FF803FE00FF807FC01FF007FC01FE00FF803FE01FF007",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_0_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(0),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"9999999999998CCCCCCCCCC66660000000000000000000000000000000000000",
      INIT_49 => X"3333333666666666666666666666666666666666663333333333333333333331",
      INIT_4A => X"CCCD999999933333332666666664CCCCCCCCCD999999999999B3333333333333",
      INIT_4B => X"26664CCCD999B33326666CCCC9999B333366666CCCCC99999B333336666664CC",
      INIT_4C => X"9B33664CC999332664CC999332666CCD999332666CCC999B3326664CCD999B33",
      INIT_4D => X"CD9B3664C99B3664CD9B3266CD9933664CD9933664CD9933664CC99B32664CD9",
      INIT_4E => X"66C99326CD9B264C99366CD9B364C993264C993264C993264CD9B366CD993264",
      INIT_4F => X"9B26C9B26CD9364D9326C9B264D9366C9B264D9326CD9366C99366C99366C993",
      INIT_50 => X"36C9B64DB26C93649B26D9364DB26C9B24D9364D926C9B26C9B26C9B26C9B26C",
      INIT_51 => X"26DB249B64936C936D926D926D926D926D926D926D926C936C93649B64DB26D9",
      INIT_52 => X"926DB6DB24924DB6D924936DB64926DB64926DB64926DB24936D924DB64936D9",
      INIT_53 => X"B6DB6DB6DB6D249249249249249B6DB6DB6DB6DB6DB64924924926DB6DB6C924",
      INIT_54 => X"DB6924B6DA4925B6DA4925B6DB492496DB6DA492496DB6DB6D2492492496DB6D",
      INIT_55 => X"5B496D25B496DA4B6925B496DA4B6D24B6925B6925B6925B6924B6D24B6DA492",
      INIT_56 => X"9692D2DA5A4B49696D2DA5B4B696D2DA5B4B692D25B4B692DA5B496D25B496D2",
      INIT_57 => X"2D2D2D69696969696969696B4B69696969696969696D2D2D2D25A5A5A4B4B496",
      INIT_58 => X"5AD694B5A52D694B5A52D696B4A5A52D296B4B4A5A52D2D69694B4B4A5A5A52D",
      INIT_59 => X"B5AD4A5294A5294A5294A5294A5294B5AD6B5AD294A5AD6B4A52D6B4A52D6B4A",
      INIT_5A => X"AD4AD4AD4A56A56B52B5295A94AD6A52B5295AD6A52B5AD4A52B5AD4A5295AD6",
      INIT_5B => X"A54A952A54AD5AB56A54A95AB56A54AD5A95AB52B56A56A54AD4AD4AD4AD4AD4",
      INIT_5C => X"5AA552AD56A954AB54AB54AB54AB54AB54A956A952AD5AA54A956AD5AB54A952",
      INIT_5D => X"4AA9552AA554AA9552AB556AA556AA556AA556AB552A955AAD56AB55AAD56AB5",
      INIT_5E => X"5552AAAD5556AAAD555AAAB5556AAA5556AAB5552AA9556AAB554AAB554AAB55",
      INIT_5F => X"AAAAAAD5555555AAAAAAB5555552AAAAAD55554AAAAA55555AAAAB55556AAAA5",
      INIT_60 => X"55555555555555555555555555555555555554AAAAAAAAAAAAAD5555555556AA",
      INIT_61 => X"5555556AAAAAAAA55555555552AAAAAAAAAAAA95555555555555555555555555",
      INIT_62 => X"AAA95556AAA95556AAAB55552AAAA55554AAAAA555552AAAAA5555552AAAAAA5",
      INIT_63 => X"AD54AAD55AA9552AB556AAD552AA555AAA555AAA5552AA9554AAAD556AAAD554",
      INIT_64 => X"A952AD52A55AA54AB54AB54AB55AA55AAD52A954AB55AAD56AA552A955AAD54A",
      INIT_65 => X"56A56A56A56A56A54AD4AD4A95AB52A56AD4A95AB56AD5A952A54A956AD5AB54",
      INIT_66 => X"94A5294A5294A5294A5294A5295AD6B5294AD6B5295AD4A56B52B5A95AD4AD4A",
      INIT_67 => X"D2D6969696B4B4A5A5AD2D696B4B5A52D296B4A5AD296B5A5296B5A5296B5AD6",
      INIT_68 => X"692D25B4B692D25A4B49696D2DA5A5B4B4B6969696D2D2D2D2D2D2D2D2D2D2D2",
      INIT_69 => X"92DB6DB492496DB6924B6DA492DB492DB492DB492DA496D24B692DA4B692DA4B",
      INIT_6A => X"6C924DB6D924936DB6C924924DB6DB6DB6DB6DB2492492DB6DB6DB6DB6DA4924",
      INIT_6B => X"D936C9B26C9B64D926C93649B24D926D926D936D926D926DB24DB64936D924DB",
      INIT_6C => X"366CD993264C993264C99326CD9B264C9B364C9B264D9366C9B26CD9364D9364",
      INIT_6D => X"CC99999333366664CCC999B332666CCC999332664CD99B3266CC99B3266CC993",
      INIT_6E => X"3333333399999999999999999999999999999999999993333333336666664CCC",
      INIT_6F => X"8CC6633399CCC66733199CCC6663331999CCCC6667333319999CCCCCE6666663",
      INIT_70 => X"7398C6319CE7318CE7318CE7319CE63398CE63398CE63399CC663399CC663319",
      INIT_71 => X"8E31CE31C639C631CE31CE318E738C639CE718C631CE739CE739CE739CE739CE",
      INIT_72 => X"1C71C71C71C71C71CE38E38E39C71C738E38C71C638E71C638E71CE39C738E71",
      INIT_73 => X"8E1C78F1C38E1C78E1C70E3871C38E3C71C38E38F1C71C38E38E38F1C71C71C7",
      INIT_74 => X"387878F0F1E1E3C3C7870F1E1C3C78F0E1C3878F1E3C78F1E3C78F1E3870E3C7",
      INIT_75 => X"0787C3C1E1E0F0F078783C3C3C3E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E3C3C3C",
      INIT_76 => X"E0F83E0F83E0F83E0F07C1F0F83E1F07C3E0F0783E1F0F87C1E0F0F87C3E1E0F",
      INIT_77 => X"0FC0FC0F81F81F03F07E0FC0F81F03E07C1F83F07C1F83E07C1F07E0F83E0F83",
      INIT_78 => X"01F80FE03F81FC07E03F81FC0FE07E03F01F81F80FC0FC0FE07E07E07E07E07C",
      INIT_79 => X"00FF00FF00FF00FF00FF01FE01FC03FC07F80FE01FC07F80FE03F807F01FC07F",
      INIT_7A => X"F801FF803FF007FE00FF803FF007FC01FF007FC03FE00FF007F803FC01FE01FF",
      INIT_7B => X"F8007FF000FFE003FFC007FF001FF800FFE007FF003FF801FF801FF800FF801F",
      INIT_7C => X"FF8003FFF0007FFE000FFF8003FFE000FFF0007FF8003FFC003FFC003FFC003F",
      INIT_7D => X"0001FFFC0003FFF80007FFF0001FFFC0007FFE0003FFF0001FFF8001FFF8001F",
      INIT_7E => X"07FFFE0000FFFF80003FFFE0000FFFF80007FFFC0003FFFE0001FFFE0001FFFE",
      INIT_7F => X"0007FFFE00007FFFE00007FFFE00007FFFC0000FFFFC0001FFFF80001FFFF000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_1_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(1),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"FFFFFFFFFFFE0000000000000000000000000000000000000000000000000000",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"FFFFFFC000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"0000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFC000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFE000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000",
      INIT_6F => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000",
      INIT_72 => X"0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000",
      INIT_74 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFF800000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000001FFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_7B => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000",
      INIT_7D => X"000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000",
      INIT_7F => X"00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_10_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_10_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(10),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_10_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"FFE0000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"FFFFFFE000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"0000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_11_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_11_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(11),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_11_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"FFFFF00000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_12_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_12_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(12),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_12_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"FFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_13_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_13_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(13),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_13_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_14_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_14_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(14),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_14_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_15_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_15_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(15),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_15_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_16_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_16_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(16),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_16_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_17_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_17_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(17),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_17_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep__0_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep__0_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep__0_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep__0_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep__0_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep__0_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep__0_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep__0_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep__0_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep__0_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep__0_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep__0_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep__0_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep__0_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep__0_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep__0_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_18_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_18_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(18),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_18_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"1E1E1E1E1E1E0F0F0F0F0F078780000000000000000000000000000000000000",
      INIT_49 => X"3C3C3C3878787878787878787878787878787878783C3C3C3C3C3C3C3C3C3C3E",
      INIT_4A => X"F0F1E1E1E1E3C3C3C3C7878787870F0F0F0F0E1E1E1E1E1E1E3C3C3C3C3C3C3C",
      INIT_4B => X"C7878F0F1E1E3C3C387870F0F1E1E3C3C387878F0F0F1E1E1C3C3C38787878F0",
      INIT_4C => X"1C3C7870F1E1C3C7870F1E1C3C7870F1E1E3C3878F0F1E1C3C387870F1E1E3C3",
      INIT_4D => X"F1E3C7870E1C3878F1E3C3870E1E3C7870E1E3C7870E1E3C7870F1E3C3878F1E",
      INIT_4E => X"870E1C38F1E3C78F1E3870E1C3870E1C3870E1C3870E1C3870E1C3870E1E3C78",
      INIT_4F => X"1C38F1C38F1E3871E3C70E3C78E1C78F1C3871E3C70E1C78F1E3870E1C78F1E3",
      INIT_50 => X"38F1C78E3C70E3871C38E1C78E3C70E3C71E3871E38F1C38F1C38F1C38F1C38F",
      INIT_51 => X"38E3C71C78E38F1C71E38E1C71E38E1C71E38E1C71E38F1C70E3871C78E3C71E",
      INIT_52 => X"1C71C71C38E38E38E1C71C71C78E38E3871C71C78E38E3C71C71E38E3871C71E",
      INIT_53 => X"C71C71C71C71C71C71C71C71C71C71C71C71C71C71C78E38E38E38E38E38F1C7",
      INIT_54 => X"1C71C738E38E39C71C71C638E38E38E71C71C71C718E38E38E38E38E38E71C71",
      INIT_55 => X"9C718E39C718E38C71C638E71C738E38C71C638E39C71C638E38C71C738E38E3",
      INIT_56 => X"E71CE31C638C718E71CE39C738E71CE39C738E31C638C71CE39C718E39C718E3",
      INIT_57 => X"CE31CE718E718E718E718E738C718E718E718E718E71CE31CE39C639C738C718",
      INIT_58 => X"6318E739C6318E739C6318E738C639CE318C738C639CE318E718C738C639C631",
      INIT_59 => X"C6318C6318C6318C6318C6318C6318C6318C631CE739CE738C6318C739CE738C",
      INIT_5A => X"318CE7318C67398C6339CE6318CE739CC6319CE739CC6318C6339CE739CE6318",
      INIT_5B => X"398CE63398CE63398C67319CC67398CE6319CC63398C67398CE7318CE7318CE7",
      INIT_5C => X"63399CCE673198CC673398CC673398CC673198CE63319CC673198CE63398CE63",
      INIT_5D => X"8CCE66333998CCE66333998CC66733998CC6673399CCE6633198CC6633198CC6",
      INIT_5E => X"666333319998CCCE66633339998CCC6667333999CCCE667333998CCC66733399",
      INIT_5F => X"33333319999999CCCCCCC666666333333199998CCCCC666663333399998CCCC6",
      INIT_60 => X"99999999999999999999999999999999999998CCCCCCCCCCCCCE666666666733",
      INIT_61 => X"999999B3333333366666666664CCCCCCCCCCCCD9999999999999999999999999",
      INIT_62 => X"CCCD999B33326664CCCD9999B333366666CCCCC99999B333336666664CCCCCC9",
      INIT_63 => X"3666CC999332664CD99B336664CC999333666CCC999B332666CCC999B3336666",
      INIT_64 => X"CD9B3664C993366CD993266CD993366CC99B3266CD9933664CC99B3266CC9993",
      INIT_65 => X"9B364C9B364C9B366C99366CD93264C9B366CD93264C993264C993264C993266",
      INIT_66 => X"D9364D9364D9364D9364D9364D9364D9B26C9B264D9366C9B264D9326C99366C",
      INIT_67 => X"649B24DB24D926C936C9B64DB26D93649B24D936C9B24D9364DB26C9B24D9364",
      INIT_68 => X"4DB64926DB249B6C926DB249B6C936D926DB24DB249B649B649B649B649B649B",
      INIT_69 => X"24924926DB6DB6DB24924936DB6D924926DB6D924936DB64924DB6C924DB6C92",
      INIT_6A => X"492496DB6DB6DA492492492496DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6DB6C9249",
      INIT_6B => X"6DA492DB492DB6924B6DA492DB6924B6DB4925B6DB4924B6DB6924925B6DB692",
      INIT_6C => X"5B496D25B496D25B496D25B496D24B692DA496D24B6925B492DB496DA496DA49",
      INIT_6D => X"692D2D25A5A4B4B69692D2DA5B4B49692D25A4B49692D25B4B692D25B4B692DA",
      INIT_6E => X"5A5A5A5AD2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2DA5A5A5A5A4B4B4B6969",
      INIT_6F => X"296B4A5AD29694B5A5AD29694B4A5A52D29696B4B5A5A5AD2D2969694B4B4B4A",
      INIT_70 => X"5AD294A5294A5AD6B5A5294A5AD6B4A52D6B4A52D6B4A52D694B5AD296B4A5AD",
      INIT_71 => X"2B5A94A56B5294A56B5A94A52B5AD6B5294A5294A56B5AD6B5AD6B5AD6B5AD6B",
      INIT_72 => X"56A56A56A56A56A56B52B52B5295A95AD4AD6A56B52B5A94AD4A56B5295AD4A5",
      INIT_73 => X"D4A952A56AD4A952B56A54AD5A952B56A56AD4AD5A95A952B52B52A56A56A56A",
      INIT_74 => X"52AD52A55AB54A956AD5AA54A956AD5AB56AD52A54A952A54A952A54AD5AB56A",
      INIT_75 => X"AAD56A954AB55AA552AD56A956AB54AB54AB54AB54AB54AB54AB54AB54A956A9",
      INIT_76 => X"B552AB552AB552AB55AA955AAD54AA556AB55AAD54AA552A954AA552A954AB55",
      INIT_77 => X"556AA9552AAD55AAA554AA9552AA554AA9552AA556AAD54AA955AAB552AB552A",
      INIT_78 => X"5552AAB5552AA9554AAAD556AAB554AAA5552AAD556AA9554AAB554AAB554AA9",
      INIT_79 => X"AAAA5555AAAA5555AAAA5554AAA95556AAAD554AAA95552AAB5552AAA5556AAA",
      INIT_7A => X"52AAAAD5555AAAAB55552AAAA55556AAAA55556AAAB5555AAAAD5556AAAB5555",
      INIT_7B => X"52AAAAA555554AAAAA955555AAAAAD55554AAAAA555552AAAAD55552AAAAD555",
      INIT_7C => X"552AAAAAA5555554AAAAAAD555554AAAAAA5555552AAAAA9555556AAAAA95555",
      INIT_7D => X"55555556AAAAAAAD5555555AAAAAAA95555554AAAAAAA55555552AAAAAAD5555",
      INIT_7E => X"555554AAAAAAAAD55555554AAAAAAAAD55555556AAAAAAAB55555554AAAAAAAB",
      INIT_7F => X"AAAAAAAB555555554AAAAAAAAB555555556AAAAAAAA9555555552AAAAAAAA555",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_2_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(2),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"E01FE01FE01FF00FF00FF007F800000000000000000000000000000000000000",
      INIT_49 => X"C03FC03F807F807F807F807F807F807F807F807F803FC03FC03FC03FC03FC03F",
      INIT_4A => X"FF01FE01FE03FC03FC07F807F807F00FF00FF01FE01FE01FE03FC03FC03FC03F",
      INIT_4B => X"F807F00FE01FC03FC07F80FF01FE03FC03F807F00FF01FE01FC03FC07F807F00",
      INIT_4C => X"1FC07F80FE01FC07F80FE01FC07F80FE01FC03F80FF01FE03FC07F80FE01FC03",
      INIT_4D => X"FE03F807F01FC07F01FC03F80FE03F807F01FC07F80FE03F807F01FC03F80FE0",
      INIT_4E => X"07F01FC0FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80FE03F80",
      INIT_4F => X"1FC0FE03F01FC07E03F80FC07F01F80FE03F81FC07F01F80FE03F80FE07F01FC",
      INIT_50 => X"C0FE07F03F80FC07E03F01F80FC07F03F81FC07E03F01FC0FE03F01FC0FE03F0",
      INIT_51 => X"C0FC07E07F03F01F81FC0FE07E03F01F81FC0FE07E03F01F80FC07E07F03F81F",
      INIT_52 => X"1F81F81FC0FC0FC0FE07E07E07F03F03F81F81F80FC0FC07E07E03F03F81F81F",
      INIT_53 => X"07E07E07E07E07E07E07E07E07E07E07E07E07E07E07F03F03F03F03F03F01F8",
      INIT_54 => X"1F81F83F03F03E07E07E07C0FC0FC0F81F81F81F81F03F03F03F03F03F07E07E",
      INIT_55 => X"E07E0FC1F81F03F07E07C0F81F83F03F07E07C0FC1F81F83F03F07E07C0FC0FC",
      INIT_56 => X"F81F03E07C0F81F07E0FC1F83F07E0FC1F83F03E07C0F81F03E07E0FC1F81F03",
      INIT_57 => X"F03E0F81F07E0F81F07E0F83F07E0F81F07E0F81F07E0FC1F03E07C1F83F07E0",
      INIT_58 => X"83E0F83E07C1F07C1F83E0F83F07C1F03E0F83F07C1F03E0F81F07C0F83E07C1",
      INIT_59 => X"F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83F07C1F07C1F07C0F",
      INIT_5A => X"3E0F07C1F0783E0F83C1F07C1F0F83E0F83E1F07C1F07C1F07C3E0F83E0F83E0",
      INIT_5B => X"3E0F07C3E0F07C3E0F87C1E0F87C1F0F83E1F07C3E0F87C1F0F83E0F07C1F0F8",
      INIT_5C => X"7C3E1F0F87C1E0F0783C1F0F87C3E0F0783E1F0F83C1E0F87C1E0F07C3E0F07C",
      INIT_5D => X"F0F0783C3E1F0F0783C3E1F0F8783C1E0F0787C3E1F0F87C3E1F0F87C3E1F0F8",
      INIT_5E => X"8783C3C1E1E0F0F0787C3C3E1E0F0F8787C3C1E1F0F0787C3C1E0F0F8783C3E1",
      INIT_5F => X"3C3C3C1E1E1E1E0F0F0F07878783C3C3C1E1E1F0F0F078787C3C3C1E1E0F0F07",
      INIT_60 => X"E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E0F0F0F0F0F0F0F078787878783C",
      INIT_61 => X"1E1E1E3C3C3C3C387878787878F0F0F0F0F0F0E1E1E1E1E1E1E1E1E1E1E1E1E1",
      INIT_62 => X"F0F1E1E3C3C387870F0E1E1E3C3C387878F0F0F1E1E1C3C3C38787878F0F0F0E",
      INIT_63 => X"C7870F1E1C3C7870E1E3C387870F1E1C3C7870F0E1E3C3C7870F0E1E3C3C7878",
      INIT_64 => X"0E1C3878F1E3C78F1E1C3870E1E3C78F0E1C3C78F1E1C3878F0E1C3C78F0E1E3",
      INIT_65 => X"1C3870E3C78F1C3870E1C78F1E3C78F1C3870E1C3870E1C3870E1C3870E1C387",
      INIT_66 => X"1E3871E3871E3871E3871E3871E3871E3C70E3C78E1C78F1C3871E3C70E1C78F",
      INIT_67 => X"871C38E3C71E38F1C70E3871C38E1C78E3C71E38F1C38E1C78E3C70E3C71E387",
      INIT_68 => X"71C78E38E3C71C70E38E3C71C70E38E1C71C38E3C71C78E3871C78E3871C78E3",
      INIT_69 => X"C71C71C71C71C71C38E38E38E38E1C71C71C71E38E38E3871C71C70E38E38F1C",
      INIT_6A => X"8E38E71C71C71C71C71C71C718E38E38E38E38E38E38E38E38E38E38E38F1C71",
      INIT_6B => X"8E38E31C71CE38E38C71C71CE38E38C71C71C638E38E38C71C71C71C638E38E3",
      INIT_6C => X"638E71C638E71C638E71C638E71C738E31C718E38C71C638E31C718E38E71C71",
      INIT_6D => X"8E31CE39C638C738E71CE31C638C718E31C638C718E31C638C71CE39C738E31C",
      INIT_6E => X"9C639C631CE31CE31CE31CE31CE31CE31CE31CE31CE31C639C639C738C738E71",
      INIT_6F => X"CE738C631CE718C639CE318E738C639CE318E738C639C631CE318E718C738C73",
      INIT_70 => X"631CE739CE739CE739C6318C6318C739CE738C6318C739CE718C631CE738C631",
      INIT_71 => X"CC6318C6739CE7398C6318C6339CE739CE739CE7398C6318C6318C6318C6318C",
      INIT_72 => X"98C67398C67398C6739CC6339CE6319CE7318C6739CC6318CE7398C6319CE739",
      INIT_73 => X"18CE63398CE7319CC67398CE6319CC67398CE7319CE6319CC6339CC67398C673",
      INIT_74 => X"9CCE63399CC673198CE63398CE67319CC67319CC67319CC67319CC67319CC673",
      INIT_75 => X"CCE673198CC663399CCE673198CC673398CC673398CC673398CC673398CE6731",
      INIT_76 => X"C6633399CCC6633399CCE6633198CC6673399CCE673399CCE673399CCE673399",
      INIT_77 => X"66733199CCCE66333998CCE66333998CCE66333998CCE6733199CCC6633399CC",
      INIT_78 => X"6663333999CCCE6673331998CCC667333999CCCE667331998CCC667333998CCE",
      INIT_79 => X"CCCC666633339999CCCC666733319998CCCE6673331999CCCC66633339998CCC",
      INIT_7A => X"63333319999CCCCC66663333399998CCCC6666733339999CCCCE666733339999",
      INIT_7B => X"6333333999998CCCCCE6666633333199998CCCCC666663333319999CCCCCE666",
      INIT_7C => X"99CCCCCCC66666673333331999998CCCCCC6666663333331999998CCCCCE6666",
      INIT_7D => X"99999998CCCCCCCE6666666333333319999998CCCCCCC6666666333333319999",
      INIT_7E => X"999998CCCCCCCCE6666666733333333199999998CCCCCCCC6666666733333333",
      INIT_7F => X"CCCCCCCC666666667333333333999999998CCCCCCCCE66666666333333333999",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_3_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(3),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"001FFFE0001FFFF0000FFFF80000000000000000000000000000000000000000",
      INIT_49 => X"003FFFC0007FFF80007FFF80007FFF80007FFF80003FFFC0003FFFC0003FFFC0",
      INIT_4A => X"0001FFFE0003FFFC0007FFF80007FFF0000FFFE0001FFFE0003FFFC0003FFFC0",
      INIT_4B => X"FFF8000FFFE0003FFF8000FFFE0003FFFC0007FFF0001FFFE0003FFF80007FFF",
      INIT_4C => X"E0007FFF0001FFF8000FFFE0007FFF0001FFFC000FFFE0003FFF8000FFFE0003",
      INIT_4D => X"0003FFF8001FFF8001FFFC000FFFC0007FFE0007FFF0003FFF8001FFFC000FFF",
      INIT_4E => X"F8001FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF",
      INIT_4F => X"1FFF0003FFE0007FFC000FFF8001FFF0003FFE0007FFE000FFFC000FFF8001FF",
      INIT_50 => X"FF0007FFC000FFF8003FFE000FFF8003FFE0007FFC001FFF0003FFE000FFFC00",
      INIT_51 => X"FF0007FF8003FFE001FFF0007FFC001FFE000FFF8003FFE000FFF8007FFC001F",
      INIT_52 => X"1FFE001FFF000FFF0007FF8007FFC003FFE001FFF000FFF8007FFC003FFE001F",
      INIT_53 => X"F8007FF8007FF8007FF8007FF8007FF8007FF8007FF8003FFC003FFC003FFE00",
      INIT_54 => X"E001FFC003FFC007FF8007FF000FFF001FFE001FFE003FFC003FFC003FF8007F",
      INIT_55 => X"FF800FFE001FFC007FF800FFE003FFC007FF800FFE001FFC003FF8007FF000FF",
      INIT_56 => X"001FFC007FF001FF800FFE003FF800FFE003FFC007FF001FFC007FF001FFE003",
      INIT_57 => X"003FF001FF800FFE007FF003FF800FFE007FF001FF800FFE003FF801FFC007FF",
      INIT_58 => X"FC00FFC007FE007FE003FF003FF801FFC00FFC007FE003FF001FF800FFC007FE",
      INIT_59 => X"003FF003FF003FF003FF003FF003FF003FF003FF003FF003FF801FF801FF800F",
      INIT_5A => X"C00FF801FF803FF003FE007FE00FFC00FFC01FF801FF801FF803FF003FF003FF",
      INIT_5B => X"3FF007FC00FF803FF007FE00FF801FF003FE007FC00FF801FF003FF007FE00FF",
      INIT_5C => X"7FC01FF007FE00FF803FE00FF803FF007FC01FF003FE00FF801FF007FC00FF80",
      INIT_5D => X"00FF803FC01FF007FC03FE00FF803FE00FF807FC01FF007FC01FF007FC01FF00",
      INIT_5E => X"07FC03FE01FF00FF807FC03FE00FF007F803FE01FF007F803FE00FF007FC03FE",
      INIT_5F => X"C03FC01FE01FE00FF00FF807F803FC03FE01FE00FF007F807FC03FE01FF00FF8",
      INIT_60 => X"01FE01FE01FE01FE01FE01FE01FE01FE01FE00FF00FF00FF00FF807F807F803F",
      INIT_61 => X"E01FE03FC03FC03F807F807F80FF00FF00FF00FE01FE01FE01FE01FE01FE01FE",
      INIT_62 => X"00FE01FC03FC07F80FF01FE03FC03F807F00FF01FE01FC03FC07F807F00FF00F",
      INIT_63 => X"F807F01FE03F807F01FC03F807F01FE03F807F00FE03FC07F80FF01FC03F807F",
      INIT_64 => X"F01FC07F01FC07F01FE03F80FE03F80FF01FC07F01FE03F80FF01FC07F00FE03",
      INIT_65 => X"1FC07F03F80FE03F80FE07F01FC07F01FC07F01FC07F01FC07F01FC07F01FC07",
      INIT_66 => X"1FC07E03F81FC07E03F81FC07E03F81FC07F03F80FE07F01FC07E03F80FE07F0",
      INIT_67 => X"F81FC0FC07E03F01F80FC07E03F01F80FC07E03F01FC0FE07F03F80FC07E03F8",
      INIT_68 => X"7E07F03F03F81F80FC0FC07E07F03F01F81FC0FC07E07F03F81F80FC07E07F03",
      INIT_69 => X"F81F81F81F81F81FC0FC0FC0FC0FE07E07E07E03F03F03F81F81F80FC0FC0FE0",
      INIT_6A => X"0FC0F81F81F81F81F81F81F81F03F03F03F03F03F03F03F03F03F03F03F01F81",
      INIT_6B => X"0FC0FC1F81F03F03F07E07E0FC0FC0F81F81F83F03F03F07E07E07E07C0FC0FC",
      INIT_6C => X"7C0F81F83F07E07C0F81F83F07E07C0FC1F81F03F07E07C0FC1F81F03F07E07E",
      INIT_6D => X"0FC1F03E07C0F83F07E0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC1F83F03E0",
      INIT_6E => X"1F83E07C1F03E0FC1F03E0FC1F03E0FC1F03E0FC1F03E07C1F83E07C0F83F07E",
      INIT_6F => X"F07C0F83E0F81F07C1F03E0F83F07C1F03E0F83F07C1F83E0FC1F07E0F83F07C",
      INIT_70 => X"7C1F07C1F07C1F07C1F83E0F83E0F83E0F83F07C1F07C1F07E0F83E0F83F07C1",
      INIT_71 => X"F07C1F0783E0F83E0F83E0F83C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F0",
      INIT_72 => X"1F0783E0F87C1F0783E0F83C1F07C1E0F83E0F87C1F07C1F0F83E0F83E1F07C1",
      INIT_73 => X"1F0F83C1F0F83E1F0783E0F07C1E0F87C1F0F83E1F07C1E0F83C1F0783E0F87C",
      INIT_74 => X"E0F07C3E1F0783E1F0F83C1F0F87C1E0F87C1E0F87C1E0F87C1E0F87C1E0F87C",
      INIT_75 => X"F0F87C1E0F0783C1E0F0783E1F0F87C3E0F0783C1F0F87C3E0F0783C1F0F87C1",
      INIT_76 => X"0783C3E1F0F87C3C1E0F0783C1E0F0787C3E1F0F87C3E1F0F87C3E1F0F87C3E1",
      INIT_77 => X"8783C1E1F0F0783C3E1F0F0783C3E1F0F0783C3E1F0F0783C1E1F0F87C3C1E0F",
      INIT_78 => X"787C3C3E1E0F0F8783C3E1E0F0F8783C3E1E0F0F8783C1E1F0F0787C3C1E0F0F",
      INIT_79 => X"F0F078783C3C1E1E0F0F8787C3C1E1E0F0F0787C3C1E1E0F0F8783C3C1E1F0F0",
      INIT_7A => X"7C3C3C1E1E1F0F0F8787C3C3C1E1E0F0F078787C3C3E1E1F0F0F8787C3C3E1E1",
      INIT_7B => X"83C3C3C1E1E1F0F0F0F878783C3C3E1E1E0F0F0F878783C3C3E1E1E0F0F0F878",
      INIT_7C => X"1E0F0F0F07878787C3C3C3E1E1E1F0F0F0F878787C3C3C3E1E1E1F0F0F0F8787",
      INIT_7D => X"1E1E1E1F0F0F0F0F87878783C3C3C3E1E1E1E0F0F0F0F87878783C3C3C3E1E1E",
      INIT_7E => X"1E1E1F0F0F0F0F0787878783C3C3C3C1E1E1E1E0F0F0F0F0787878783C3C3C3C",
      INIT_7F => X"0F0F0F0F8787878783C3C3C3C3E1E1E1E1F0F0F0F0F0787878783C3C3C3C3E1E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_4_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(4),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"001FFFFFFFE00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"003FFFFFFF800000007FFFFFFF800000007FFFFFFFC00000003FFFFFFFC00000",
      INIT_4A => X"0001FFFFFFFC00000007FFFFFFF80000000FFFFFFFE00000003FFFFFFFC00000",
      INIT_4B => X"0000000FFFFFFFC0000000FFFFFFFC00000007FFFFFFE00000003FFFFFFF8000",
      INIT_4C => X"FFFF80000001FFFFFFF00000007FFFFFFE0000000FFFFFFFC0000000FFFFFFFC",
      INIT_4D => X"0003FFFFFFE0000001FFFFFFF00000007FFFFFF80000003FFFFFFE0000000FFF",
      INIT_4E => X"FFFFE0000003FFFFFFC0000003FFFFFFC0000003FFFFFFC0000003FFFFFFC000",
      INIT_4F => X"E0000003FFFFFF8000000FFFFFFE0000003FFFFFF8000000FFFFFFF0000001FF",
      INIT_50 => X"000007FFFFFF0000003FFFFFF0000003FFFFFF8000001FFFFFFC000000FFFFFF",
      INIT_51 => X"000007FFFFFC000001FFFFFF8000001FFFFFF0000003FFFFFF0000007FFFFFE0",
      INIT_52 => X"E000001FFFFFF0000007FFFFF8000003FFFFFE000000FFFFFF8000003FFFFFE0",
      INIT_53 => X"FFFF8000007FFFFF8000007FFFFF8000007FFFFF8000003FFFFFC000003FFFFF",
      INIT_54 => X"0001FFFFFC000007FFFFF800000FFFFFE000001FFFFFC000003FFFFFC000007F",
      INIT_55 => X"FFFFF000001FFFFF800000FFFFFC000007FFFFF000001FFFFFC000007FFFFF00",
      INIT_56 => X"FFE000007FFFFE00000FFFFFC00000FFFFFC000007FFFFE000007FFFFE000003",
      INIT_57 => X"FFC00001FFFFF000007FFFFC00000FFFFF800001FFFFF000003FFFFE000007FF",
      INIT_58 => X"FFFF000007FFFF800003FFFFC00001FFFFF000007FFFFC00001FFFFF000007FF",
      INIT_59 => X"003FFFFC00003FFFFC00003FFFFC00003FFFFC00003FFFFC00001FFFFE00000F",
      INIT_5A => X"FFF00001FFFFC00003FFFF80000FFFFF00001FFFFE00001FFFFC00003FFFFC00",
      INIT_5B => X"C00007FFFF00003FFFF80000FFFFE00003FFFF80000FFFFE00003FFFF80000FF",
      INIT_5C => X"80001FFFF80000FFFFC0000FFFFC00007FFFE00003FFFF00001FFFF80000FFFF",
      INIT_5D => X"FF00003FFFE00007FFFC0000FFFFC0000FFFF80001FFFF80001FFFF80001FFFF",
      INIT_5E => X"07FFFC0001FFFF00007FFFC0000FFFF80003FFFE00007FFFC0000FFFF80003FF",
      INIT_5F => X"FFC0001FFFE0000FFFF00007FFFC0003FFFE0000FFFF80007FFFC0001FFFF000",
      INIT_60 => X"FE0001FFFE0001FFFE0001FFFE0001FFFE0000FFFF0000FFFF00007FFF80003F",
      INIT_61 => X"FFE0003FFFC0003FFF80007FFF0000FFFF0000FFFE0001FFFE0001FFFE0001FF",
      INIT_62 => X"00FFFE0003FFF8000FFFE0003FFFC0007FFF0001FFFE0003FFF80007FFF0000F",
      INIT_63 => X"FFF8001FFFC0007FFE0003FFF8001FFFC0007FFF0003FFF8000FFFE0003FFF80",
      INIT_64 => X"FFE0007FFE0007FFE0003FFF0003FFF0001FFF8001FFFC000FFFE0007FFF0003",
      INIT_65 => X"1FFF8003FFF0003FFF0007FFE0007FFE0007FFE0007FFE0007FFE0007FFE0007",
      INIT_66 => X"E0007FFC001FFF8003FFE0007FFC001FFF8003FFF0007FFE0007FFC000FFF800",
      INIT_67 => X"001FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF0007FFC000FFF8003FF",
      INIT_68 => X"8007FFC003FFE000FFF0007FF8003FFE001FFF0007FF8003FFE000FFF8007FFC",
      INIT_69 => X"FFE001FFE001FFE000FFF000FFF0007FF8007FFC003FFC001FFE000FFF000FFF",
      INIT_6A => X"F000FFE001FFE001FFE001FFE003FFC003FFC003FFC003FFC003FFC003FFE001",
      INIT_6B => X"F000FFE001FFC003FF8007FF000FFF001FFE003FFC003FF8007FF8007FF000FF",
      INIT_6C => X"7FF001FFC007FF800FFE003FF8007FF001FFE003FF8007FF001FFE003FF8007F",
      INIT_6D => X"F001FFC007FF003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FFC00",
      INIT_6E => X"E003FF801FFC00FFE003FF001FFC00FFE003FF001FFC007FE003FF800FFC007F",
      INIT_6F => X"FF800FFC00FFE007FE003FF003FF801FFC00FFC007FE003FF001FF800FFC007F",
      INIT_70 => X"801FF801FF801FF801FFC00FFC00FFC00FFC007FE007FE007FF003FF003FF801",
      INIT_71 => X"007FE007FC00FFC00FFC00FFC01FF801FF801FF801FF801FF801FF801FF801FF",
      INIT_72 => X"E007FC00FF801FF803FF003FE007FE00FFC00FF801FF801FF003FF003FE007FE",
      INIT_73 => X"1FF003FE00FFC01FF803FF007FE00FF801FF003FE007FE00FFC01FF803FF007F",
      INIT_74 => X"FF007FC01FF803FE00FFC01FF007FE00FF801FF007FE00FF801FF007FE00FF80",
      INIT_75 => X"FF007FE00FF803FE00FF803FE00FF803FF007FC01FF007FC00FF803FE00FF801",
      INIT_76 => X"07FC03FE00FF803FE00FF803FE00FF807FC01FF007FC01FF007FC01FF007FC01",
      INIT_77 => X"F803FE01FF007FC03FE00FF803FC01FF007FC03FE00FF803FE01FF007FC01FF0",
      INIT_78 => X"807FC03FE00FF007FC03FE00FF007FC03FE00FF007FC01FE00FF807FC01FF00F",
      INIT_79 => X"00FF807FC03FE01FF00FF807FC01FE00FF007F803FE01FF00FF803FC01FE00FF",
      INIT_7A => X"803FC01FE01FF00FF807FC03FE01FF00FF807F803FC01FE00FF007F803FC01FE",
      INIT_7B => X"FC03FC01FE01FF00FF007F803FC03FE01FF00FF007F803FC03FE01FF00FF007F",
      INIT_7C => X"1FF00FF007F807F803FC03FE01FE00FF00FF807F803FC03FE01FE00FF00FF807",
      INIT_7D => X"E01FE01FF00FF00FF807F803FC03FC01FE01FF00FF00FF807F803FC03FC01FE0",
      INIT_7E => X"1FE01FF00FF00FF807F807FC03FC03FE01FE01FF00FF00FF807F807FC03FC03F",
      INIT_7F => X"F00FF00FF807F807FC03FC03FC01FE01FE00FF00FF007F807F803FC03FC03FE0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_5_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(5),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"001FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000",
      INIT_49 => X"003FFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFC0000000000000",
      INIT_4A => X"0001FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFC0000000000000",
      INIT_4B => X"0000000FFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFC00000000000",
      INIT_4C => X"000000000001FFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFFF00000000",
      INIT_4D => X"FFFC00000000000001FFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFF000",
      INIT_4E => X"FFFFFFFFFFFC00000000000003FFFFFFFFFFFFFC00000000000003FFFFFFFFFF",
      INIT_4F => X"00000003FFFFFFFFFFFFF00000000000003FFFFFFFFFFFFF00000000000001FF",
      INIT_50 => X"FFFFF80000000000003FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF000000",
      INIT_51 => X"000007FFFFFFFFFFFE0000000000001FFFFFFFFFFFFC0000000000007FFFFFFF",
      INIT_52 => X"FFFFFFE0000000000007FFFFFFFFFFFC000000000000FFFFFFFFFFFFC0000000",
      INIT_53 => X"00000000007FFFFFFFFFFF8000000000007FFFFFFFFFFFC000000000003FFFFF",
      INIT_54 => X"0001FFFFFFFFFFF800000000000FFFFFFFFFFFE000000000003FFFFFFFFFFF80",
      INIT_55 => X"FFFFFFFFFFE00000000000FFFFFFFFFFF800000000001FFFFFFFFFFF80000000",
      INIT_56 => X"FFFFFFFF80000000000FFFFFFFFFFF000000000007FFFFFFFFFF800000000003",
      INIT_57 => X"FFFFFFFE00000000007FFFFFFFFFF00000000001FFFFFFFFFFC00000000007FF",
      INIT_58 => X"FFFFFFFFF80000000003FFFFFFFFFE00000000007FFFFFFFFFE00000000007FF",
      INIT_59 => X"003FFFFFFFFFC0000000003FFFFFFFFFC0000000003FFFFFFFFFE0000000000F",
      INIT_5A => X"00000001FFFFFFFFFC000000000FFFFFFFFFE0000000001FFFFFFFFFC0000000",
      INIT_5B => X"FFFFF8000000003FFFFFFFFF0000000003FFFFFFFFF0000000003FFFFFFFFF00",
      INIT_5C => X"00001FFFFFFFFF000000000FFFFFFFFF8000000003FFFFFFFFE000000000FFFF",
      INIT_5D => X"FFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000001FFFFFFFFE0000",
      INIT_5E => X"F800000001FFFFFFFF800000000FFFFFFFFC000000007FFFFFFFF000000003FF",
      INIT_5F => X"0000001FFFFFFFF000000007FFFFFFFC00000000FFFFFFFF800000001FFFFFFF",
      INIT_60 => X"000001FFFFFFFE00000001FFFFFFFE00000000FFFFFFFF000000007FFFFFFFC0",
      INIT_61 => X"0000003FFFFFFFC00000007FFFFFFF00000000FFFFFFFE00000001FFFFFFFE00",
      INIT_62 => X"FF00000003FFFFFFF00000003FFFFFFF80000001FFFFFFFC00000007FFFFFFF0",
      INIT_63 => X"FFFFFFE00000007FFFFFFC0000001FFFFFFF80000003FFFFFFF00000003FFFFF",
      INIT_64 => X"0000007FFFFFF80000003FFFFFFC0000001FFFFFFE0000000FFFFFFF80000003",
      INIT_65 => X"1FFFFFFC0000003FFFFFF80000007FFFFFF80000007FFFFFF80000007FFFFFF8",
      INIT_66 => X"FFFF8000001FFFFFFC0000007FFFFFE0000003FFFFFF80000007FFFFFF000000",
      INIT_67 => X"FFE0000007FFFFFE0000007FFFFFE0000007FFFFFE0000007FFFFFF0000003FF",
      INIT_68 => X"FFF8000003FFFFFF0000007FFFFFC000001FFFFFF8000003FFFFFF0000007FFF",
      INIT_69 => X"FFFFFE000001FFFFFF000000FFFFFF8000007FFFFFC000001FFFFFF000000FFF",
      INIT_6A => X"0000FFFFFE000001FFFFFE000003FFFFFC000003FFFFFC000003FFFFFC000001",
      INIT_6B => X"FFFF000001FFFFFC000007FFFFF000001FFFFFC000003FFFFF8000007FFFFF00",
      INIT_6C => X"800001FFFFF800000FFFFFC000007FFFFE000003FFFFF800001FFFFFC000007F",
      INIT_6D => X"0001FFFFF800003FFFFF000003FFFFF000003FFFFF000003FFFFF000003FFFFF",
      INIT_6E => X"0003FFFFE00000FFFFFC00001FFFFF000003FFFFE000007FFFFC00000FFFFF80",
      INIT_6F => X"00000FFFFF000007FFFFC00003FFFFE00000FFFFF800003FFFFE00000FFFFF80",
      INIT_70 => X"FFE00001FFFFE00001FFFFF00000FFFFF000007FFFF800007FFFFC00003FFFFE",
      INIT_71 => X"007FFFF80000FFFFF00000FFFFE00001FFFFE00001FFFFE00001FFFFE00001FF",
      INIT_72 => X"FFF80000FFFFE00003FFFFC00007FFFF00000FFFFE00001FFFFC00003FFFF800",
      INIT_73 => X"E00003FFFF00001FFFFC00007FFFF00001FFFFC00007FFFF00001FFFFC00007F",
      INIT_74 => X"00007FFFE00003FFFF00001FFFF80000FFFFE00007FFFF00001FFFF80000FFFF",
      INIT_75 => X"00007FFFF00003FFFF00003FFFF00003FFFF80001FFFF80000FFFFC0000FFFFE",
      INIT_76 => X"F80003FFFF00003FFFF00003FFFF00007FFFE00007FFFE00007FFFE00007FFFE",
      INIT_77 => X"FFFC0001FFFF80003FFFF00003FFFE00007FFFC0000FFFFC0001FFFF80001FFF",
      INIT_78 => X"007FFFC0000FFFF80003FFFF00007FFFC0000FFFF80001FFFF00007FFFE0000F",
      INIT_79 => X"FF00007FFFC0001FFFF00007FFFE0000FFFF80003FFFE0000FFFFC0001FFFF00",
      INIT_7A => X"003FFFE0001FFFF00007FFFC0001FFFF00007FFFC0001FFFF00007FFFC0001FF",
      INIT_7B => X"FFFC0001FFFE0000FFFF80003FFFC0001FFFF00007FFFC0003FFFE0000FFFF80",
      INIT_7C => X"E0000FFFF80007FFFC0003FFFE0000FFFF00007FFFC0003FFFE0000FFFF00007",
      INIT_7D => X"001FFFE0000FFFF00007FFFC0003FFFE0001FFFF0000FFFF80003FFFC0001FFF",
      INIT_7E => X"1FFFE0000FFFF00007FFF80003FFFC0001FFFE0000FFFF00007FFF80003FFFC0",
      INIT_7F => X"FFF0000FFFF80007FFFC0003FFFE0001FFFF0000FFFF80007FFFC0003FFFC000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_6_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(6),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000",
      INIT_4A => X"0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000",
      INIT_4B => X"0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000",
      INIT_4C => X"000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000",
      INIT_4D => X"000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000",
      INIT_4E => X"00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000",
      INIT_4F => X"FFFFFFFC000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE00",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"000007FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFF",
      INIT_52 => X"00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000",
      INIT_53 => X"FFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFC00000",
      INIT_54 => X"0001FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFF",
      INIT_55 => X"0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFC",
      INIT_57 => X"0000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFF800",
      INIT_59 => X"FFC00000000000000000003FFFFFFFFFFFFFFFFFFFC00000000000000000000F",
      INIT_5A => X"00000001FFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFC00000000000",
      INIT_5C => X"FFFFE000000000000000000FFFFFFFFFFFFFFFFFFC000000000000000000FFFF",
      INIT_5D => X"0000000000000007FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFF",
      INIT_5E => X"0000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00",
      INIT_5F => X"0000001FFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFE0000000",
      INIT_60 => X"000001FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFF8000000000",
      INIT_61 => X"0000003FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFE0000000000",
      INIT_62 => X"0000000003FFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFF800000000",
      INIT_63 => X"000000000000007FFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFC00000",
      INIT_64 => X"FFFFFF800000000000003FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFFC",
      INIT_65 => X"1FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFF800000000000007FFFFFFF",
      INIT_66 => X"00000000001FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFF8000000000000",
      INIT_67 => X"FFFFFFFFF80000000000007FFFFFFFFFFFF80000000000007FFFFFFFFFFFFC00",
      INIT_68 => X"0000000003FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC0000000000007FFF",
      INIT_69 => X"FFFFFFFFFFFE000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF000",
      INIT_6A => X"FFFF000000000001FFFFFFFFFFFC000000000003FFFFFFFFFFFC000000000001",
      INIT_6B => X"0000000001FFFFFFFFFFF800000000001FFFFFFFFFFFC000000000007FFFFFFF",
      INIT_6C => X"000001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000001FFFFFFFFFFF80",
      INIT_6D => X"0001FFFFFFFFFFC00000000003FFFFFFFFFFC00000000003FFFFFFFFFFC00000",
      INIT_6E => X"0003FFFFFFFFFF00000000001FFFFFFFFFFC00000000007FFFFFFFFFF0000000",
      INIT_6F => X"00000FFFFFFFFFF80000000003FFFFFFFFFF00000000003FFFFFFFFFF0000000",
      INIT_70 => X"00000001FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFFC00000",
      INIT_71 => X"FF8000000000FFFFFFFFFF0000000001FFFFFFFFFE0000000001FFFFFFFFFE00",
      INIT_72 => X"FFFFFFFF0000000003FFFFFFFFF8000000000FFFFFFFFFE0000000003FFFFFFF",
      INIT_73 => X"000003FFFFFFFFE0000000007FFFFFFFFE0000000007FFFFFFFFE0000000007F",
      INIT_74 => X"FFFF8000000003FFFFFFFFE000000000FFFFFFFFF8000000001FFFFFFFFF0000",
      INIT_75 => X"00007FFFFFFFFC000000003FFFFFFFFC000000001FFFFFFFFF000000000FFFFF",
      INIT_76 => X"FFFFFC000000003FFFFFFFFC000000007FFFFFFFF8000000007FFFFFFFF80000",
      INIT_77 => X"00000001FFFFFFFFC000000003FFFFFFFF800000000FFFFFFFFE000000001FFF",
      INIT_78 => X"007FFFFFFFF000000003FFFFFFFF800000000FFFFFFFFE000000007FFFFFFFF0",
      INIT_79 => X"FFFFFF800000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000",
      INIT_7A => X"FFC00000001FFFFFFFF800000001FFFFFFFF800000001FFFFFFFF800000001FF",
      INIT_7B => X"00000001FFFFFFFF000000003FFFFFFFE000000007FFFFFFFC00000000FFFFFF",
      INIT_7C => X"00000FFFFFFFF800000003FFFFFFFF000000007FFFFFFFC00000000FFFFFFFF8",
      INIT_7D => X"001FFFFFFFF000000007FFFFFFFC00000001FFFFFFFF000000003FFFFFFFE000",
      INIT_7E => X"1FFFFFFFF000000007FFFFFFFC00000001FFFFFFFF000000007FFFFFFFC00000",
      INIT_7F => X"FFFFFFF000000007FFFFFFFC00000001FFFFFFFF000000007FFFFFFFC0000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ratio_z_reg(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_7_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(7),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFC0000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFF000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000",
      INIT_4E => X"00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000",
      INIT_50 => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000",
      INIT_53 => X"00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000",
      INIT_56 => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000F",
      INIT_5A => X"FFFFFFFE000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF",
      INIT_5B => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000",
      INIT_5D => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_5E => X"0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000",
      INIT_5F => X"0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000",
      INIT_60 => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000",
      INIT_61 => X"0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000",
      INIT_62 => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000",
      INIT_63 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000",
      INIT_64 => X"000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000",
      INIT_65 => X"E0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_66 => X"FFFFFFFFFFE000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFFFFFFFFFFFFFF",
      INIT_68 => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFF",
      INIT_69 => X"000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000",
      INIT_6A => X"FFFFFFFFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_6B => X"0000000001FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFF",
      INIT_6C => X"FFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_6D => X"0001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFF800000000000000000",
      INIT_6F => X"00000FFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFF8000000000000000",
      INIT_71 => X"000000000000FFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFFC0000000",
      INIT_73 => X"FFFFFC0000000000000000007FFFFFFFFFFFFFFFFFF80000000000000000007F",
      INIT_74 => X"00000000000003FFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFF",
      INIT_75 => X"00007FFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFF00000",
      INIT_76 => X"FFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF80000000000000",
      INIT_77 => X"FFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF000000000000000001FFF",
      INIT_78 => X"FF800000000000000003FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFF",
      INIT_79 => X"000000000000001FFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFF",
      INIT_7A => X"00000000001FFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFE00",
      INIT_7B => X"00000001FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFF000000",
      INIT_7C => X"00000FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFF000000000",
      INIT_7D => X"001FFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFFC00000000000",
      INIT_7E => X"1FFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFF80000000000000",
      INIT_7F => X"FFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFFFF8000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_8_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_8_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(8),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_8_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
ratio_out_z_reg_1_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"FFFE000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFF80000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFE000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"000000000000000000000000000000000000000000000000000000000000000F",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000",
      INIT_5B => X"0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFE000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFE0000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFC000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000",
      INIT_65 => X"00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF",
      INIT_68 => X"0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000",
      INIT_6D => X"FFFE00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFF",
      INIT_6E => X"0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFF0000000000000000000000000000000000000001FFFFFFFFFFFF",
      INIT_72 => X"0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80",
      INIT_74 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000",
      INIT_75 => X"00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000001FFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000007FFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFE0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFF0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFE000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"E000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => \ratio_z_reg_reg[15]_rep_n_0\,
      ADDRARDADDR(14) => \ratio_z_reg_reg[14]_rep_n_0\,
      ADDRARDADDR(13) => \ratio_z_reg_reg[13]_rep_n_0\,
      ADDRARDADDR(12) => \ratio_z_reg_reg[12]_rep_n_0\,
      ADDRARDADDR(11) => \ratio_z_reg_reg[11]_rep_n_0\,
      ADDRARDADDR(10) => \ratio_z_reg_reg[10]_rep_n_0\,
      ADDRARDADDR(9) => \ratio_z_reg_reg[9]_rep_n_0\,
      ADDRARDADDR(8) => \ratio_z_reg_reg[8]_rep_n_0\,
      ADDRARDADDR(7) => \ratio_z_reg_reg[7]_rep_n_0\,
      ADDRARDADDR(6) => \ratio_z_reg_reg[6]_rep_n_0\,
      ADDRARDADDR(5) => \ratio_z_reg_reg[5]_rep_n_0\,
      ADDRARDADDR(4) => \ratio_z_reg_reg[4]_rep_n_0\,
      ADDRARDADDR(3) => \ratio_z_reg_reg[3]_rep_n_0\,
      ADDRARDADDR(2) => \ratio_z_reg_reg[2]_rep_n_0\,
      ADDRARDADDR(1) => \ratio_z_reg_reg[1]_rep_n_0\,
      ADDRARDADDR(0) => \ratio_z_reg_reg[0]_rep_n_0\,
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ratio_out_z_reg_0_9_n_0,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ratio_out_z_reg_1_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ratio_out_z_reg_1_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ratio_out_z_reg_1_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000001",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ratio_out_z_reg_1_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ratio_out_z_reg_1_9_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => ratio_out_z_reg(9),
      DOBDO(31 downto 0) => NLW_ratio_out_z_reg_1_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ratio_out_z_reg_1_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ratio_out_z_reg_1_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ratio_out_z_reg_1_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_ratio_out_z_reg_1_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ratio_out_z_reg_1_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ratio_out_z_reg_1_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ratio_out_z_reg_1_9_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\ratio_x_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ratio_x_reg[15]_i_2_n_0\,
      I1 => position(17),
      I2 => position(16),
      I3 => position(19),
      I4 => position(18),
      I5 => \ratio_x_reg[15]_i_3_n_0\,
      O => ratio_x_reg
    );
\ratio_x_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => position(28),
      I1 => position(29),
      I2 => position(26),
      I3 => position(27),
      I4 => position(31),
      I5 => position(30),
      O => \ratio_x_reg[15]_i_2_n_0\
    );
\ratio_x_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => position(22),
      I1 => position(23),
      I2 => position(20),
      I3 => position(21),
      I4 => position(25),
      I5 => position(24),
      O => \ratio_x_reg[15]_i_3_n_0\
    );
\ratio_x_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(0),
      Q => \ratio_x_reg_reg_n_0_[0]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[0]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(0),
      Q => \ratio_x_reg_reg[0]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[0]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(0),
      Q => \ratio_x_reg_reg[0]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(10),
      Q => \ratio_x_reg_reg_n_0_[10]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[10]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(10),
      Q => \ratio_x_reg_reg[10]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[10]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(10),
      Q => \ratio_x_reg_reg[10]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(11),
      Q => \ratio_x_reg_reg_n_0_[11]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[11]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(11),
      Q => \ratio_x_reg_reg[11]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[11]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(11),
      Q => \ratio_x_reg_reg[11]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(12),
      Q => \ratio_x_reg_reg_n_0_[12]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[12]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(12),
      Q => \ratio_x_reg_reg[12]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[12]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(12),
      Q => \ratio_x_reg_reg[12]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(13),
      Q => \ratio_x_reg_reg_n_0_[13]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[13]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(13),
      Q => \ratio_x_reg_reg[13]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[13]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(13),
      Q => \ratio_x_reg_reg[13]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(14),
      Q => \ratio_x_reg_reg_n_0_[14]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[14]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(14),
      Q => \ratio_x_reg_reg[14]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[14]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(14),
      Q => \ratio_x_reg_reg[14]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(15),
      Q => \ratio_x_reg_reg_n_0_[15]\,
      R => ratio_x_reg
    );
\ratio_x_reg_reg[15]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(15),
      Q => \ratio_x_reg_reg[15]_rep_n_0\,
      R => ratio_x_reg
    );
\ratio_x_reg_reg[15]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(15),
      Q => \ratio_x_reg_reg[15]_rep__0_n_0\,
      R => ratio_x_reg
    );
\ratio_x_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(1),
      Q => \ratio_x_reg_reg_n_0_[1]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[1]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(1),
      Q => \ratio_x_reg_reg[1]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[1]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(1),
      Q => \ratio_x_reg_reg[1]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(2),
      Q => \ratio_x_reg_reg_n_0_[2]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[2]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(2),
      Q => \ratio_x_reg_reg[2]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[2]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(2),
      Q => \ratio_x_reg_reg[2]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(3),
      Q => \ratio_x_reg_reg_n_0_[3]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[3]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(3),
      Q => \ratio_x_reg_reg[3]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[3]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(3),
      Q => \ratio_x_reg_reg[3]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(4),
      Q => \ratio_x_reg_reg_n_0_[4]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[4]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(4),
      Q => \ratio_x_reg_reg[4]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[4]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(4),
      Q => \ratio_x_reg_reg[4]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(5),
      Q => \ratio_x_reg_reg_n_0_[5]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[5]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(5),
      Q => \ratio_x_reg_reg[5]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[5]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(5),
      Q => \ratio_x_reg_reg[5]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(6),
      Q => \ratio_x_reg_reg_n_0_[6]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[6]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(6),
      Q => \ratio_x_reg_reg[6]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[6]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(6),
      Q => \ratio_x_reg_reg[6]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(7),
      Q => \ratio_x_reg_reg_n_0_[7]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[7]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(7),
      Q => \ratio_x_reg_reg[7]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[7]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(7),
      Q => \ratio_x_reg_reg[7]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(8),
      Q => \ratio_x_reg_reg_n_0_[8]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[8]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(8),
      Q => \ratio_x_reg_reg[8]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[8]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(8),
      Q => \ratio_x_reg_reg[8]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(9),
      Q => \ratio_x_reg_reg_n_0_[9]\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[9]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(9),
      Q => \ratio_x_reg_reg[9]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_x_reg_reg[9]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_x_wire(9),
      Q => \ratio_x_reg_reg[9]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(0),
      Q => ratio_z_reg(0),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[0]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(0),
      Q => \ratio_z_reg_reg[0]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[0]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(0),
      Q => \ratio_z_reg_reg[0]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(10),
      Q => ratio_z_reg(10),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[10]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(10),
      Q => \ratio_z_reg_reg[10]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[10]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(10),
      Q => \ratio_z_reg_reg[10]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(11),
      Q => ratio_z_reg(11),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[11]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(11),
      Q => \ratio_z_reg_reg[11]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[11]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(11),
      Q => \ratio_z_reg_reg[11]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(12),
      Q => ratio_z_reg(12),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[12]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(12),
      Q => \ratio_z_reg_reg[12]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[12]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(12),
      Q => \ratio_z_reg_reg[12]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(13),
      Q => ratio_z_reg(13),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[13]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(13),
      Q => \ratio_z_reg_reg[13]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[13]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(13),
      Q => \ratio_z_reg_reg[13]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(14),
      Q => ratio_z_reg(14),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[14]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(14),
      Q => \ratio_z_reg_reg[14]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[14]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(14),
      Q => \ratio_z_reg_reg[14]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(15),
      Q => ratio_z_reg(15),
      R => ratio_x_reg
    );
\ratio_z_reg_reg[15]_rep\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(15),
      Q => \ratio_z_reg_reg[15]_rep_n_0\,
      R => ratio_x_reg
    );
\ratio_z_reg_reg[15]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(15),
      Q => \ratio_z_reg_reg[15]_rep__0_n_0\,
      R => ratio_x_reg
    );
\ratio_z_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(1),
      Q => ratio_z_reg(1),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[1]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(1),
      Q => \ratio_z_reg_reg[1]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[1]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(1),
      Q => \ratio_z_reg_reg[1]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(2),
      Q => ratio_z_reg(2),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[2]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(2),
      Q => \ratio_z_reg_reg[2]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[2]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(2),
      Q => \ratio_z_reg_reg[2]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(3),
      Q => ratio_z_reg(3),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[3]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(3),
      Q => \ratio_z_reg_reg[3]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[3]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(3),
      Q => \ratio_z_reg_reg[3]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(4),
      Q => ratio_z_reg(4),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[4]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(4),
      Q => \ratio_z_reg_reg[4]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[4]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(4),
      Q => \ratio_z_reg_reg[4]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(5),
      Q => ratio_z_reg(5),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[5]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(5),
      Q => \ratio_z_reg_reg[5]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[5]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(5),
      Q => \ratio_z_reg_reg[5]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(6),
      Q => ratio_z_reg(6),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[6]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(6),
      Q => \ratio_z_reg_reg[6]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[6]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(6),
      Q => \ratio_z_reg_reg[6]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(7),
      Q => ratio_z_reg(7),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[7]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(7),
      Q => \ratio_z_reg_reg[7]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[7]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(7),
      Q => \ratio_z_reg_reg[7]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(8),
      Q => ratio_z_reg(8),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[8]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(8),
      Q => \ratio_z_reg_reg[8]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[8]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(8),
      Q => \ratio_z_reg_reg[8]_rep__0_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(9),
      Q => ratio_z_reg(9),
      S => ratio_x_reg
    );
\ratio_z_reg_reg[9]_rep\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(9),
      Q => \ratio_z_reg_reg[9]_rep_n_0\,
      S => ratio_x_reg
    );
\ratio_z_reg_reg[9]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => '1',
      D => ratio_z_wire(9),
      Q => \ratio_z_reg_reg[9]_rep__0_n_0\,
      S => ratio_x_reg
    );
\tilt_pulse_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(0),
      Q => tilt_pulse_count(0)
    );
\tilt_pulse_count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(10),
      Q => tilt_pulse_count(10)
    );
\tilt_pulse_count_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(11),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(11)
    );
\tilt_pulse_count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(12),
      Q => tilt_pulse_count(12)
    );
\tilt_pulse_count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(13),
      Q => tilt_pulse_count(13)
    );
\tilt_pulse_count_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(14),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(14)
    );
\tilt_pulse_count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(15),
      Q => tilt_pulse_count(15)
    );
\tilt_pulse_count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(16),
      Q => tilt_pulse_count(16)
    );
\tilt_pulse_count_reg[17]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(17),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(17)
    );
\tilt_pulse_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(1),
      Q => tilt_pulse_count(1)
    );
\tilt_pulse_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(2),
      Q => tilt_pulse_count(2)
    );
\tilt_pulse_count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(18),
      Q => tilt_pulse_count(31)
    );
\tilt_pulse_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(3),
      Q => tilt_pulse_count(3)
    );
\tilt_pulse_count_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(4),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(4)
    );
\tilt_pulse_count_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(5),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(5)
    );
\tilt_pulse_count_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(6),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(6)
    );
\tilt_pulse_count_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(7),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(7)
    );
\tilt_pulse_count_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => clk,
      CE => coord_valid,
      D => ratio_out_z_reg(8),
      PRE => pwm_pan_i_1_n_0,
      Q => tilt_pulse_count(8)
    );
\tilt_pulse_count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk,
      CE => coord_valid,
      CLR => pwm_pan_i_1_n_0,
      D => ratio_out_z_reg(9),
      Q => tilt_pulse_count(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_proportional_control_0_0_top is
  port (
    pwm_pan : out STD_LOGIC;
    pwm_tilt : out STD_LOGIC;
    position : in STD_LOGIC_VECTOR ( 47 downto 0 );
    clk : in STD_LOGIC;
    coord_valid : in STD_LOGIC;
    rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of hdmi_proportional_control_0_0_top : entity is "top";
end hdmi_proportional_control_0_0_top;

architecture STRUCTURE of hdmi_proportional_control_0_0_top is
begin
u0: entity work.hdmi_proportional_control_0_0_proportional_controller_pwm
     port map (
      clk => clk,
      coord_valid => coord_valid,
      position(47 downto 0) => position(47 downto 0),
      pwm_pan => pwm_pan,
      pwm_tilt => pwm_tilt,
      rst_n => rst_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity hdmi_proportional_control_0_0 is
  port (
    clk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    position : in STD_LOGIC_VECTOR ( 47 downto 0 );
    coord_valid : in STD_LOGIC;
    pwm_pan : out STD_LOGIC;
    pwm_tilt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of hdmi_proportional_control_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of hdmi_proportional_control_0_0 : entity is "hdmi_proportional_control_0_0,top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of hdmi_proportional_control_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of hdmi_proportional_control_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of hdmi_proportional_control_0_0 : entity is "top,Vivado 2022.1";
end hdmi_proportional_control_0_0;

architecture STRUCTURE of hdmi_proportional_control_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN hdmi_mig_7series_0_0_ui_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst_n : signal is "xilinx.com:signal:reset:1.0 rst_n RST";
  attribute X_INTERFACE_PARAMETER of rst_n : signal is "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
inst: entity work.hdmi_proportional_control_0_0_top
     port map (
      clk => clk,
      coord_valid => coord_valid,
      position(47 downto 0) => position(47 downto 0),
      pwm_pan => pwm_pan,
      pwm_tilt => pwm_tilt,
      rst_n => rst_n
    );
end STRUCTURE;
