

================================================================
== Vitis HLS Report for 'foo_m'
================================================================
* Date:           Sun Dec 11 11:12:53 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol4_fifo (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    65541|    65541|  0.655 ms|  0.655 ms|  65538|  65538|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+----------+----------+-------+-------+---------+
        |                    |                 |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |      Instance      |      Module     |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------+-----------------+---------+---------+----------+----------+-------+-------+---------+
        |Loop_Loop1_proc_U0  |Loop_Loop1_proc  |    65537|    65537|  0.655 ms|  0.655 ms|  65537|  65537|       no|
        |split_U0            |split            |    32769|    32769|  0.328 ms|  0.328 ms|  32769|  32769|       no|
        |Loop_Loop2_proc_U0  |Loop_Loop2_proc  |    49153|    49153|  0.492 ms|  0.492 ms|  49153|  49153|       no|
        |Loop_Loop3_proc_U0  |Loop_Loop3_proc  |    32769|    32769|  0.328 ms|  0.328 ms|  32769|  32769|       no|
        +--------------------+-----------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|     6|    -|
|FIFO             |       96|   -|    489|   246|    -|
|Instance         |        -|   4|    271|   459|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|     -|    -|
|Register         |        -|   -|      -|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |       96|   4|    760|   711|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |      240|  10|      4|     8|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+----+-----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------+-----------------+---------+----+----+-----+-----+
    |Loop_Loop1_proc_U0  |Loop_Loop1_proc  |        0|   3|  86|  119|    0|
    |Loop_Loop2_proc_U0  |Loop_Loop2_proc  |        0|   1|  99|  108|    0|
    |Loop_Loop3_proc_U0  |Loop_Loop3_proc  |        0|   0|  66|  122|    0|
    |split_U0            |split            |        0|   0|  20|  110|    0|
    +--------------------+-----------------+---------+----+----+-----+-----+
    |Total               |                 |        0|   4| 271|  459|    0|
    +--------------------+-----------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------+---------+-----+----+-----+-------+-----+---------+
    |   Name  | BRAM_18K|  FF | LUT| URAM| Depth | Bits| Size:D*B|
    +---------+---------+-----+----+-----+-------+-----+---------+
    |temp1_U  |       32|  163|   0|    -|  16384|   32|   524288|
    |temp2_U  |       32|  163|   0|    -|  16384|   32|   524288|
    |temp3_U  |       32|  163|   0|    -|  16384|   32|   524288|
    +---------+---------+-----+----+-----+-------+-----+---------+
    |Total    |       96|  489|   0|    0|  49152|   96|  1572864|
    +---------+---------+-----+----+-----+-------+-----+---------+

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_idle                |       and|   0|  0|   2|           1|           1|
    |ap_sync_done           |       and|   0|  0|   2|           1|           1|
    |split_U0_start_full_n  |       and|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|   6|           3|           3|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_local_block      |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_local_deadlock   |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|data_in_address0    |  out|   14|   ap_memory|       data_in|         array|
|data_in_ce0         |  out|    1|   ap_memory|       data_in|         array|
|data_in_d0          |  out|   32|   ap_memory|       data_in|         array|
|data_in_q0          |   in|   32|   ap_memory|       data_in|         array|
|data_in_we0         |  out|    1|   ap_memory|       data_in|         array|
|data_in_address1    |  out|   14|   ap_memory|       data_in|         array|
|data_in_ce1         |  out|    1|   ap_memory|       data_in|         array|
|data_in_d1          |  out|   32|   ap_memory|       data_in|         array|
|data_in_q1          |   in|   32|   ap_memory|       data_in|         array|
|data_in_we1         |  out|    1|   ap_memory|       data_in|         array|
|scale               |   in|   32|     ap_none|         scale|        scalar|
|data_out1_address0  |  out|   14|   ap_memory|     data_out1|         array|
|data_out1_ce0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_d0        |  out|   32|   ap_memory|     data_out1|         array|
|data_out1_q0        |   in|   32|   ap_memory|     data_out1|         array|
|data_out1_we0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_address1  |  out|   14|   ap_memory|     data_out1|         array|
|data_out1_ce1       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_d1        |  out|   32|   ap_memory|     data_out1|         array|
|data_out1_q1        |   in|   32|   ap_memory|     data_out1|         array|
|data_out1_we1       |  out|    1|   ap_memory|     data_out1|         array|
|data_out2_address0  |  out|   14|   ap_memory|     data_out2|         array|
|data_out2_ce0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_d0        |  out|   32|   ap_memory|     data_out2|         array|
|data_out2_q0        |   in|   32|   ap_memory|     data_out2|         array|
|data_out2_we0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_address1  |  out|   14|   ap_memory|     data_out2|         array|
|data_out2_ce1       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_d1        |  out|   32|   ap_memory|     data_out2|         array|
|data_out2_q1        |   in|   32|   ap_memory|     data_out2|         array|
|data_out2_we1       |  out|    1|   ap_memory|     data_out2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

