// Seed: 1673394734
module module_0;
  wire [-1 'b0 : -1] id_1;
  assign id_1 = id_1;
  bit [1 'd0 : -1] id_2;
  always_latch @(posedge -1'h0 or id_2) id_2 <= id_1;
  wire id_3;
  ;
  assign id_2 = {id_2{-1'b0}};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_8 :
  assert property (@(negedge id_3 & 1 & -1 * id_5) ~id_4)
  else $clog2(51);
  ;
endmodule
