INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Siva/project_3/project_3.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
