<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::PPCISD Namespace Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="namespaces.html"><span>Namespace&#160;List</span></a></li>
      <li><a href="namespacemembers.html"><span>Namespace&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="namespacellvm_1_1PPCISD.html">PPCISD</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PPCISD Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">NodeType</a> { <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36">FIRST_NUMBER</a> =  ISD::BUILTIN_OP_END, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a">FSEL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892">FCFID</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d">FCFIDU</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962">FCFIDS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090">FCFIDUS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b">FCTIDZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec">FCTIWZ</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331">FCTIDUZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9">FCTIWUZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9">FRE</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030">FRSQRTE</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b">VMADDFP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b">VNMSUBFP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd">VPERM</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66acbf3c8dc964f8156f3bc2749ba63869d">CMPB</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de">Hi</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb">Lo</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54">DYNALLOC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522">SRL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62">SRA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4">SHL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad78bb5b4a8218f88e112b72fab5d508c">SRA_ADDZE</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c">CALL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e">CALL_NOP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f">MTCTR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7382bd1ceab96ffedb276ad49b4308ca">BCTRL_LOAD_TOC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924">RET_FLAG</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f">MFOCRF</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af5896749994dc6b774ce5c9c4a64966a">MFVSR</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63a76994e79df471be43c2773b1d9003">MTVSRA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a19c6996c521458ff9fa40429470e5a45">MTVSRZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5">ANDIo_1_EQ_BIT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247">ANDIo_1_GT_BIT</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4fed17be029140e1e4721aedfa68fa4a">READ_TIME_BASE</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21">EH_SJLJ_SETJMP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd">EH_SJLJ_LONGJMP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60">VCMP</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b">VCMPo</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613">COND_BRANCH</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8">BDNZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800">BDZ</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2">FADDRTZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25">MFFS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06">TC_RETURN</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81">CR6SET</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181">CR6UNSET</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add">PPC32_GOT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a75da00c638a1f554457f78c4e2ef7a5c">PPC32_PICGOT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29">ADDIS_GOT_TPREL_HA</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026">LD_GOT_TPREL_L</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f">ADD_TLS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162">ADDIS_TLSGD_HA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692">ADDI_TLSGD_L</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422">GET_TLS_ADDR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a046e97f3becfbef4e0b3e1760a809dca">ADDI_TLSGD_L_ADDR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea">ADDIS_TLSLD_HA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431">ADDI_TLSLD_L</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379">GET_TLSLD_ADDR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a41664c9403b22dedab5a78fc8ef07b42">ADDI_TLSLD_L_ADDR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34">ADDIS_DTPREL_HA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc">ADDI_DTPREL_L</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a">VADD_SPLAT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">SC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a39b31c544933df302c4b6b049a0185e0">CLRBHRB</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aea2dbb65ca28f544afc80f4665a6f82c">MFBHRBE</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a25c6863bf54d5a65a55506cce743e333">RFEBB</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4156aa36da735bf4f407406f04aa9a49">XXSWAPD</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1fbf4763de48064297d4f8030f1a4f89">QVFPERM</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a59fdcfe34b6c48dbb8f370da9e3c0b">QVGPCI</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac81525fe199c6932493c8c82a7263dc6">QVALIGNI</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae0cbd00a9731600600f5718ddf05a31e">QVESPLATI</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a037cba0c11f79e50d82dde996a706e5b">QBFLT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0">STBRX</a> =  ISD::FIRST_TARGET_MEMORY_OPCODE, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599">LBRX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315">STFIWX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8">LFIWAX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9">LFIWZX</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9f74f2eb04440389d18aabcff035a19f">LXVD2X</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad7ff3b99ede678baebc8e3cd79b1090a">STXVD2X</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a61d1f29583706380b3ceda1c3c667c9b">QVLFSb</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6">TOC_ENTRY</a>
<br/>
 }</td></tr>
</table>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66"></a><!-- doxytag: member="llvm::PPCISD::NodeType" ref="a69ad64696d1df3be05f01dfb67f5bc66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">llvm::PPCISD::NodeType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36"></a><!-- doxytag: member="FIRST_NUMBER" ref="a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36" args="" -->FIRST_NUMBER</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a"></a><!-- doxytag: member="FSEL" ref="a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a" args="" -->FSEL</em>&nbsp;</td><td>
<p>FSEL - Traditional three-operand fsel node. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892"></a><!-- doxytag: member="FCFID" ref="a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892" args="" -->FCFID</em>&nbsp;</td><td>
<p>FCFID - The FCFID instruction, taking an f64 operand and producing and f64 value containing the FP representation of the integer that was temporarily in the f64 operand. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d"></a><!-- doxytag: member="FCFIDU" ref="a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d" args="" -->FCFIDU</em>&nbsp;</td><td>
<p>Newer FCFID[US] integer-to-floating-point conversion instructions for unsigned integers and single-precision outputs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962"></a><!-- doxytag: member="FCFIDS" ref="a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962" args="" -->FCFIDS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090"></a><!-- doxytag: member="FCFIDUS" ref="a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090" args="" -->FCFIDUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b"></a><!-- doxytag: member="FCTIDZ" ref="a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b" args="" -->FCTIDZ</em>&nbsp;</td><td>
<p>FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64 operand, producing an f64 value containing the integer representation of that FP value. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec"></a><!-- doxytag: member="FCTIWZ" ref="a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec" args="" -->FCTIWZ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331"></a><!-- doxytag: member="FCTIDUZ" ref="a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331" args="" -->FCTIDUZ</em>&nbsp;</td><td>
<p>Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for unsigned integers. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9"></a><!-- doxytag: member="FCTIWUZ" ref="a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9" args="" -->FCTIWUZ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9"></a><!-- doxytag: member="FRE" ref="a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9" args="" -->FRE</em>&nbsp;</td><td>
<p>Reciprocal estimate instructions (unary FP ops). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030"></a><!-- doxytag: member="FRSQRTE" ref="a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030" args="" -->FRSQRTE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b"></a><!-- doxytag: member="VMADDFP" ref="a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b" args="" -->VMADDFP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b"></a><!-- doxytag: member="VNMSUBFP" ref="a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b" args="" -->VNMSUBFP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd"></a><!-- doxytag: member="VPERM" ref="a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd" args="" -->VPERM</em>&nbsp;</td><td>
<p>VPERM - The <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> VPERM <a class="el" href="classllvm_1_1Instruction.html">Instruction</a>. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66acbf3c8dc964f8156f3bc2749ba63869d"></a><!-- doxytag: member="CMPB" ref="a69ad64696d1df3be05f01dfb67f5bc66acbf3c8dc964f8156f3bc2749ba63869d" args="" -->CMPB</em>&nbsp;</td><td>
<p>The CMPB instruction (takes two operands of i32 or i64). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de"></a><!-- doxytag: member="Hi" ref="a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de" args="" -->Hi</em>&nbsp;</td><td>
<p>Hi/Lo - These represent the high and low 16-bit parts of a global address respectively. </p>
<p>These nodes have two operands, the first of which must be a TargetGlobalAddress, and the second of which must be a <a class="el" href="classllvm_1_1Constant.html" title="This is an important base class in LLVM.">Constant</a>. Selected naively, these turn into 'lis G+C' and 'li G+C', though these are usually folded into other nodes. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb"></a><!-- doxytag: member="Lo" ref="a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb" args="" -->Lo</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54"></a><!-- doxytag: member="DYNALLOC" ref="a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54" args="" -->DYNALLOC</em>&nbsp;</td><td>
<p>The following two target-specific nodes are used for calls through function pointers in the 64-bit SVR4 ABI. </p>
<p>OPRC, CHAIN = DYNALLOC(CHAIN, NEGSIZE, FRAME_INDEX) This instruction is lowered in <a class="el" href="classllvm_1_1PPCRegisterInfo.html#a21efa0088795cac569e91009c3450642">PPCRegisterInfo::eliminateFrameIndex</a> to compute an allocation on the stack. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d"></a><!-- doxytag: member="GlobalBaseReg" ref="a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d" args="" -->GlobalBaseReg</em>&nbsp;</td><td>
<p>GlobalBaseReg - On Darwin, this node represents the result of the mflr at function entry, used for PIC code. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522"></a><!-- doxytag: member="SRL" ref="a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522" args="" -->SRL</em>&nbsp;</td><td>
<p>These nodes represent the 32-bit <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> shifts that operate on 6-bit shift amounts. </p>
<p>These nodes are generated by the multi-precision shift code. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62"></a><!-- doxytag: member="SRA" ref="a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62" args="" -->SRA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4"></a><!-- doxytag: member="SHL" ref="a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4" args="" -->SHL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ad78bb5b4a8218f88e112b72fab5d508c"></a><!-- doxytag: member="SRA_ADDZE" ref="a69ad64696d1df3be05f01dfb67f5bc66ad78bb5b4a8218f88e112b72fab5d508c" args="" -->SRA_ADDZE</em>&nbsp;</td><td>
<p>The combination of sra[wd]i and addze used to implemented signed integer division by a power of 2. </p>
<p>The first operand is the dividend, and the second is the constant shift amount (representing the divisor). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c"></a><!-- doxytag: member="CALL" ref="a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c" args="" -->CALL</em>&nbsp;</td><td>
<p>CALL - A direct function call. </p>
<p>CALL_NOP is a call with the special NOP which follows 64-bit SVR4 calls. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e"></a><!-- doxytag: member="CALL_NOP" ref="a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e" args="" -->CALL_NOP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f"></a><!-- doxytag: member="MTCTR" ref="a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f" args="" -->MTCTR</em>&nbsp;</td><td>
<p>CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a MTCTR instruction. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e"></a><!-- doxytag: member="BCTRL" ref="a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e" args="" -->BCTRL</em>&nbsp;</td><td>
<p>CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a BCTRL instruction. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a7382bd1ceab96ffedb276ad49b4308ca"></a><!-- doxytag: member="BCTRL_LOAD_TOC" ref="a69ad64696d1df3be05f01dfb67f5bc66a7382bd1ceab96ffedb276ad49b4308ca" args="" -->BCTRL_LOAD_TOC</em>&nbsp;</td><td>
<p>CHAIN,FLAG = BCTRL(CHAIN, ADDR, INFLAG) - The combination of a bctrl instruction and the TOC reload required on SVR4 PPC64. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924"></a><!-- doxytag: member="RET_FLAG" ref="a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924" args="" -->RET_FLAG</em>&nbsp;</td><td>
<p>Return with a flag operand, matched by 'blr'. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f"></a><!-- doxytag: member="MFOCRF" ref="a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f" args="" -->MFOCRF</em>&nbsp;</td><td>
<p>R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction. </p>
<p>This copies the bits corresponding to the specified CRREG into the resultant GPR. Bits corresponding to other CR regs are undefined. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66af5896749994dc6b774ce5c9c4a64966a"></a><!-- doxytag: member="MFVSR" ref="a69ad64696d1df3be05f01dfb67f5bc66af5896749994dc6b774ce5c9c4a64966a" args="" -->MFVSR</em>&nbsp;</td><td>
<p>Direct move from a VSX register to a GPR. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a63a76994e79df471be43c2773b1d9003"></a><!-- doxytag: member="MTVSRA" ref="a69ad64696d1df3be05f01dfb67f5bc66a63a76994e79df471be43c2773b1d9003" args="" -->MTVSRA</em>&nbsp;</td><td>
<p>Direct move from a GPR to a VSX register (algebraic) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a19c6996c521458ff9fa40429470e5a45"></a><!-- doxytag: member="MTVSRZ" ref="a69ad64696d1df3be05f01dfb67f5bc66a19c6996c521458ff9fa40429470e5a45" args="" -->MTVSRZ</em>&nbsp;</td><td>
<p>Direct move from a GPR to a VSX register (zero) </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5"></a><!-- doxytag: member="ANDIo_1_EQ_BIT" ref="a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5" args="" -->ANDIo_1_EQ_BIT</em>&nbsp;</td><td>
<p>i1 = ANDIo_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the eq or gt bit of CR0 after executing andi. </p>
<p>x, 1. This is used to implement truncation of i32 or i64 to i1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247"></a><!-- doxytag: member="ANDIo_1_GT_BIT" ref="a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247" args="" -->ANDIo_1_GT_BIT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a4fed17be029140e1e4721aedfa68fa4a"></a><!-- doxytag: member="READ_TIME_BASE" ref="a69ad64696d1df3be05f01dfb67f5bc66a4fed17be029140e1e4721aedfa68fa4a" args="" -->READ_TIME_BASE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21"></a><!-- doxytag: member="EH_SJLJ_SETJMP" ref="a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21" args="" -->EH_SJLJ_SETJMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd"></a><!-- doxytag: member="EH_SJLJ_LONGJMP" ref="a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd" args="" -->EH_SJLJ_LONGJMP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60"></a><!-- doxytag: member="VCMP" ref="a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60" args="" -->VCMP</em>&nbsp;</td><td>
<p>RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP* instructions. </p>
<p>For lack of better number, we use the opcode number encoding for the OPC field to identify the compare. For example, 838 is VCMPGTSH. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b"></a><!-- doxytag: member="VCMPo" ref="a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b" args="" -->VCMPo</em>&nbsp;</td><td>
<p>RESVEC, OUTFLAG = VCMPo(LHS, RHS, OPC) - Represents one of the altivec VCMP*o instructions. </p>
<p>For lack of better number, we use the opcode number encoding for the OPC field to identify the compare. For example, 838 is VCMPGTSH. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613"></a><!-- doxytag: member="COND_BRANCH" ref="a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613" args="" -->COND_BRANCH</em>&nbsp;</td><td>
<p>CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This corresponds to the COND_BRANCH pseudo instruction. </p>
<p>CRRC is the condition register to branch on, OPC is the branch opcode to use (e.g. PPC::BLE), DESTBB is the destination block to branch to, and INFLAG is an optional input flag argument. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8"></a><!-- doxytag: member="BDNZ" ref="a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8" args="" -->BDNZ</em>&nbsp;</td><td>
<p>CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based loops. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800"></a><!-- doxytag: member="BDZ" ref="a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800" args="" -->BDZ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2"></a><!-- doxytag: member="FADDRTZ" ref="a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2" args="" -->FADDRTZ</em>&nbsp;</td><td>
<p>F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding towards zero. </p>
<p>Used only as part of the long double-to-int conversion sequence. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25"></a><!-- doxytag: member="MFFS" ref="a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25" args="" -->MFFS</em>&nbsp;</td><td>
<p>F8RC = MFFS - This moves the FPSCR (not modeled) into the register. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06"></a><!-- doxytag: member="TC_RETURN" ref="a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06" args="" -->TC_RETURN</em>&nbsp;</td><td>
<p>TC_RETURN - A tail call return. </p>
<p>operand #0 chain operand #1 callee (register or absolute) operand #2 stack adjustment operand #3 optional in flag </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81"></a><!-- doxytag: member="CR6SET" ref="a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81" args="" -->CR6SET</em>&nbsp;</td><td>
<p>ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181"></a><!-- doxytag: member="CR6UNSET" ref="a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181" args="" -->CR6UNSET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add"></a><!-- doxytag: member="PPC32_GOT" ref="a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add" args="" -->PPC32_GOT</em>&nbsp;</td><td>
<p>GPRC = address of _GLOBAL_OFFSET_TABLE_. </p>
<p>Used by initial-exec TLS on PPC32. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a75da00c638a1f554457f78c4e2ef7a5c"></a><!-- doxytag: member="PPC32_PICGOT" ref="a69ad64696d1df3be05f01dfb67f5bc66a75da00c638a1f554457f78c4e2ef7a5c" args="" -->PPC32_PICGOT</em>&nbsp;</td><td>
<p>GPRC = address of _GLOBAL_OFFSET_TABLE_. </p>
<p>Used by general dynamic and local dynamic TLS on PPC32. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29"></a><!-- doxytag: member="ADDIS_GOT_TPREL_HA" ref="a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29" args="" -->ADDIS_GOT_TPREL_HA</em>&nbsp;</td><td>
<p>G8RC = ADDIS_GOT_TPREL_HA X2, Symbol - Used by the initial-exec TLS model, produces an ADDIS8 instruction that adds the GOT base to sym@got@tprel@ha. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026"></a><!-- doxytag: member="LD_GOT_TPREL_L" ref="a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026" args="" -->LD_GOT_TPREL_L</em>&nbsp;</td><td>
<p>G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec TLS model, produces a LD instruction with base register G8RReg and offset sym@got@tprel@l. </p>
<p>This completes the addition that finds the offset of "sym" relative to the thread pointer. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f"></a><!-- doxytag: member="ADD_TLS" ref="a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f" args="" -->ADD_TLS</em>&nbsp;</td><td>
<p>G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS model, produces an ADD instruction that adds the contents of G8RReg to the thread pointer. </p>
<p>Symbol contains a relocation sym@tls which is to be replaced by the thread pointer and identifies to the linker that the instruction is part of a TLS sequence. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162"></a><!-- doxytag: member="ADDIS_TLSGD_HA" ref="a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162" args="" -->ADDIS_TLSGD_HA</em>&nbsp;</td><td>
<p>G8RC = ADDIS_TLSGD_HA X2, Symbol - For the general-dynamic TLS model, produces an ADDIS8 instruction that adds the GOT base register to sym@got@tlsgd@ha. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692"></a><!-- doxytag: member="ADDI_TLSGD_L" ref="a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692" args="" -->ADDI_TLSGD_L</em>&nbsp;</td><td>
<p>X3 = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@tlsgd@l and stores the result in X3. </p>
<p>Hidden by ADDIS_TLSGD_L_ADDR until after register assignment. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422"></a><!-- doxytag: member="GET_TLS_ADDR" ref="a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422" args="" -->GET_TLS_ADDR</em>&nbsp;</td><td>
<p>X3 = GET_TLS_ADDR X3, Symbol - For the general-dynamic TLS model, produces a call to __tls_get_addr(sym@tlsgd). </p>
<p>Hidden by ADDIS_TLSGD_L_ADDR until after register assignment. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a046e97f3becfbef4e0b3e1760a809dca"></a><!-- doxytag: member="ADDI_TLSGD_L_ADDR" ref="a69ad64696d1df3be05f01dfb67f5bc66a046e97f3becfbef4e0b3e1760a809dca" args="" -->ADDI_TLSGD_L_ADDR</em>&nbsp;</td><td>
<p>G8RC = ADDI_TLSGD_L_ADDR G8RReg, Symbol, Symbol - Op that combines ADDI_TLSGD_L and GET_TLS_ADDR until expansion following register assignment. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea"></a><!-- doxytag: member="ADDIS_TLSLD_HA" ref="a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea" args="" -->ADDIS_TLSLD_HA</em>&nbsp;</td><td>
<p>G8RC = ADDIS_TLSLD_HA X2, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction that adds the GOT base register to sym@got@tlsld@ha. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431"></a><!-- doxytag: member="ADDI_TLSLD_L" ref="a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431" args="" -->ADDI_TLSLD_L</em>&nbsp;</td><td>
<p>X3 = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@tlsld@l and stores the result in X3. </p>
<p>Hidden by ADDIS_TLSLD_L_ADDR until after register assignment. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379"></a><!-- doxytag: member="GET_TLSLD_ADDR" ref="a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379" args="" -->GET_TLSLD_ADDR</em>&nbsp;</td><td>
<p>X3 = GET_TLSLD_ADDR X3, Symbol - For the local-dynamic TLS model, produces a call to __tls_get_addr(sym@tlsld). </p>
<p>Hidden by ADDIS_TLSLD_L_ADDR until after register assignment. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a41664c9403b22dedab5a78fc8ef07b42"></a><!-- doxytag: member="ADDI_TLSLD_L_ADDR" ref="a69ad64696d1df3be05f01dfb67f5bc66a41664c9403b22dedab5a78fc8ef07b42" args="" -->ADDI_TLSLD_L_ADDR</em>&nbsp;</td><td>
<p>G8RC = ADDI_TLSLD_L_ADDR G8RReg, Symbol, Symbol - Op that combines ADDI_TLSLD_L and GET_TLSLD_ADDR until expansion following register assignment. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34"></a><!-- doxytag: member="ADDIS_DTPREL_HA" ref="a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34" args="" -->ADDIS_DTPREL_HA</em>&nbsp;</td><td>
<p>G8RC = ADDIS_DTPREL_HA X3, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction that adds X3 to sym@dtprel@ha. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc"></a><!-- doxytag: member="ADDI_DTPREL_L" ref="a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc" args="" -->ADDI_DTPREL_L</em>&nbsp;</td><td>
<p>G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@dtprel@l. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a"></a><!-- doxytag: member="VADD_SPLAT" ref="a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a" args="" -->VADD_SPLAT</em>&nbsp;</td><td>
<p>VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded during instruction selection to optimize a BUILD_VECTOR into operations on splats. </p>
<p>This is necessary to avoid losing these optimizations due to constant folding. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62"></a><!-- doxytag: member="SC" ref="a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62" args="" -->SC</em>&nbsp;</td><td>
<p>CHAIN = SC CHAIN, Imm128 - System call. </p>
<p>The 7-bit unsigned operand identifies the operating system entry point. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a39b31c544933df302c4b6b049a0185e0"></a><!-- doxytag: member="CLRBHRB" ref="a69ad64696d1df3be05f01dfb67f5bc66a39b31c544933df302c4b6b049a0185e0" args="" -->CLRBHRB</em>&nbsp;</td><td>
<p>CHAIN = CLRBHRB CHAIN - Clear branch history rolling buffer. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aea2dbb65ca28f544afc80f4665a6f82c"></a><!-- doxytag: member="MFBHRBE" ref="a69ad64696d1df3be05f01dfb67f5bc66aea2dbb65ca28f544afc80f4665a6f82c" args="" -->MFBHRBE</em>&nbsp;</td><td>
<p>GPRC, CHAIN = MFBHRBE CHAIN, Entry, Dummy - Move from branch history rolling buffer entry. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a25c6863bf54d5a65a55506cce743e333"></a><!-- doxytag: member="RFEBB" ref="a69ad64696d1df3be05f01dfb67f5bc66a25c6863bf54d5a65a55506cce743e333" args="" -->RFEBB</em>&nbsp;</td><td>
<p>CHAIN = RFEBB CHAIN, State - Return from event-based branch. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a4156aa36da735bf4f407406f04aa9a49"></a><!-- doxytag: member="XXSWAPD" ref="a69ad64696d1df3be05f01dfb67f5bc66a4156aa36da735bf4f407406f04aa9a49" args="" -->XXSWAPD</em>&nbsp;</td><td>
<p>VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little endian. </p>
<p>Maps to an xxswapd instruction that corrects an lxvd2x or stxvd2x instruction. The chain is necessary because the sequence replaces a load and needs to provide the same number of outputs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a1fbf4763de48064297d4f8030f1a4f89"></a><!-- doxytag: member="QVFPERM" ref="a69ad64696d1df3be05f01dfb67f5bc66a1fbf4763de48064297d4f8030f1a4f89" args="" -->QVFPERM</em>&nbsp;</td><td>
<p>QVFPERM = This corresponds to the QPX qvfperm instruction. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0a59fdcfe34b6c48dbb8f370da9e3c0b"></a><!-- doxytag: member="QVGPCI" ref="a69ad64696d1df3be05f01dfb67f5bc66a0a59fdcfe34b6c48dbb8f370da9e3c0b" args="" -->QVGPCI</em>&nbsp;</td><td>
<p>QVGPCI = This corresponds to the QPX qvgpci instruction. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ac81525fe199c6932493c8c82a7263dc6"></a><!-- doxytag: member="QVALIGNI" ref="a69ad64696d1df3be05f01dfb67f5bc66ac81525fe199c6932493c8c82a7263dc6" args="" -->QVALIGNI</em>&nbsp;</td><td>
<p>QVALIGNI = This corresponds to the QPX qvaligni instruction. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ae0cbd00a9731600600f5718ddf05a31e"></a><!-- doxytag: member="QVESPLATI" ref="a69ad64696d1df3be05f01dfb67f5bc66ae0cbd00a9731600600f5718ddf05a31e" args="" -->QVESPLATI</em>&nbsp;</td><td>
<p>QVESPLATI = This corresponds to the QPX qvesplati instruction. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a037cba0c11f79e50d82dde996a706e5b"></a><!-- doxytag: member="QBFLT" ref="a69ad64696d1df3be05f01dfb67f5bc66a037cba0c11f79e50d82dde996a706e5b" args="" -->QBFLT</em>&nbsp;</td><td>
<p>QBFLT = Access the underlying QPX floating-point boolean representation. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0"></a><!-- doxytag: member="STBRX" ref="a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0" args="" -->STBRX</em>&nbsp;</td><td>
<p>CHAIN = STBRX CHAIN, GPRC, Ptr, <a class="el" href="classllvm_1_1Type.html" title="The instances of the Type class are immutable: once they are created, they are never changed...">Type</a> - This is a byte-swapping store instruction. </p>
<p>It byte-swaps the low "Type" bits of the GPRC input, then stores it through Ptr. <a class="el" href="classllvm_1_1Type.html" title="The instances of the Type class are immutable: once they are created, they are never changed...">Type</a> can be either i16 or i32. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599"></a><!-- doxytag: member="LBRX" ref="a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599" args="" -->LBRX</em>&nbsp;</td><td>
<p>GPRC, CHAIN = LBRX CHAIN, Ptr, <a class="el" href="classllvm_1_1Type.html" title="The instances of the Type class are immutable: once they are created, they are never changed...">Type</a> - This is a byte-swapping load instruction. </p>
<p>It loads "Type" bits, byte swaps it, then puts it in the bottom bits of the GPRC. TYPE can be either i16 or i32. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315"></a><!-- doxytag: member="STFIWX" ref="a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315" args="" -->STFIWX</em>&nbsp;</td><td>
<p>STFIWX - The STFIWX instruction. </p>
<p>The first operand is an input token chain, then an f64 value to store, then an address to store it to. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8"></a><!-- doxytag: member="LFIWAX" ref="a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8" args="" -->LFIWAX</em>&nbsp;</td><td>
<p>GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point load which sign-extends from a 32-bit integer value into the destination 64-bit register. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9"></a><!-- doxytag: member="LFIWZX" ref="a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9" args="" -->LFIWZX</em>&nbsp;</td><td>
<p>GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point load which zero-extends from a 32-bit integer value into the destination 64-bit register. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a9f74f2eb04440389d18aabcff035a19f"></a><!-- doxytag: member="LXVD2X" ref="a69ad64696d1df3be05f01dfb67f5bc66a9f74f2eb04440389d18aabcff035a19f" args="" -->LXVD2X</em>&nbsp;</td><td>
<p>VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian. </p>
<p>Maps directly to an lxvd2x instruction that will be followed by an xxswapd. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ad7ff3b99ede678baebc8e3cd79b1090a"></a><!-- doxytag: member="STXVD2X" ref="a69ad64696d1df3be05f01dfb67f5bc66ad7ff3b99ede678baebc8e3cd79b1090a" args="" -->STXVD2X</em>&nbsp;</td><td>
<p>CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian. </p>
<p>Maps directly to an stxvd2x instruction that will be preceded by an xxswapd. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a61d1f29583706380b3ceda1c3c667c9b"></a><!-- doxytag: member="QVLFSb" ref="a69ad64696d1df3be05f01dfb67f5bc66a61d1f29583706380b3ceda1c3c667c9b" args="" -->QVLFSb</em>&nbsp;</td><td>
<p>QBRC, CHAIN = QVLFSb CHAIN, Ptr The 4xf32 load used for v4i1 constants. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6"></a><!-- doxytag: member="TOC_ENTRY" ref="a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6" args="" -->TOC_ENTRY</em>&nbsp;</td><td>
<p>GPRC = TOC_ENTRY GA, TOC Loads the entry for GA from the TOC, where the TOC base is given by the last operand. </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="PPCISelLowering_8h_source.html#l00027">27</a> of file <a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:42:20 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
