{
    "code": "module TopModule(\n    input  wire a,\n    input  wire b,\n    input  wire sel_b1,\n    input  wire sel_b2,\n    output wire out_assign,\n    output reg  out_always\n);\n\n    // Using assign statement for 2-to-1 mux\n    assign out_assign = (sel_b1 && sel_b2) ? b : a;\n\n    // Using procedural if statement for 2-to-1 mux\n    always @(*) begin\n        if (sel_b1 && sel_b2)\n            out_always = b;\n        else\n            out_always = a;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}