
*** Running vivado
    with args -log tetris_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tetris_top.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tetris_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/utils_1/imports/synth_1/tetris_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/utils_1/imports/synth_1/tetris_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tetris_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15985
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1862.594 ; gain = 379.676 ; free physical = 15209 ; free virtual = 21587
Synthesis current peak Physical Memory [PSS] (MB): peak = 1068.526; parent = 863.155; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3485.305; parent = 1862.598; children = 1622.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tetris_top' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FSMC' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FSMC.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FSMC' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FSMC.sv:23]
INFO: [Synth 8-6157] synthesizing module 'FPL' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FPL.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FPL.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'FPL' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FPL.sv:26]
INFO: [Synth 8-6157] synthesizing module 'VPPL' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/VPPL.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'VPPL' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/VPPL.sv:23]
INFO: [Synth 8-6157] synthesizing module 'KPL' [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/KPL.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'KPL' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/KPL.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'tetris_top' (0#1) [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:23]
WARNING: [Synth 8-3848] Net pType in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:35]
WARNING: [Synth 8-3848] Net rType in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:36]
WARNING: [Synth 8-3848] Net X in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:39]
WARNING: [Synth 8-3848] Net Y in module/entity tetris_top does not have driver. [/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/tetris_top.sv:40]
WARNING: [Synth 8-7129] Port keycode[31] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[30] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[29] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[28] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[27] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[26] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[25] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[24] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[23] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[22] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[21] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[20] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[19] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[18] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[17] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[16] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[15] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[14] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[13] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[12] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[11] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[10] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[9] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[8] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[7] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[6] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[5] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[4] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[3] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[2] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[1] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[0] in module tetris_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1928.562 ; gain = 445.645 ; free physical = 15296 ; free virtual = 21675
Synthesis current peak Physical Memory [PSS] (MB): peak = 1068.526; parent = 863.155; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3551.273; parent = 1928.566; children = 1622.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1946.375 ; gain = 463.457 ; free physical = 15299 ; free virtual = 21678
Synthesis current peak Physical Memory [PSS] (MB): peak = 1068.526; parent = 863.155; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3569.086; parent = 1946.379; children = 1622.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.379 ; gain = 471.461 ; free physical = 15297 ; free virtual = 21676
Synthesis current peak Physical Memory [PSS] (MB): peak = 1068.526; parent = 863.155; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3577.090; parent = 1954.383; children = 1622.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1963.285 ; gain = 480.367 ; free physical = 15265 ; free virtual = 21645
Synthesis current peak Physical Memory [PSS] (MB): peak = 1068.526; parent = 863.155; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3585.996; parent = 1963.289; children = 1622.707
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
+---Muxes : 
	   9 Input    6 Bit        Muxes := 2     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   8 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port keycode[31] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[30] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[29] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[28] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[27] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[26] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[25] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[24] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[23] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[22] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[21] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[20] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[19] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[18] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[17] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[16] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[15] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[14] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[13] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[12] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[11] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[10] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[9] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[8] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[7] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[6] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[5] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[4] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[3] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[2] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[1] in module tetris_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port keycode[0] in module tetris_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.598 ; gain = 596.680 ; free physical = 15017 ; free virtual = 21399
Synthesis current peak Physical Memory [PSS] (MB): peak = 1274.112; parent = 1068.772; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3702.309; parent = 2079.602; children = 1622.707
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.598 ; gain = 596.680 ; free physical = 15010 ; free virtual = 21393
Synthesis current peak Physical Memory [PSS] (MB): peak = 1277.448; parent = 1072.108; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3702.309; parent = 2079.602; children = 1622.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.598 ; gain = 596.680 ; free physical = 15008 ; free virtual = 21390
Synthesis current peak Physical Memory [PSS] (MB): peak = 1277.987; parent = 1072.647; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3702.309; parent = 2079.602; children = 1622.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance FSM_controller of module FSMC having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance valid_piece_position_logic of module VPPL having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance keyboard_piece_logic of module KPL having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2079.598 ; gain = 596.680 ; free physical = 14979 ; free virtual = 21362
Synthesis current peak Physical Memory [PSS] (MB): peak = 1278.159; parent = 1072.819; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3702.309; parent = 2079.602; children = 1622.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2079.598 ; gain = 596.680 ; free physical = 14979 ; free virtual = 21362
Synthesis current peak Physical Memory [PSS] (MB): peak = 1278.175; parent = 1072.835; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3702.309; parent = 2079.602; children = 1622.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2079.598 ; gain = 596.680 ; free physical = 14983 ; free virtual = 21365
Synthesis current peak Physical Memory [PSS] (MB): peak = 1278.269; parent = 1072.929; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3702.309; parent = 2079.602; children = 1622.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2079.598 ; gain = 596.680 ; free physical = 14990 ; free virtual = 21372
Synthesis current peak Physical Memory [PSS] (MB): peak = 1278.331; parent = 1072.991; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3702.309; parent = 2079.602; children = 1622.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2079.598 ; gain = 596.680 ; free physical = 14990 ; free virtual = 21372
Synthesis current peak Physical Memory [PSS] (MB): peak = 1278.347; parent = 1073.007; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3702.309; parent = 2079.602; children = 1622.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.598 ; gain = 596.680 ; free physical = 14990 ; free virtual = 21372
Synthesis current peak Physical Memory [PSS] (MB): peak = 1278.362; parent = 1073.022; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3702.309; parent = 2079.602; children = 1622.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.598 ; gain = 596.680 ; free physical = 14990 ; free virtual = 21372
Synthesis current peak Physical Memory [PSS] (MB): peak = 1278.409; parent = 1073.069; children = 205.371
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3702.309; parent = 2079.602; children = 1622.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.598 ; gain = 596.680 ; free physical = 14990 ; free virtual = 21373
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2079.605 ; gain = 596.680 ; free physical = 14990 ; free virtual = 21373
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.605 ; gain = 0.000 ; free physical = 15103 ; free virtual = 21486
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2165.223 ; gain = 0.000 ; free physical = 15013 ; free virtual = 21395
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 62aca7c1
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2165.223 ; gain = 682.305 ; free physical = 15217 ; free virtual = 21600
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.runs/synth_1/tetris_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tetris_top_utilization_synth.rpt -pb tetris_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 01:34:40 2024...
