/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_hsh.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_HSH_
#define _NTHW_FPGA_REG_DEFS_HSH_

/* HSH */
#define NTHW_MOD_HSH (0x501484bfUL)
#define HSH_RCP_CTRL (0xb257f1b9UL)
#define HSH_RCP_CTRL_ADR (0x5685bfbUL)
#define HSH_RCP_CTRL_CNT (0x1560c22aUL)
#define HSH_RCP_DATA (0x1d8673a0UL)
#define HSH_RCP_DATA_AUTO_IPV4_MASK (0xa0d4de3bUL)
#define HSH_RCP_DATA_HSH_TYPE (0x14cd0865UL)
#define HSH_RCP_DATA_HSH_VALID (0xc89b0bd3UL)
#define HSH_RCP_DATA_K (0xccdb0222UL)
#define HSH_RCP_DATA_LOAD_DIST_TYPE (0x152a0a87UL)
#define HSH_RCP_DATA_MAC_PORT_MASK (0x5160b288UL)
#define HSH_RCP_DATA_P_MASK (0x8a555abbUL)
#define HSH_RCP_DATA_QW0_OFS (0x276b79cfUL)
#define HSH_RCP_DATA_QW0_PE (0x32014a20UL)
#define HSH_RCP_DATA_QW4_OFS (0xd2ebdf0fUL)
#define HSH_RCP_DATA_QW4_PE (0xbd63dd77UL)
#define HSH_RCP_DATA_SEED (0xf8fc2c1cUL)
#define HSH_RCP_DATA_SORT (0xed5f3d38UL)
#define HSH_RCP_DATA_TNL_P (0x6e56b51eUL)
#define HSH_RCP_DATA_TOEPLITZ (0xc1864a45UL)
#define HSH_RCP_DATA_W8_OFS (0x68150d02UL)
#define HSH_RCP_DATA_W8_PE (0x9387d583UL)
#define HSH_RCP_DATA_W8_SORT (0x5c67eca8UL)
#define HSH_RCP_DATA_W9_OFS (0x557524b2UL)
#define HSH_RCP_DATA_W9_P (0x808204d9UL)
#define HSH_RCP_DATA_W9_PE (0x2b3bb2e6UL)
#define HSH_RCP_DATA_W9_SORT (0x973b3f0dUL)
#define HSH_RCP_DATA_WORD_MASK (0x55c53a1fUL)

#endif	/* _NTHW_FPGA_REG_DEFS_HSH_ */

/*
 * Auto-generated file - do *NOT* edit
 */
