--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf pins.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5776 paths analyzed, 2180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.058ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd1 (SLICE_X23Y107.AX), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/isAligned (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.008ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.238 - 0.253)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/isAligned to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y108.AQ     Tcko                  0.391   comm_fpga_fx2/isAligned
                                                       comm_fpga_fx2/isAligned
    SLICE_X22Y106.D6     net (fanout=4)        2.198   comm_fpga_fx2/isAligned
    SLICE_X22Y106.D      Tilo                  0.203   comm_fpga_fx2/isWrite
                                                       comm_fpga_fx2/state_FSM_FFd1-In1_SW1
    SLICE_X9Y108.D3      net (fanout=1)        2.383   N117
    SLICE_X9Y108.D       Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In2
    SLICE_X23Y107.AX     net (fanout=2)        2.511   comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X23Y107.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      8.008ns (0.916ns logic, 7.092ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/isWrite (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.779ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.150 - 0.157)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/isWrite to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y106.AQ     Tcko                  0.447   comm_fpga_fx2/isWrite
                                                       comm_fpga_fx2/isWrite
    SLICE_X22Y106.C1     net (fanout=4)        0.887   comm_fpga_fx2/isWrite
    SLICE_X22Y106.C      Tilo                  0.204   comm_fpga_fx2/isWrite
                                                       comm_fpga_fx2/state_FSM_FFd1-In1_SW0
    SLICE_X9Y108.D6      net (fanout=1)        2.408   N116
    SLICE_X9Y108.D       Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In2
    SLICE_X23Y107.AX     net (fanout=2)        2.511   comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X23Y107.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.779ns (0.973ns logic, 5.806ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/isWrite (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.150 - 0.157)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/isWrite to comm_fpga_fx2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y106.AQ     Tcko                  0.447   comm_fpga_fx2/isWrite
                                                       comm_fpga_fx2/isWrite
    SLICE_X22Y106.D3     net (fanout=4)        0.727   comm_fpga_fx2/isWrite
    SLICE_X22Y106.D      Tilo                  0.203   comm_fpga_fx2/isWrite
                                                       comm_fpga_fx2/state_FSM_FFd1-In1_SW1
    SLICE_X9Y108.D3      net (fanout=1)        2.383   N117
    SLICE_X9Y108.D       Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1-In2
    SLICE_X23Y107.AX     net (fanout=2)        2.511   comm_fpga_fx2/state_FSM_FFd1-In
    SLICE_X23Y107.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd3
                                                       comm_fpga_fx2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (0.972ns logic, 5.621ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd4_1 (SLICE_X28Y102.AX), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_8 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.024ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.233 - 0.246)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_8 to comm_fpga_fx2/state_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y105.AQ     Tcko                  0.447   comm_fpga_fx2/count<9>
                                                       comm_fpga_fx2/count_8
    SLICE_X9Y108.A5      net (fanout=4)        0.925   comm_fpga_fx2/count<8>
    SLICE_X9Y108.A       Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/count[31]_GND_204_o_equal_19_o<31>1_SW1
    SLICE_X9Y108.C4      net (fanout=1)        0.773   N119
    SLICE_X9Y108.C       Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/count[31]_GND_204_o_equal_19_o<31>6
    SLICE_X22Y108.D1     net (fanout=5)        2.843   comm_fpga_fx2/count[31]_GND_204_o_equal_19_o
    SLICE_X22Y108.CMUX   Topdc                 0.368   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4-In3_F
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
    SLICE_X28Y102.AX     net (fanout=3)        1.014   comm_fpga_fx2/state_FSM_FFd4-In
    SLICE_X28Y102.CLK    Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd4_2
                                                       comm_fpga_fx2/state_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.024ns (1.469ns logic, 5.555ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2_4 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.016ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.233 - 0.252)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2_4 to comm_fpga_fx2/state_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y107.DQ     Tcko                  0.447   comm_fpga_fx2/state_FSM_FFd2_4
                                                       comm_fpga_fx2/state_FSM_FFd2_4
    SLICE_X11Y108.D4     net (fanout=48)       2.533   comm_fpga_fx2/state_FSM_FFd2_4
    SLICE_X11Y108.D      Tilo                  0.259   comm_fpga_fx2/isAligned
                                                       comm_fpga_fx2/state_FSM_FFd4-In1
    SLICE_X22Y108.CX     net (fanout=1)        2.463   comm_fpga_fx2/state_FSM_FFd4-In1
    SLICE_X22Y108.CMUX   Tcxc                  0.164   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
    SLICE_X28Y102.AX     net (fanout=3)        1.014   comm_fpga_fx2/state_FSM_FFd4-In
    SLICE_X28Y102.CLK    Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd4_2
                                                       comm_fpga_fx2/state_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.016ns (1.006ns logic, 6.010ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_26 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_26 to comm_fpga_fx2/state_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.DQ      Tcko                  0.391   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/count_26
    SLICE_X5Y109.A1      net (fanout=3)        0.824   comm_fpga_fx2/count<26>
    SLICE_X5Y109.A       Tilo                  0.259   comm_fpga_fx2/count[31]_GND_204_o_equal_19_o<31>2
                                                       comm_fpga_fx2/count[31]_GND_204_o_equal_19_o<31>3
    SLICE_X9Y108.C2      net (fanout=1)        0.911   comm_fpga_fx2/count[31]_GND_204_o_equal_19_o<31>2
    SLICE_X9Y108.C       Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/count[31]_GND_204_o_equal_19_o<31>6
    SLICE_X22Y108.D1     net (fanout=5)        2.843   comm_fpga_fx2/count[31]_GND_204_o_equal_19_o
    SLICE_X22Y108.CMUX   Topdc                 0.368   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4-In3_F
                                                       comm_fpga_fx2/state_FSM_FFd4-In3
    SLICE_X28Y102.AX     net (fanout=3)        1.014   comm_fpga_fx2/state_FSM_FFd4-In
    SLICE_X28Y102.CLK    Tdick                 0.136   comm_fpga_fx2/state_FSM_FFd4_2
                                                       comm_fpga_fx2/state_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (1.413ns logic, 5.592ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point s7_count_2 (SLICE_X39Y86.C2), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1_1 (FF)
  Destination:          s7_count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.947ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.450 - 0.490)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1_1 to s7_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y108.DQ      Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd1_1
                                                       comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X28Y66.C6      net (fanout=8)        3.726   comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X28Y66.C       Tilo                  0.205   s11_count<7>
                                                       comm_fpga_fx2/Mmux_f2hReady_out11_rstpot_3
    SLICE_X39Y86.C2      net (fanout=21)       2.303   comm_fpga_fx2/Mmux_f2hReady_out11_rstpot3
    SLICE_X39Y86.CLK     Tas                   0.322   s7_count<3>
                                                       s7_count_2_dpot1
                                                       s7_count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.947ns (0.918ns logic, 6.029ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3_1 (FF)
  Destination:          s7_count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.613ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.450 - 0.490)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3_1 to s7_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y108.AQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd3_3
                                                       comm_fpga_fx2/state_FSM_FFd3_1
    SLICE_X28Y66.C3      net (fanout=30)       3.392   comm_fpga_fx2/state_FSM_FFd3_1
    SLICE_X28Y66.C       Tilo                  0.205   s11_count<7>
                                                       comm_fpga_fx2/Mmux_f2hReady_out11_rstpot_3
    SLICE_X39Y86.C2      net (fanout=21)       2.303   comm_fpga_fx2/Mmux_f2hReady_out11_rstpot3
    SLICE_X39Y86.CLK     Tas                   0.322   s7_count<3>
                                                       s7_count_2_dpot1
                                                       s7_count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.613ns (0.918ns logic, 5.695ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4_2 (FF)
  Destination:          s7_count_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.919ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.450 - 0.483)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4_2 to s7_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y102.BQ     Tcko                  0.408   comm_fpga_fx2/state_FSM_FFd4_2
                                                       comm_fpga_fx2/state_FSM_FFd4_2
    SLICE_X28Y66.C4      net (fanout=7)        2.681   comm_fpga_fx2/state_FSM_FFd4_2
    SLICE_X28Y66.C       Tilo                  0.205   s11_count<7>
                                                       comm_fpga_fx2/Mmux_f2hReady_out11_rstpot_3
    SLICE_X39Y86.C2      net (fanout=21)       2.303   comm_fpga_fx2/Mmux_f2hReady_out11_rstpot3
    SLICE_X39Y86.CLK     Tas                   0.322   s7_count<3>
                                                       s7_count_2_dpot1
                                                       s7_count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.919ns (0.935ns logic, 4.984ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh5_0 (SLICE_X12Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh5_0 (FF)
  Destination:          sh5_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sh5_0 to sh5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y79.AQ      Tcko                  0.200   sh5<3>
                                                       sh5_0
    SLICE_X12Y79.A6      net (fanout=2)        0.021   sh5<0>
    SLICE_X12Y79.CLK     Tah         (-Th)    -0.190   sh5<3>
                                                       sh5_0_dpot
                                                       sh5_0
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point sh9_3 (SLICE_X46Y82.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh9_3 (FF)
  Destination:          sh9_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sh9_3 to sh9_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y82.DQ      Tcko                  0.200   sh9<3>
                                                       sh9_3
    SLICE_X46Y82.D6      net (fanout=2)        0.021   sh9<3>
    SLICE_X46Y82.CLK     Tah         (-Th)    -0.190   sh9<3>
                                                       sh9_3_dpot
                                                       sh9_3
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point sh11_7 (SLICE_X40Y62.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh11_7 (FF)
  Destination:          sh11_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sh11_7 to sh11_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y62.DQ      Tcko                  0.200   sh11<7>
                                                       sh11_7
    SLICE_X40Y62.D6      net (fanout=2)        0.023   sh11<7>
    SLICE_X40Y62.CLK     Tah         (-Th)    -0.190   sh11<7>
                                                       sh11_7_dpot
                                                       sh11_7
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.473ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: r3/Mmac_n0022/CLK
  Logical resource: r3/Mmac_n0022/CLK
  Location pin: DSP48_X1Y21.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 17.473ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: r8/Mmac_n0022/CLK
  Logical resource: r8/Mmac_n0022/CLK
  Location pin: DSP48_X1Y18.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 17.473ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: r10/Mmac_n0022/CLK
  Logical resource: r10/Mmac_n0022/CLK
  Location pin: DSP48_X1Y24.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    8.058|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5776 paths, 0 nets, and 2752 connections

Design statistics:
   Minimum period:   8.058ns{1}   (Maximum frequency: 124.100MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 18 20:44:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 314 MB



