#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov 19 10:02:13 2024
# Process ID: 8992
# Current directory: C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.runs/impl_1
# Command line: vivado.exe -log ROM_selector_onboard.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ROM_selector_onboard.tcl -notrace
# Log file: C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.runs/impl_1/ROM_selector_onboard.vdi
# Journal file: C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.runs/impl_1\vivado.jou
# Running On: DESKTOP-J65OIEO, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 8432 MB
#-----------------------------------------------------------
source ROM_selector_onboard.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 481.043 ; gain = 217.391
Command: link_design -top ROM_selector_onboard -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 899.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clock'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clock]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'cathodes[0]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cathodes[1]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cathodes[2]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cathodes[3]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cathodes[4]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cathodes[5]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cathodes[6]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cathodes[7]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anodes[0]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anodes[1]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anodes[2]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anodes[3]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anodes[4]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anodes[5]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anodes[6]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'anodes[7]'. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.973 ; gain = 538.102
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1047.922 ; gain = 23.949

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2058a7a2b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1602.113 ; gain = 554.191

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2058a7a2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2058a7a2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25dafb5da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 25dafb5da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1faf4b4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1faf4b4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1939.062 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1faf4b4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1939.062 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1faf4b4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1939.062 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1faf4b4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1939.062 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1939.062 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1faf4b4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1939.062 ; gain = 915.090
INFO: [runtcl-4] Executing : report_drc -file ROM_selector_onboard_drc_opted.rpt -pb ROM_selector_onboard_drc_opted.pb -rpx ROM_selector_onboard_drc_opted.rpx
Command: report_drc -file ROM_selector_onboard_drc_opted.rpt -pb ROM_selector_onboard_drc_opted.pb -rpx ROM_selector_onboard_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.runs/impl_1/ROM_selector_onboard_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.runs/impl_1/ROM_selector_onboard_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1939.062 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b0c39d12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1939.062 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14357af05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.480 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14d289b67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.567 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14d289b67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.574 . Memory (MB): peak = 1939.062 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14d289b67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.586 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14d289b67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.604 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14d289b67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.605 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14d289b67

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.606 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 181fce2db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1939.062 ; gain = 0.000
Phase 2 Global Placement | Checksum: 181fce2db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 181fce2db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f03ab5f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25a5e33b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25a5e33b7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 222acd3e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 222acd3e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 222acd3e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.062 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 222acd3e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 222acd3e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 222acd3e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 222acd3e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.062 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 222acd3e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.062 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1939.062 ; gain = 0.000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.062 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f0791f06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.062 ; gain = 0.000
Ending Placer Task | Checksum: 15f86b3a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 19 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file ROM_selector_onboard_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ROM_selector_onboard_utilization_placed.rpt -pb ROM_selector_onboard_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ROM_selector_onboard_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1939.062 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.runs/impl_1/ROM_selector_onboard_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1942.199 ; gain = 3.137
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 19 Warnings, 18 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1960.066 ; gain = 14.859
INFO: [Common 17-1381] The checkpoint 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.runs/impl_1/ROM_selector_onboard_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b9eb9dce ConstDB: 0 ShapeSum: a59b15d8 RouteDB: 0
Post Restoration Checksum: NetGraph: 62a6bca3 | NumContArr: eee07d72 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 16a918fc2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2068.289 ; gain = 99.062

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16a918fc2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2074.891 ; gain = 105.664

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16a918fc2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2074.891 ; gain = 105.664
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 141
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 141
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 14c48799f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14c48799f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199
Phase 3 Initial Routing | Checksum: 15e66bc88

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 164c6dbdb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199
Phase 4 Rip-up And Reroute | Checksum: 164c6dbdb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 164c6dbdb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 164c6dbdb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199
Phase 6 Post Hold Fix | Checksum: 164c6dbdb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0166253 %
  Global Horizontal Routing Utilization  = 0.0112248 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 13.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 164c6dbdb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 164c6dbdb

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 145d1bb56

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 15cd5b1e8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199

Time (s): cpu = 00:00:40 ; elapsed = 00:00:36 . Memory (MB): peak = 2085.426 ; gain = 116.199

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 19 Warnings, 18 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 2085.426 ; gain = 125.359
INFO: [runtcl-4] Executing : report_drc -file ROM_selector_onboard_drc_routed.rpt -pb ROM_selector_onboard_drc_routed.pb -rpx ROM_selector_onboard_drc_routed.rpx
Command: report_drc -file ROM_selector_onboard_drc_routed.rpt -pb ROM_selector_onboard_drc_routed.pb -rpx ROM_selector_onboard_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.runs/impl_1/ROM_selector_onboard_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ROM_selector_onboard_methodology_drc_routed.rpt -pb ROM_selector_onboard_methodology_drc_routed.pb -rpx ROM_selector_onboard_methodology_drc_routed.rpx
Command: report_methodology -file ROM_selector_onboard_methodology_drc_routed.rpt -pb ROM_selector_onboard_methodology_drc_routed.pb -rpx ROM_selector_onboard_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.runs/impl_1/ROM_selector_onboard_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ROM_selector_onboard_power_routed.rpt -pb ROM_selector_onboard_power_summary_routed.pb -rpx ROM_selector_onboard_power_routed.rpx
Command: report_power -file ROM_selector_onboard_power_routed.rpt -pb ROM_selector_onboard_power_summary_routed.pb -rpx ROM_selector_onboard_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 20 Warnings, 18 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ROM_selector_onboard_route_status.rpt -pb ROM_selector_onboard_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ROM_selector_onboard_timing_summary_routed.rpt -pb ROM_selector_onboard_timing_summary_routed.pb -rpx ROM_selector_onboard_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ROM_selector_onboard_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ROM_selector_onboard_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ROM_selector_onboard_bus_skew_routed.rpt -pb ROM_selector_onboard_bus_skew_routed.pb -rpx ROM_selector_onboard_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2125.777 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.runs/impl_1/ROM_selector_onboard_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 10:03:41 2024...
