# Arbiter-Verification

This mini-project is a system verilog verification for an open-source priority arbiter design.

[The link for the original design](https://github.com/nguyenquanicd/AllArbiterRTLCode/blob/master/ArbFixedPriorityAbs.v)

