#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Wed Oct  4 18:58:13 2023
# Process ID: 5203
# Current directory: /home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module
# Command line: vivado
# Log file: /home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/vivado.log
# Journal file: /home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vck190/production/2.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.0 available at /tools/Xilinx/Vivado/2020.2/data/boards/board_files/vmk180/production/2.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
create_project {8X8 module} {/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module} -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
add_files -norecurse -scan_for_includes {/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/switch_module.sv /home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/network_module.sv /home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/stage_module.sv}
import_files -norecurse {/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/switch_module.sv /home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/network_module.sv /home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/stage_module.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/tb_network.sv
import_files -fileset sim_1 -norecurse /home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/tb_network.sv
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'network_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj network_module_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot network_module_behav xil_defaultlib.network_module xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot network_module_behav xil_defaultlib.network_module xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot network_module_behav

****** Webtalk v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 -notrace
couldn't read file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  4 18:59:15 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "network_module_behav -key {Behavioral:sim_1:Functional:network_module} -tclbatch {network_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source network_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'network_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_network' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_network_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_network
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'o_port' might have multiple concurrent drivers [/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" Line 1. Module network_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" Line 1. Module network_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module
Compiling module xil_defaultlib.tb_network
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_network_behav

****** Webtalk v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 -notrace
couldn't read file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  4 18:59:31 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_network' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_network_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'o_port' might have multiple concurrent drivers [/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv:22]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_network_behav -key {Behavioral:sim_1:Functional:tb_network} -tclbatch {tb_network.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source tb_network.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10300 ps : File "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_network_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_network' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_network_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_network
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'o_port' might have multiple concurrent drivers [/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" Line 1. Module network_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" Line 1. Module network_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module
Compiling module xil_defaultlib.tb_network
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_network_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 10300 ps : File "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv" Line 47
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_network' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_network_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_network
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'o_port' might have multiple concurrent drivers [/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" Line 1. Module network_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" Line 1. Module network_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module
Compiling module xil_defaultlib.tb_network
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_network_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 10300 ps : File "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv" Line 47
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_network' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_network_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_network
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'o_port' might have multiple concurrent drivers [/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" Line 1. Module network_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" Line 1. Module network_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module
Compiling module xil_defaultlib.tb_network
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_network_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 10300 ps : File "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv" Line 47
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_network' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_network_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_network
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.sim/sim_1/behav/xsim'
xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 25ca1f775ea64f2e9104e71109a23c8d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_network_behav xil_defaultlib.tb_network xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'o_port' might have multiple concurrent drivers [/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" Line 1. Module network_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/network_module.sv" Line 1. Module network_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/stage_module.sv" Line 1. Module stage_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sources_1/imports/network_module/switch_module.sv" Line 1. Module switch_module doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch_module
Compiling module xil_defaultlib.stage_module_default
Compiling module xil_defaultlib.network_module
Compiling module xil_defaultlib.tb_network
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_network_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator v2020.2.2
Time resolution is 1 ps
$finish called at time : 10300 ps : File "/home/hs/Desktop/git/benes_network_algorithm/rtl_code/8X8_network/network_module/8X8 module/8X8 module.srcs/sim_1/imports/network_module/tb_network.sv" Line 47
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 19:56:31 2023...
