// Seed: 4092578693
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd80,
    parameter id_3 = 32'd86
) (
    input tri _id_0[id_0 : id_3  &  -1],
    output logic id_1,
    input supply1 id_2,
    input wor _id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6
);
  always_comb @(posedge 1) begin : LABEL_0
    for (id_1 = -1'b0; (-1); id_1 = -1 / id_4.id_6) if (1) @(posedge id_3) id_1 <= 1'b0;
  end
  logic id_8;
  ;
  struct packed {
    logic id_9;
    logic id_10;
  } id_11;
  wor id_12;
  ;
  assign id_12 = id_0 ? 1'b0 : (1 & -1);
  module_0 modCall_1 (
      id_11,
      id_11
  );
  logic id_13;
  localparam id_14 = 1'b0;
  assign id_12 = -1;
  parameter id_15 = id_14;
endmodule
