// data flow modelling
module NAND_gate(a,b,y);
input a,b;
output y;
assign y = ~(a & b);
endmodule
