16:29:51 INFO  : Registering command handlers for SDK TCF services
16:29:53 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
16:29:54 INFO  : XSCT server has started successfully.
16:29:54 INFO  : Successfully done setting XSCT server connection channel  
16:29:54 INFO  : Successfully done setting SDK workspace  
16:29:54 INFO  : Processing command line option -hwspec ./software/system_wrapper.hdf.
16:34:18 INFO  : Invoking Bootgen: bootgen -image partial.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bin
16:34:18 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/partial.bif
16:34:18 INFO  : Bootgen command execution is done.
16:34:43 INFO  : Invoking Bootgen: bootgen -image partial.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bin
16:34:43 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/partial.bif
16:34:44 INFO  : Bootgen command execution is done.
16:37:31 ERROR : (XSDB Server)|S-chain|-<>-127.0.0.1:9050-<><>-127.0.0.1:3121-
16:37:31 ERROR : (XSDB Server)<--timeout

16:37:32 ERROR : (XSDB Server)|S-chain|-<>-127.0.0.1:9050-
16:37:32 ERROR : (XSDB Server)<><>-127.0.0.1:3121-
16:37:32 ERROR : (XSDB Server)<--timeout

16:37:32 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: Connection refused
16:38:31 INFO  : Registering command handlers for SDK TCF services
16:38:32 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
16:38:33 INFO  : XSCT server has started successfully.
16:38:33 INFO  : Successfully done setting XSCT server connection channel  
16:38:33 INFO  : Successfully done setting SDK workspace  
16:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:39:23 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bits/mode1.bit"
16:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:39:39 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bits/mode2.bit"
16:42:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:42:41 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bits/mode2.bit"
16:42:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:42:49 INFO  : 'fpga -state' command is executed.
16:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:42:49 INFO  : 'jtag frequency' command is executed.
16:42:49 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:49 INFO  : Context for 'APU' is selected.
16:42:49 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
16:42:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:49 INFO  : Context for 'APU' is selected.
16:42:49 INFO  : 'stop' command is executed.
16:42:50 INFO  : 'ps7_init' command is executed.
16:42:50 INFO  : 'ps7_post_config' command is executed.
16:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:50 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:50 INFO  : Memory regions updated for context APU
16:42:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:50 INFO  : 'con' command is executed.
16:42:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:42:50 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
16:56:47 INFO  : Disconnected from the channel tcfchan#1.
16:56:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:56:48 INFO  : 'fpga -state' command is executed.
16:56:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:56:48 INFO  : 'jtag frequency' command is executed.
16:56:48 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:48 INFO  : Context for 'APU' is selected.
16:56:49 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
16:56:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:49 INFO  : Context for 'APU' is selected.
16:56:49 INFO  : 'stop' command is executed.
16:56:50 INFO  : 'ps7_init' command is executed.
16:56:50 INFO  : 'ps7_post_config' command is executed.
16:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:50 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:50 INFO  : Memory regions updated for context APU
16:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:50 INFO  : 'con' command is executed.
16:56:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:56:50 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:04:56 INFO  : Disconnected from the channel tcfchan#2.
17:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:04:57 INFO  : 'fpga -state' command is executed.
17:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:04:57 INFO  : 'jtag frequency' command is executed.
17:04:57 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:57 INFO  : Context for 'APU' is selected.
17:04:58 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:04:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:58 INFO  : Context for 'APU' is selected.
17:04:58 INFO  : 'stop' command is executed.
17:04:59 INFO  : 'ps7_init' command is executed.
17:04:59 INFO  : 'ps7_post_config' command is executed.
17:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:59 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:59 INFO  : Memory regions updated for context APU
17:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:59 INFO  : 'con' command is executed.
17:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:04:59 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:05:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:05:56 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bits/mode1.bit"
17:08:28 INFO  : Disconnected from the channel tcfchan#3.
17:08:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:08:29 INFO  : 'fpga -state' command is executed.
17:08:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:08:29 INFO  : 'jtag frequency' command is executed.
17:08:29 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:29 INFO  : Context for 'APU' is selected.
17:08:30 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:08:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:30 INFO  : Context for 'APU' is selected.
17:08:30 INFO  : 'stop' command is executed.
17:08:30 INFO  : 'ps7_init' command is executed.
17:08:30 INFO  : 'ps7_post_config' command is executed.
17:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:31 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:31 INFO  : Memory regions updated for context APU
17:08:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:31 INFO  : 'con' command is executed.
17:08:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:08:31 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:10:35 INFO  : Disconnected from the channel tcfchan#4.
17:10:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:10:36 INFO  : 'fpga -state' command is executed.
17:10:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:10:36 INFO  : 'jtag frequency' command is executed.
17:10:36 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:36 INFO  : Context for 'APU' is selected.
17:10:37 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:10:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:37 INFO  : Context for 'APU' is selected.
17:10:37 INFO  : 'stop' command is executed.
17:10:38 INFO  : 'ps7_init' command is executed.
17:10:38 INFO  : 'ps7_post_config' command is executed.
17:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:38 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:38 INFO  : Memory regions updated for context APU
17:10:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:38 INFO  : 'con' command is executed.
17:10:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:10:38 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:12:49 INFO  : Disconnected from the channel tcfchan#5.
17:12:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:12:50 INFO  : 'fpga -state' command is executed.
17:12:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:12:50 INFO  : 'jtag frequency' command is executed.
17:12:50 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:50 INFO  : Context for 'APU' is selected.
17:12:51 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:12:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:51 INFO  : Context for 'APU' is selected.
17:12:51 INFO  : 'stop' command is executed.
17:12:52 INFO  : 'ps7_init' command is executed.
17:12:52 INFO  : 'ps7_post_config' command is executed.
17:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:52 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:52 INFO  : Memory regions updated for context APU
17:12:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:52 INFO  : 'con' command is executed.
17:12:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:12:52 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:13:28 INFO  : Disconnected from the channel tcfchan#6.
17:13:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:13:29 INFO  : 'fpga -state' command is executed.
17:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:13:30 INFO  : 'jtag frequency' command is executed.
17:13:30 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:30 INFO  : Context for 'APU' is selected.
17:13:31 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:13:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:31 INFO  : Context for 'APU' is selected.
17:13:31 INFO  : 'stop' command is executed.
17:13:31 INFO  : 'ps7_init' command is executed.
17:13:31 INFO  : 'ps7_post_config' command is executed.
17:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:32 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:32 INFO  : Memory regions updated for context APU
17:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:32 INFO  : 'con' command is executed.
17:13:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:13:32 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:18:28 INFO  : Disconnected from the channel tcfchan#7.
17:18:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:18:29 INFO  : 'fpga -state' command is executed.
17:18:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:18:29 INFO  : 'jtag frequency' command is executed.
17:18:29 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:29 INFO  : Context for 'APU' is selected.
17:18:30 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:30 INFO  : Context for 'APU' is selected.
17:18:30 INFO  : 'stop' command is executed.
17:18:31 INFO  : 'ps7_init' command is executed.
17:18:31 INFO  : 'ps7_post_config' command is executed.
17:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:31 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:31 INFO  : Memory regions updated for context APU
17:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:31 INFO  : 'con' command is executed.
17:18:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:18:31 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:19:55 INFO  : Disconnected from the channel tcfchan#8.
17:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:19:56 INFO  : 'fpga -state' command is executed.
17:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:19:56 INFO  : 'jtag frequency' command is executed.
17:19:56 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:56 INFO  : Context for 'APU' is selected.
17:19:57 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:19:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:57 INFO  : Context for 'APU' is selected.
17:19:57 INFO  : 'stop' command is executed.
17:19:58 INFO  : 'ps7_init' command is executed.
17:19:58 INFO  : 'ps7_post_config' command is executed.
17:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:58 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:58 INFO  : Memory regions updated for context APU
17:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:58 INFO  : 'con' command is executed.
17:19:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:19:58 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:30:11 INFO  : Disconnected from the channel tcfchan#9.
17:30:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:30:12 INFO  : 'fpga -state' command is executed.
17:30:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:12 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:30:12 INFO  : 'jtag frequency' command is executed.
17:30:12 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:12 INFO  : Context for 'APU' is selected.
17:30:13 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:13 INFO  : Context for 'APU' is selected.
17:30:13 INFO  : 'stop' command is executed.
17:30:14 INFO  : 'ps7_init' command is executed.
17:30:14 INFO  : 'ps7_post_config' command is executed.
17:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:14 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:14 INFO  : Memory regions updated for context APU
17:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:14 INFO  : 'con' command is executed.
17:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:30:14 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:31:21 INFO  : Disconnected from the channel tcfchan#10.
17:31:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:31:22 INFO  : 'fpga -state' command is executed.
17:31:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:31:22 INFO  : 'jtag frequency' command is executed.
17:31:22 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:22 INFO  : Context for 'APU' is selected.
17:31:23 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:23 INFO  : Context for 'APU' is selected.
17:31:23 INFO  : 'stop' command is executed.
17:31:24 INFO  : 'ps7_init' command is executed.
17:31:24 INFO  : 'ps7_post_config' command is executed.
17:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:24 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:24 INFO  : Memory regions updated for context APU
17:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:24 INFO  : 'con' command is executed.
17:31:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:31:24 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:36:27 INFO  : Disconnected from the channel tcfchan#11.
17:36:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:36:28 INFO  : 'fpga -state' command is executed.
17:36:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:36:28 INFO  : 'jtag frequency' command is executed.
17:36:28 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:28 INFO  : Context for 'APU' is selected.
17:36:30 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:36:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:30 INFO  : Context for 'APU' is selected.
17:36:30 INFO  : 'stop' command is executed.
17:36:30 INFO  : 'ps7_init' command is executed.
17:36:30 INFO  : 'ps7_post_config' command is executed.
17:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:31 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:31 INFO  : Memory regions updated for context APU
17:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:31 INFO  : 'con' command is executed.
17:36:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:36:31 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:42:51 INFO  : Disconnected from the channel tcfchan#12.
17:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:42:52 INFO  : 'fpga -state' command is executed.
17:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:42:52 INFO  : 'jtag frequency' command is executed.
17:42:52 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:52 INFO  : Context for 'APU' is selected.
17:42:53 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:42:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:53 INFO  : Context for 'APU' is selected.
17:42:53 INFO  : 'stop' command is executed.
17:42:54 INFO  : 'ps7_init' command is executed.
17:42:54 INFO  : 'ps7_post_config' command is executed.
17:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:54 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:54 INFO  : Memory regions updated for context APU
17:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:54 INFO  : 'con' command is executed.
17:42:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:42:54 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:43:36 INFO  : Disconnected from the channel tcfchan#13.
17:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:43:37 INFO  : 'fpga -state' command is executed.
17:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:43:37 INFO  : 'jtag frequency' command is executed.
17:43:37 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:37 INFO  : Context for 'APU' is selected.
17:43:38 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:38 INFO  : Context for 'APU' is selected.
17:43:38 INFO  : 'stop' command is executed.
17:43:39 INFO  : 'ps7_init' command is executed.
17:43:39 INFO  : 'ps7_post_config' command is executed.
17:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:39 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:39 INFO  : Memory regions updated for context APU
17:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:39 INFO  : 'con' command is executed.
17:43:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:43:39 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:50:50 INFO  : Disconnected from the channel tcfchan#14.
17:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:50:51 INFO  : 'fpga -state' command is executed.
17:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:51 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:50:51 INFO  : 'jtag frequency' command is executed.
17:50:51 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:51 INFO  : Context for 'APU' is selected.
17:50:52 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:50:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:52 INFO  : Context for 'APU' is selected.
17:50:52 INFO  : 'stop' command is executed.
17:50:53 INFO  : 'ps7_init' command is executed.
17:50:53 INFO  : 'ps7_post_config' command is executed.
17:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:53 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:53 INFO  : Memory regions updated for context APU
17:50:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:54 INFO  : 'con' command is executed.
17:50:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:50:54 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
17:51:45 INFO  : Disconnected from the channel tcfchan#15.
17:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:51:47 INFO  : 'fpga -state' command is executed.
17:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:47 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:51:47 INFO  : 'jtag frequency' command is executed.
17:51:47 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:47 INFO  : Context for 'APU' is selected.
17:51:48 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
17:51:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:48 INFO  : Context for 'APU' is selected.
17:51:48 INFO  : 'stop' command is executed.
17:51:49 INFO  : 'ps7_init' command is executed.
17:51:49 INFO  : 'ps7_post_config' command is executed.
17:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:50 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:50 INFO  : Memory regions updated for context APU
17:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:50 INFO  : 'con' command is executed.
17:51:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:51:50 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
18:13:20 INFO  : Disconnected from the channel tcfchan#16.
18:13:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:13:22 INFO  : 'fpga -state' command is executed.
18:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:13:22 INFO  : 'jtag frequency' command is executed.
18:13:22 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:22 INFO  : Context for 'APU' is selected.
18:13:23 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
18:13:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:23 INFO  : Context for 'APU' is selected.
18:13:23 INFO  : 'stop' command is executed.
18:13:24 INFO  : 'ps7_init' command is executed.
18:13:24 INFO  : 'ps7_post_config' command is executed.
18:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:24 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:24 INFO  : Memory regions updated for context APU
18:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:24 INFO  : 'con' command is executed.
18:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:13:24 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
18:35:02 INFO  : Disconnected from the channel tcfchan#17.
18:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:35:04 INFO  : 'fpga -state' command is executed.
18:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:35:04 INFO  : 'jtag frequency' command is executed.
18:35:04 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:04 INFO  : Context for 'APU' is selected.
18:35:05 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
18:35:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:05 INFO  : Context for 'APU' is selected.
18:35:05 INFO  : 'stop' command is executed.
18:35:06 INFO  : 'ps7_init' command is executed.
18:35:06 INFO  : 'ps7_post_config' command is executed.
18:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:06 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:06 INFO  : Memory regions updated for context APU
18:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:06 INFO  : 'con' command is executed.
18:35:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:35:06 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
18:35:55 INFO  : Disconnected from the channel tcfchan#18.
18:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:35:56 INFO  : 'fpga -state' command is executed.
18:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:35:56 INFO  : 'jtag frequency' command is executed.
18:35:56 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:56 INFO  : Context for 'APU' is selected.
18:35:57 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
18:35:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:57 INFO  : Context for 'APU' is selected.
18:35:57 INFO  : 'stop' command is executed.
18:35:58 INFO  : 'ps7_init' command is executed.
18:35:58 INFO  : 'ps7_post_config' command is executed.
18:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:58 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:59 INFO  : Memory regions updated for context APU
18:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:59 INFO  : 'con' command is executed.
18:35:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:35:59 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
18:43:21 INFO  : Disconnected from the channel tcfchan#19.
18:43:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:43:22 INFO  : 'fpga -state' command is executed.
18:43:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:43:22 INFO  : 'jtag frequency' command is executed.
18:43:22 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:43:22 INFO  : Context for 'APU' is selected.
18:43:24 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
18:43:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:24 INFO  : Context for 'APU' is selected.
18:43:24 INFO  : 'stop' command is executed.
18:43:24 INFO  : 'ps7_init' command is executed.
18:43:24 INFO  : 'ps7_post_config' command is executed.
18:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:43:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:25 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:25 INFO  : Memory regions updated for context APU
18:43:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:25 INFO  : 'con' command is executed.
18:43:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:43:25 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
18:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:44:04 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bits/mode1.bit"
18:45:05 INFO  : Disconnected from the channel tcfchan#20.
18:45:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:45:07 INFO  : 'fpga -state' command is executed.
18:45:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:45:07 INFO  : 'jtag frequency' command is executed.
18:45:07 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:45:07 INFO  : Context for 'APU' is selected.
18:45:08 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
18:45:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:08 INFO  : Context for 'APU' is selected.
18:45:08 INFO  : 'stop' command is executed.
18:45:09 INFO  : 'ps7_init' command is executed.
18:45:09 INFO  : 'ps7_post_config' command is executed.
18:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:09 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:09 INFO  : Memory regions updated for context APU
18:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:09 INFO  : 'con' command is executed.
18:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:45:09 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
18:45:21 INFO  : Disconnected from the channel tcfchan#21.
18:45:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:45:22 INFO  : 'fpga -state' command is executed.
18:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:45:22 INFO  : 'jtag frequency' command is executed.
18:45:22 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:45:22 INFO  : Context for 'APU' is selected.
18:45:23 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
18:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:23 INFO  : Context for 'APU' is selected.
18:45:23 INFO  : 'stop' command is executed.
18:45:24 INFO  : 'ps7_init' command is executed.
18:45:24 INFO  : 'ps7_post_config' command is executed.
18:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:24 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:24 INFO  : Memory regions updated for context APU
18:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:24 INFO  : 'con' command is executed.
18:45:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:45:24 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
18:46:37 INFO  : Disconnected from the channel tcfchan#22.
18:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:46:38 INFO  : 'fpga -state' command is executed.
18:46:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:46:38 INFO  : 'jtag frequency' command is executed.
18:46:38 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:38 INFO  : Context for 'APU' is selected.
18:46:39 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
18:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:39 INFO  : Context for 'APU' is selected.
18:46:39 INFO  : 'stop' command is executed.
18:46:40 INFO  : 'ps7_init' command is executed.
18:46:40 INFO  : 'ps7_post_config' command is executed.
18:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:41 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:41 INFO  : Memory regions updated for context APU
18:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:41 INFO  : 'con' command is executed.
18:46:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:46:41 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
18:47:22 INFO  : Disconnected from the channel tcfchan#23.
18:47:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:47:23 INFO  : 'fpga -state' command is executed.
18:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:23 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:47:23 INFO  : 'jtag frequency' command is executed.
18:47:23 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:23 INFO  : Context for 'APU' is selected.
18:47:25 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
18:47:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:25 INFO  : Context for 'APU' is selected.
18:47:25 INFO  : 'stop' command is executed.
18:47:25 INFO  : 'ps7_init' command is executed.
18:47:25 INFO  : 'ps7_post_config' command is executed.
18:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:26 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:26 INFO  : Memory regions updated for context APU
18:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:26 INFO  : 'con' command is executed.
18:47:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:47:26 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
18:56:51 INFO  : Disconnected from the channel tcfchan#24.
18:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:56:52 INFO  : 'fpga -state' command is executed.
18:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:56:52 INFO  : 'jtag frequency' command is executed.
18:56:52 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:52 INFO  : Context for 'APU' is selected.
18:56:54 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
18:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:54 INFO  : Context for 'APU' is selected.
18:56:54 INFO  : 'stop' command is executed.
18:56:54 INFO  : 'ps7_init' command is executed.
18:56:54 INFO  : 'ps7_post_config' command is executed.
18:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:55 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:55 INFO  : Memory regions updated for context APU
18:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:55 INFO  : 'con' command is executed.
18:56:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:56:55 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
18:58:05 INFO  : Disconnected from the channel tcfchan#25.
18:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:58:07 INFO  : 'fpga -state' command is executed.
18:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:58:07 INFO  : 'jtag frequency' command is executed.
18:58:07 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:07 INFO  : Context for 'APU' is selected.
18:58:08 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
18:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:08 INFO  : Context for 'APU' is selected.
18:58:08 INFO  : 'stop' command is executed.
18:58:09 INFO  : 'ps7_init' command is executed.
18:58:09 INFO  : 'ps7_post_config' command is executed.
18:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:09 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:09 INFO  : Memory regions updated for context APU
18:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:09 INFO  : 'con' command is executed.
18:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:58:09 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
18:58:45 INFO  : Disconnected from the channel tcfchan#26.
18:58:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:58:46 INFO  : 'fpga -state' command is executed.
18:58:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:58:46 INFO  : 'jtag frequency' command is executed.
18:58:46 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:46 INFO  : Context for 'APU' is selected.
18:58:47 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
18:58:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:47 INFO  : Context for 'APU' is selected.
18:58:47 INFO  : 'stop' command is executed.
18:58:48 INFO  : 'ps7_init' command is executed.
18:58:48 INFO  : 'ps7_post_config' command is executed.
18:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:49 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:49 INFO  : Memory regions updated for context APU
18:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:49 INFO  : 'con' command is executed.
18:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:58:49 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
20:57:38 INFO  : Invoking Bootgen: bootgen -image partial.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode3.bin
20:57:38 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/partial.bif
20:57:38 INFO  : Bootgen command execution is done.
20:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
20:57:54 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bits/mode3.bit"
20:58:04 INFO  : Disconnected from the channel tcfchan#27.
20:58:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
20:58:05 INFO  : 'fpga -state' command is executed.
20:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
20:58:05 INFO  : 'jtag frequency' command is executed.
20:58:05 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:05 INFO  : Context for 'APU' is selected.
20:58:06 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
20:58:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:06 INFO  : Context for 'APU' is selected.
20:58:06 INFO  : 'stop' command is executed.
20:58:07 INFO  : 'ps7_init' command is executed.
20:58:07 INFO  : 'ps7_post_config' command is executed.
20:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:08 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:08 INFO  : Memory regions updated for context APU
20:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:08 INFO  : 'con' command is executed.
20:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

20:58:08 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
20:58:31 INFO  : Disconnected from the channel tcfchan#28.
20:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
20:58:32 INFO  : 'fpga -state' command is executed.
20:58:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
20:58:32 INFO  : 'jtag frequency' command is executed.
20:58:32 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:32 INFO  : Context for 'APU' is selected.
20:58:34 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
20:58:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:34 INFO  : Context for 'APU' is selected.
20:58:34 INFO  : 'stop' command is executed.
20:58:34 INFO  : 'ps7_init' command is executed.
20:58:34 INFO  : 'ps7_post_config' command is executed.
20:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:35 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:35 INFO  : Memory regions updated for context APU
20:58:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:35 INFO  : 'con' command is executed.
20:58:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

20:58:35 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
09:31:55 INFO  : Registering command handlers for SDK TCF services
09:31:55 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
09:31:56 INFO  : XSCT server has started successfully.
09:31:56 INFO  : Successfully done setting XSCT server connection channel  
09:31:56 INFO  : Successfully done setting SDK workspace  
09:32:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
09:32:41 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bits/mode1.bit"
09:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
09:36:08 INFO  : 'fpga -state' command is executed.
09:36:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
09:36:08 INFO  : 'jtag frequency' command is executed.
09:36:08 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:36:08 INFO  : Context for 'APU' is selected.
09:36:08 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
09:36:08 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:08 INFO  : Context for 'APU' is selected.
09:36:08 INFO  : 'stop' command is executed.
09:36:08 INFO  : 'ps7_init' command is executed.
09:36:08 INFO  : 'ps7_post_config' command is executed.
09:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:09 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:09 INFO  : Memory regions updated for context APU
09:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:09 INFO  : 'con' command is executed.
09:36:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

09:36:09 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
15:44:45 INFO  : Registering command handlers for SDK TCF services
15:44:48 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
15:44:49 INFO  : XSCT server has started successfully.
15:44:49 INFO  : Successfully done setting XSCT server connection channel  
15:44:49 INFO  : Successfully done setting SDK workspace  
15:44:49 INFO  : Processing command line option -hwspec ./software/system_wrapper.hdf.
15:56:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:56:52 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/aes.bit"
15:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:57:26 INFO  : 'fpga -state' command is executed.
15:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:57:26 INFO  : 'jtag frequency' command is executed.
15:57:26 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:26 INFO  : Context for 'APU' is selected.
15:57:26 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
15:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:27 INFO  : Context for 'APU' is selected.
15:57:27 INFO  : 'stop' command is executed.
15:57:27 INFO  : 'ps7_init' command is executed.
15:57:27 INFO  : 'ps7_post_config' command is executed.
15:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:27 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:27 INFO  : Memory regions updated for context APU
15:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:28 INFO  : 'con' command is executed.
15:57:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:57:28 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
15:59:31 INFO  : Disconnected from the channel tcfchan#1.
15:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:59:32 INFO  : 'fpga -state' command is executed.
15:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:59:32 INFO  : 'jtag frequency' command is executed.
15:59:32 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:32 INFO  : Context for 'APU' is selected.
15:59:34 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
15:59:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:34 INFO  : Context for 'APU' is selected.
15:59:34 INFO  : 'stop' command is executed.
15:59:34 INFO  : 'ps7_init' command is executed.
15:59:34 INFO  : 'ps7_post_config' command is executed.
15:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:34 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:34 INFO  : Memory regions updated for context APU
15:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:34 INFO  : 'con' command is executed.
15:59:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:59:34 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
16:02:14 INFO  : Refreshed build settings on project zyn_bypass
16:02:14 INFO  : Refreshed build settings on project zyn_pcap
16:02:14 INFO  : Refreshed build settings on project zyn_test
17:09:09 INFO  : Registering command handlers for SDK TCF services
17:09:09 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
17:09:10 INFO  : XSCT server has started successfully.
17:09:10 INFO  : Successfully done setting XSCT server connection channel  
17:09:10 INFO  : Successfully done setting SDK workspace  
17:29:59 INFO  : Registering command handlers for SDK TCF services
17:30:01 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
17:30:03 INFO  : XSCT server has started successfully.
17:30:03 INFO  : Successfully done setting XSCT server connection channel  
17:30:03 INFO  : Successfully done setting SDK workspace  
17:30:03 INFO  : Processing command line option -hwspec ../software/system_wrapper.hdf.
21:18:02 INFO  : Refreshed build settings on project zyn_bypass
21:18:02 INFO  : Refreshed build settings on project zyn_pcap
21:18:02 INFO  : Refreshed build settings on project zyn_test
21:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
21:18:37 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/pres.bit"
21:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
21:18:47 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/aes.bit"
22:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
22:25:27 INFO  : 'fpga -state' command is executed.
22:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
22:25:27 INFO  : 'jtag frequency' command is executed.
22:25:27 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:27 INFO  : Context for 'APU' is selected.
22:25:27 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf'.
22:25:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:27 INFO  : Context for 'APU' is selected.
22:25:27 INFO  : 'stop' command is executed.
22:25:28 INFO  : 'ps7_init' command is executed.
22:25:28 INFO  : 'ps7_post_config' command is executed.
22:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:28 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:28 INFO  : Memory regions updated for context APU
22:25:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:28 INFO  : 'con' command is executed.
22:25:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

22:25:28 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
