INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Spring 2020/Logic 2/CNN/project_1/project_1.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fp_Mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Spring 2020/Logic 2/CNN/project_1/project_1.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fp_Add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Spring 2020/Logic 2/CNN/project_1/project_1.srcs/sources_1/new/Conv_Basic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Basic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Spring 2020/Logic 2/CNN/project_1/project_1.srcs/sim_1/new/Conv_Basic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Basic_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Spring 2020/Logic 2/CNN/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
