#ifndef __LCD_JD9369_DSI_HD_PU6T_H__
#define __LCD_JD9369_DSI_HD_PU6T_H__

#if defined(DROI_PRO_PU6T_JF)||defined(DROI_PRO_PU6T_JF2)
//#define SUPORT_ADC_CHECK
#define TYD_LCD_USE_CUSTOM_JD9365_HD
#endif

#if defined(DROI_PRO_PU6T_JF)||defined(DROI_PRO_PU6T_JF2)
static struct LCM_setting_table lcm_initialization_setting[] = {
//JD9369+IVO5.7

{0xDE, 1, {0x00}},
{0xDF, 3, {0x93,0x69,0xFC}},

{0x11, 0, {0x00}},
{REGFLAG_DELAY,150,{}},

{0xB0, 7, {0x01,0x23,0x06,0x88,0x64,0x06,0x00}},

{0xB2, 2, {0x00,0x23}},//VCOM

{0xB3, 2, {0x00,0x23}},//VCOM

{0xB5, 3, {0x08,0x04,0x74}},

{0xB7, 6, {0x00,0xBF,0x00,0x00,0xBF,0x00}},

{0xBB, 8, {0x01,0x01,0x6C,0x0A,0x0A,0x2D,0x14,0x06}},

{0xC0, 2, {0x44,0x05}},

{0xC1, 2, {0x00,0x12}},

{0xC3, 7, {0x04,0x0C,0x12,0x85,0x02,0x9D,0x4E}},

{0xC4, 16, {0x24,0xd0,0xB4,0x81,0x13,0x0F,0x14,0x00,0x00,0x00,0x00,0x82,0xC2,0x02,0x00,0x00}},

//GAMMA2.2
{0xC8, 38, {0x7F,0x5F,0x4B,0x3C,0x36,0x26,0x2B,0x17,0x34,0x36,0x39,0x59,0x49,0x51,0x44,0x43,0x38,0x2B,0x00,0x7F,0x5F,0x4B,0x3C,0x36,0x26,0x2B,0x17,0x34,0x36,0x39,0x59,0x49,0x51,0x44,0x43,0x38,0x2B,0x00}},

{0xCC, 3, {0x33,0x08,0x24}}, // 4Lane=0x33, 3Lane=0x32


{0xD0, 23, {0x00,0x13,0x11,0x0B,0x09,0x07,0x05,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x01,0x03,0x1F,0x1F}},

{0xD1, 23, {0x00,0x12,0x10,0x0A,0x08,0x06,0x04,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x00,0x02,0x1F,0x1F}},

{0xD2, 22, {0x00,0x02,0x08,0x0A,0x04,0x06,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x12,0x10,0x1F,0x1F}},



{0xD3, 22, {0x01,0x03,0x09,0x0B,0x05,0x07,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x13,0x11,0x1F,0x1f}},

{0xD4, 22, {0x00,0x00,0x00,0x0C,0x08,0x40,0x01,0x02,0x58,0x58,0x75,0xac,0x40,0x01,0x02,0x58,0x58,0x73,0x0b,0x58,0x58,0x08}},



{0xD5, 29, {0x40,0x04,0x04,0xC0,0x00,0x00,0x06,0x7B,0x00,0x81,0x30,0x04,0x40,0x04,0x00,0x00,0x85,0x06,0x07,0x01,0x00,0x08,0x03,0xC0,0x00,0x04,0x06,0x10,0x10}},

{0xDE, 1, {0x01}},
{0xC8, 1, {0x00}},  // scaling 0x03=540*1080 & 0x00=720*1440


{0xDE, 1, {0x02}},
{0xC1, 5, {0x11,0x66,0x66,0x00}},

{0xD8, 2, {0x08,0x01}},

{0xDD, 5, {0x2A,0xA3,0x2A,0x00,0x00}},

{0xDE, 1, {0x00}},

{0x29, 0, {0x00}},
{REGFLAG_DELAY,5,{}},

{REGFLAG_END_OF_TABLE, 0x00, {}},
};
#endif

#endif
