Loading plugins phase: Elapsed time ==> 1s.185ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\Quiz.cyprj -d CY8C4245AXI-483 -s C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.817ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.046ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Quiz.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\Quiz.cyprj -dcpsoc3 Quiz.v -verilog
======================================================================

======================================================================
Compiling:  Quiz.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\Quiz.cyprj -dcpsoc3 Quiz.v -verilog
======================================================================

======================================================================
Compiling:  Quiz.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\Quiz.cyprj -dcpsoc3 -verilog Quiz.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 02 12:24:55 2019


======================================================================
Compiling:  Quiz.v
Program  :   vpp
Options  :    -yv2 -q10 Quiz.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 02 12:24:55 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Quiz.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Quiz.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\Quiz.cyprj -dcpsoc3 -verilog Quiz.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 02 12:24:56 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\codegentemp\Quiz.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\codegentemp\Quiz.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Quiz.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\Quiz.cyprj -dcpsoc3 -verilog Quiz.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 02 12:24:56 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\codegentemp\Quiz.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\codegentemp\Quiz.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Buzzer:PWMUDB:km_run\
	\Buzzer:PWMUDB:ctrl_cmpmode2_2\
	\Buzzer:PWMUDB:ctrl_cmpmode2_1\
	\Buzzer:PWMUDB:ctrl_cmpmode2_0\
	\Buzzer:PWMUDB:ctrl_cmpmode1_2\
	\Buzzer:PWMUDB:ctrl_cmpmode1_1\
	\Buzzer:PWMUDB:ctrl_cmpmode1_0\
	\Buzzer:PWMUDB:capt_rising\
	\Buzzer:PWMUDB:capt_falling\
	\Buzzer:PWMUDB:trig_rise\
	\Buzzer:PWMUDB:trig_fall\
	\Buzzer:PWMUDB:sc_kill\
	\Buzzer:PWMUDB:min_kill\
	\Buzzer:PWMUDB:db_tc\
	\Buzzer:PWMUDB:dith_sel\
	\Buzzer:PWMUDB:compare2\
	Net_223
	Net_224
	Net_225
	\Buzzer:PWMUDB:cmp2\
	\Buzzer:PWMUDB:MODULE_1:b_31\
	\Buzzer:PWMUDB:MODULE_1:b_30\
	\Buzzer:PWMUDB:MODULE_1:b_29\
	\Buzzer:PWMUDB:MODULE_1:b_28\
	\Buzzer:PWMUDB:MODULE_1:b_27\
	\Buzzer:PWMUDB:MODULE_1:b_26\
	\Buzzer:PWMUDB:MODULE_1:b_25\
	\Buzzer:PWMUDB:MODULE_1:b_24\
	\Buzzer:PWMUDB:MODULE_1:b_23\
	\Buzzer:PWMUDB:MODULE_1:b_22\
	\Buzzer:PWMUDB:MODULE_1:b_21\
	\Buzzer:PWMUDB:MODULE_1:b_20\
	\Buzzer:PWMUDB:MODULE_1:b_19\
	\Buzzer:PWMUDB:MODULE_1:b_18\
	\Buzzer:PWMUDB:MODULE_1:b_17\
	\Buzzer:PWMUDB:MODULE_1:b_16\
	\Buzzer:PWMUDB:MODULE_1:b_15\
	\Buzzer:PWMUDB:MODULE_1:b_14\
	\Buzzer:PWMUDB:MODULE_1:b_13\
	\Buzzer:PWMUDB:MODULE_1:b_12\
	\Buzzer:PWMUDB:MODULE_1:b_11\
	\Buzzer:PWMUDB:MODULE_1:b_10\
	\Buzzer:PWMUDB:MODULE_1:b_9\
	\Buzzer:PWMUDB:MODULE_1:b_8\
	\Buzzer:PWMUDB:MODULE_1:b_7\
	\Buzzer:PWMUDB:MODULE_1:b_6\
	\Buzzer:PWMUDB:MODULE_1:b_5\
	\Buzzer:PWMUDB:MODULE_1:b_4\
	\Buzzer:PWMUDB:MODULE_1:b_3\
	\Buzzer:PWMUDB:MODULE_1:b_2\
	\Buzzer:PWMUDB:MODULE_1:b_1\
	\Buzzer:PWMUDB:MODULE_1:b_0\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:a_31\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:a_30\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:a_29\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:a_28\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:a_27\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:a_26\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:a_25\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:a_24\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_31\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_30\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_29\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_28\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_27\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_26\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_25\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_24\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_23\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_22\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_21\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_20\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_19\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_18\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_17\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_16\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_15\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_14\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_13\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_12\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_11\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_10\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_9\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_8\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_7\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_6\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_5\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_4\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_3\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_2\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_1\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:b_0\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_31\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_30\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_29\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_28\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_27\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_26\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_25\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_24\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_23\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_22\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_21\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_20\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_19\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_18\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_17\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_16\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_15\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_14\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_13\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_12\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_11\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_10\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_9\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_8\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_7\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_6\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_5\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_4\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_3\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:s_2\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Buzzer:Net_139\
	\Buzzer:Net_138\
	\Buzzer:Net_183\
	\Buzzer:Net_181\
	Net_239
	Net_240
	Net_241
	Net_243
	Net_244
	Net_245
	Net_246
	Net_259_0
	Net_259_1
	Net_259_2
	Net_259_3
	Net_259_4
	Net_259_5

    Synthesized names
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Buzzer:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 146 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__player_net_4 to tmpOE__player_net_5
Aliasing tmpOE__player_net_3 to tmpOE__player_net_5
Aliasing tmpOE__player_net_2 to tmpOE__player_net_5
Aliasing tmpOE__player_net_1 to tmpOE__player_net_5
Aliasing tmpOE__player_net_0 to tmpOE__player_net_5
Aliasing one to tmpOE__player_net_5
Aliasing tmpOE__GM_net_1 to tmpOE__player_net_5
Aliasing tmpOE__GM_net_0 to tmpOE__player_net_5
Aliasing \Buzzer:Net_180\ to zero
Aliasing \Buzzer:PWMUDB:hwCapture\ to zero
Aliasing \Buzzer:Net_178\ to zero
Aliasing \Buzzer:PWMUDB:trig_out\ to tmpOE__player_net_5
Aliasing \Buzzer:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Buzzer:PWMUDB:ltch_kill_reg\\R\ to \Buzzer:PWMUDB:runmode_enable\\R\
Aliasing \Buzzer:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Buzzer:PWMUDB:km_tc\ to zero
Aliasing \Buzzer:PWMUDB:min_kill_reg\\R\ to \Buzzer:PWMUDB:runmode_enable\\R\
Aliasing \Buzzer:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Buzzer:PWMUDB:dith_count_1\\R\ to \Buzzer:PWMUDB:runmode_enable\\R\
Aliasing \Buzzer:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Buzzer:PWMUDB:dith_count_0\\R\ to \Buzzer:PWMUDB:runmode_enable\\R\
Aliasing \Buzzer:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Buzzer:PWMUDB:cs_addr_0\ to \Buzzer:PWMUDB:runmode_enable\\R\
Aliasing \Buzzer:PWMUDB:pwm1_i\ to zero
Aliasing \Buzzer:PWMUDB:pwm2_i\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__player_net_5
Aliasing Net_221 to zero
Aliasing tmpOE__LED_6_net_2 to tmpOE__player_net_5
Aliasing tmpOE__LED_6_net_1 to tmpOE__player_net_5
Aliasing tmpOE__LED_6_net_0 to tmpOE__player_net_5
Aliasing tmpOE__LED_1_net_2 to tmpOE__player_net_5
Aliasing tmpOE__LED_1_net_1 to tmpOE__player_net_5
Aliasing tmpOE__LED_1_net_0 to tmpOE__player_net_5
Aliasing tmpOE__LED_2_net_2 to tmpOE__player_net_5
Aliasing tmpOE__LED_2_net_1 to tmpOE__player_net_5
Aliasing tmpOE__LED_2_net_0 to tmpOE__player_net_5
Aliasing tmpOE__LED_3_net_2 to tmpOE__player_net_5
Aliasing tmpOE__LED_3_net_1 to tmpOE__player_net_5
Aliasing tmpOE__LED_3_net_0 to tmpOE__player_net_5
Aliasing tmpOE__LED_4_net_2 to tmpOE__player_net_5
Aliasing tmpOE__LED_4_net_1 to tmpOE__player_net_5
Aliasing tmpOE__LED_4_net_0 to tmpOE__player_net_5
Aliasing tmpOE__LED_5_net_2 to tmpOE__player_net_5
Aliasing tmpOE__LED_5_net_1 to tmpOE__player_net_5
Aliasing tmpOE__LED_5_net_0 to tmpOE__player_net_5
Aliasing tmpOE__Buzzer_pin_net_0 to tmpOE__player_net_5
Aliasing tmpOE__Red_LED_net_0 to tmpOE__player_net_5
Aliasing tmpOE__Green_LED_net_0 to tmpOE__player_net_5
Aliasing \BuzzerEN:clk\ to zero
Aliasing \BuzzerEN:rst\ to zero
Aliasing Net_262_0D to zero
Aliasing Net_261_0D to zero
Aliasing Net_262_1D to zero
Aliasing Net_261_1D to zero
Aliasing Net_262_2D to zero
Aliasing Net_261_2D to zero
Aliasing Net_262_3D to zero
Aliasing Net_261_3D to zero
Aliasing Net_262_4D to zero
Aliasing Net_261_4D to zero
Aliasing Net_262_5D to zero
Aliasing Net_261_5D to zero
Removing Lhs of wire tmpOE__player_net_4[2] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__player_net_3[3] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__player_net_2[4] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__player_net_1[5] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__player_net_0[6] = tmpOE__player_net_5[1]
Removing Lhs of wire one[21] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__GM_net_1[24] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__GM_net_0[25] = tmpOE__player_net_5[1]
Removing Lhs of wire Net_301[36] = cydff_3[35]
Removing Rhs of wire Net_285[38] = cydff_1[450]
Removing Lhs of wire \Buzzer:Net_68\[54] = Net_222[361]
Removing Lhs of wire \Buzzer:PWMUDB:ctrl_enable\[65] = \Buzzer:PWMUDB:control_7\[57]
Removing Lhs of wire \Buzzer:Net_180\[73] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:hwCapture\[76] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:hwEnable\[77] = \Buzzer:PWMUDB:control_7\[57]
Removing Lhs of wire \Buzzer:Net_178\[79] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:trig_out\[82] = tmpOE__player_net_5[1]
Removing Lhs of wire \Buzzer:PWMUDB:runmode_enable\\R\[84] = \Buzzer:Net_186\[85]
Removing Lhs of wire \Buzzer:Net_186\[85] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:runmode_enable\\S\[86] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:final_enable\[87] = \Buzzer:PWMUDB:runmode_enable\[83]
Removing Lhs of wire \Buzzer:Net_179\[90] = Net_228[365]
Removing Lhs of wire \Buzzer:PWMUDB:ltch_kill_reg\\R\[92] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:ltch_kill_reg\\S\[93] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:km_tc\[94] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:min_kill_reg\\R\[95] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:min_kill_reg\\S\[96] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:add_vi_vv_MODGEN_1_1\[102] = \Buzzer:PWMUDB:MODULE_1:g2:a0:s_1\[320]
Removing Lhs of wire \Buzzer:PWMUDB:add_vi_vv_MODGEN_1_0\[104] = \Buzzer:PWMUDB:MODULE_1:g2:a0:s_0\[321]
Removing Lhs of wire \Buzzer:PWMUDB:dith_count_1\\R\[105] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:dith_count_1\\S\[106] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:dith_count_0\\R\[107] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:dith_count_0\\S\[108] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:cs_addr_2\[110] = \Buzzer:PWMUDB:tc_i\[89]
Removing Lhs of wire \Buzzer:PWMUDB:cs_addr_1\[111] = \Buzzer:PWMUDB:runmode_enable\[83]
Removing Lhs of wire \Buzzer:PWMUDB:cs_addr_0\[112] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:pwm1_i\[151] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:pwm2_i\[153] = zero[7]
Removing Rhs of wire Net_232[156] = \Buzzer:PWMUDB:pwm_i_reg\[148]
Removing Rhs of wire \Buzzer:PWMUDB:pwm_temp\[159] = \Buzzer:PWMUDB:cmp1\[160]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_23\[202] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_22\[203] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_21\[204] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_20\[205] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_19\[206] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_18\[207] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_17\[208] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_16\[209] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_15\[210] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_14\[211] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_13\[212] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_12\[213] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_11\[214] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_10\[215] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_9\[216] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_8\[217] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_7\[218] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_6\[219] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_5\[220] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_4\[221] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_3\[222] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_2\[223] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_1\[224] = \Buzzer:PWMUDB:MODIN1_1\[225]
Removing Lhs of wire \Buzzer:PWMUDB:MODIN1_1\[225] = \Buzzer:PWMUDB:dith_count_1\[101]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:a_0\[226] = \Buzzer:PWMUDB:MODIN1_0\[227]
Removing Lhs of wire \Buzzer:PWMUDB:MODIN1_0\[227] = \Buzzer:PWMUDB:dith_count_0\[103]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[359] = tmpOE__player_net_5[1]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[360] = tmpOE__player_net_5[1]
Removing Rhs of wire Net_228[365] = \BuzzerEN:control_out_0\[467]
Removing Rhs of wire Net_228[365] = \BuzzerEN:control_0\[490]
Removing Lhs of wire Net_221[368] = zero[7]
Removing Lhs of wire tmpOE__LED_6_net_2[370] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_6_net_1[371] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_6_net_0[372] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_1_net_2[382] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_1_net_1[383] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_1_net_0[384] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_2_net_2[394] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_2_net_1[395] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_2_net_0[396] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_3_net_2[406] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_3_net_1[407] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_3_net_0[408] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_4_net_2[418] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_4_net_1[419] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_4_net_0[420] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_5_net_2[430] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_5_net_1[431] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__LED_5_net_0[432] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__Buzzer_pin_net_0[444] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__Red_LED_net_0[453] = tmpOE__player_net_5[1]
Removing Lhs of wire tmpOE__Green_LED_net_0[459] = tmpOE__player_net_5[1]
Removing Lhs of wire \BuzzerEN:clk\[465] = zero[7]
Removing Lhs of wire \BuzzerEN:rst\[466] = zero[7]
Removing Lhs of wire cydff_3D[524] = Net_346[27]
Removing Lhs of wire \Buzzer:PWMUDB:prevCapture\\D\[531] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:trig_last\\D\[532] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:pwm_i_reg\\D\[538] = \Buzzer:PWMUDB:pwm_i\[149]
Removing Lhs of wire \Buzzer:PWMUDB:pwm1_i_reg\\D\[539] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:pwm2_i_reg\\D\[540] = zero[7]
Removing Lhs of wire cydff_1D[542] = Net_283[26]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[0]:d_sync_0\\D\[543] = Net_258_0[13]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[0]:d_sync_1\\D\[544] = \Debouncer_player:DEBOUNCER[0]:d_sync_0\[493]
Removing Lhs of wire Net_262_0D[545] = zero[7]
Removing Lhs of wire Net_261_0D[546] = zero[7]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[1]:d_sync_0\\D\[547] = Net_258_1[12]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[1]:d_sync_1\\D\[548] = \Debouncer_player:DEBOUNCER[1]:d_sync_0\[498]
Removing Lhs of wire Net_262_1D[549] = zero[7]
Removing Lhs of wire Net_261_1D[550] = zero[7]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[2]:d_sync_0\\D\[551] = Net_258_2[11]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[2]:d_sync_1\\D\[552] = \Debouncer_player:DEBOUNCER[2]:d_sync_0\[503]
Removing Lhs of wire Net_262_2D[553] = zero[7]
Removing Lhs of wire Net_261_2D[554] = zero[7]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[3]:d_sync_0\\D\[555] = Net_258_3[10]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[3]:d_sync_1\\D\[556] = \Debouncer_player:DEBOUNCER[3]:d_sync_0\[508]
Removing Lhs of wire Net_262_3D[557] = zero[7]
Removing Lhs of wire Net_261_3D[558] = zero[7]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[4]:d_sync_0\\D\[559] = Net_258_4[9]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[4]:d_sync_1\\D\[560] = \Debouncer_player:DEBOUNCER[4]:d_sync_0\[513]
Removing Lhs of wire Net_262_4D[561] = zero[7]
Removing Lhs of wire Net_261_4D[562] = zero[7]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[5]:d_sync_0\\D\[563] = Net_258_5[8]
Removing Lhs of wire \Debouncer_player:DEBOUNCER[5]:d_sync_1\\D\[564] = \Debouncer_player:DEBOUNCER[5]:d_sync_0\[518]
Removing Lhs of wire Net_262_5D[565] = zero[7]
Removing Lhs of wire Net_261_5D[566] = zero[7]

------------------------------------------------------
Aliased 0 equations, 125 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__player_net_5' (cost = 0):
tmpOE__player_net_5 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:final_kill\' (cost = 0):
\Buzzer:PWMUDB:final_kill\ <= (not Net_228);

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:compare1\' (cost = 1):
\Buzzer:PWMUDB:compare1\ <= ((not \Buzzer:PWMUDB:cmp1_eq\ and not \Buzzer:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:pwm_temp\' (cost = 1):
\Buzzer:PWMUDB:pwm_temp\ <= ((not \Buzzer:PWMUDB:cmp1_eq\ and not \Buzzer:PWMUDB:cmp1_less\ and not Net_228));

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Buzzer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Buzzer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Buzzer:PWMUDB:dith_count_1\ and \Buzzer:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Buzzer:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Buzzer:PWMUDB:dith_count_0\ and \Buzzer:PWMUDB:dith_count_1\)
	OR (not \Buzzer:PWMUDB:dith_count_1\ and \Buzzer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 28 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Buzzer:PWMUDB:final_capture\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \Buzzer:PWMUDB:final_capture\[114] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[330] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[340] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[350] = zero[7]
Removing Lhs of wire \Buzzer:PWMUDB:runmode_enable\\D\[533] = \Buzzer:PWMUDB:control_7\[57]

------------------------------------------------------
Aliased 0 equations, 5 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\Quiz.cyprj -dcpsoc3 Quiz.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.825ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 02 May 2019 12:24:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Dev\pdev\4\Quiz\Quiz\Quiz.cydsn\Quiz.cyprj -d CY8C4245AXI-483 Quiz.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Buzzer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Buzzer:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Buzzer:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Buzzer:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Buzzer:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_262_0 from registered to combinatorial
    Converted constant MacroCell: Net_261_0 from registered to combinatorial
    Converted constant MacroCell: Net_262_1 from registered to combinatorial
    Converted constant MacroCell: Net_261_1 from registered to combinatorial
    Converted constant MacroCell: Net_262_2 from registered to combinatorial
    Converted constant MacroCell: Net_261_2 from registered to combinatorial
    Converted constant MacroCell: Net_262_3 from registered to combinatorial
    Converted constant MacroCell: Net_261_3 from registered to combinatorial
    Converted constant MacroCell: Net_262_4 from registered to combinatorial
    Converted constant MacroCell: Net_261_4 from registered to combinatorial
    Converted constant MacroCell: Net_262_5 from registered to combinatorial
    Converted constant MacroCell: Net_261_5 from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Prell_player'. Fanout=1, Signal=Net_253_digital
    Digital Clock 1: Automatic-assigning  clock 'Prel_GM'. Fanout=2, Signal=Net_281_digital
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_222_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Buzzer:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_player:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = player(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => player(0)__PA ,
            fb => Net_258_0 ,
            pad => player(0)_PAD );
        Properties:
        {
        }

    Pin : Name = player(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => player(1)__PA ,
            fb => Net_258_1 ,
            pad => player(1)_PAD );
        Properties:
        {
        }

    Pin : Name = player(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => player(2)__PA ,
            fb => Net_258_2 ,
            pad => player(2)_PAD );
        Properties:
        {
        }

    Pin : Name = player(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => player(3)__PA ,
            fb => Net_258_3 ,
            pad => player(3)_PAD );
        Properties:
        {
        }

    Pin : Name = player(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => player(4)__PA ,
            fb => Net_258_4 ,
            pad => player(4)_PAD );
        Properties:
        {
        }

    Pin : Name = player(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => player(5)__PA ,
            fb => Net_258_5 ,
            pad => player(5)_PAD );
        Properties:
        {
        }

    Pin : Name = GM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GM(0)__PA ,
            fb => Net_346 ,
            pad => GM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GM(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GM(1)__PA ,
            fb => Net_283 ,
            pad => GM(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_6(0)__PA ,
            pad => LED_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_6(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_6(1)__PA ,
            pad => LED_6(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_6(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_6(2)__PA ,
            pad => LED_6(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(0)__PA ,
            pad => LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(1)__PA ,
            pad => LED_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_1(2)__PA ,
            pad => LED_1(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(0)__PA ,
            pad => LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(1)__PA ,
            pad => LED_2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_2(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_2(2)__PA ,
            pad => LED_2(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(0)__PA ,
            pad => LED_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(1)__PA ,
            pad => LED_3(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_3(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_3(2)__PA ,
            pad => LED_3(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_4(0)__PA ,
            pad => LED_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_4(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_4(1)__PA ,
            pad => LED_4(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_4(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_4(2)__PA ,
            pad => LED_4(2)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_5(0)__PA ,
            pad => LED_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_5(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_5(1)__PA ,
            pad => LED_5(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_5(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_5(2)__PA ,
            pad => LED_5(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Buzzer_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Buzzer_pin(0)__PA ,
            pin_input => Net_232 ,
            pad => Buzzer_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Red_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Red_LED(0)__PA ,
            pad => Red_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Green_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Green_LED(0)__PA ,
            pad => Green_LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_347, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_285
        );
        Output = Net_347 (fanout=1)

    MacroCell: Name=Net_305, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_3
        );
        Output = Net_305 (fanout=1)

    MacroCell: Name=Net_260_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_260_0 (fanout=1)

    MacroCell: Name=cydff_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_281_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_346
        );
        Output = cydff_3 (fanout=1)

    MacroCell: Name=Net_260_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[1]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[1]:d_sync_1\
        );
        Output = Net_260_1 (fanout=1)

    MacroCell: Name=Net_260_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[2]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[2]:d_sync_1\
        );
        Output = Net_260_2 (fanout=1)

    MacroCell: Name=Net_260_3, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[3]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[3]:d_sync_1\
        );
        Output = Net_260_3 (fanout=1)

    MacroCell: Name=Net_260_4, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[4]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[4]:d_sync_1\
        );
        Output = Net_260_4 (fanout=1)

    MacroCell: Name=Net_260_5, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[5]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[5]:d_sync_1\
        );
        Output = Net_260_5 (fanout=1)

    MacroCell: Name=\Buzzer:PWMUDB:min_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_222_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Buzzer:PWMUDB:min_kill_reg\ * !Net_228
        );
        Output = \Buzzer:PWMUDB:min_kill_reg\ (fanout=1)

    MacroCell: Name=\Buzzer:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_222_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzzer:PWMUDB:control_7\
        );
        Output = \Buzzer:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\Buzzer:PWMUDB:sc_kill_tmp\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_222_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Buzzer:PWMUDB:sc_kill_tmp\ * !\Buzzer:PWMUDB:tc_i\
            + !\Buzzer:PWMUDB:tc_i\ * Net_228
        );
        Output = \Buzzer:PWMUDB:sc_kill_tmp\ (fanout=1)

    MacroCell: Name=\Buzzer:PWMUDB:ltch_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_222_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Buzzer:PWMUDB:ltch_kill_reg\ * !Net_228
        );
        Output = \Buzzer:PWMUDB:ltch_kill_reg\ (fanout=1)

    MacroCell: Name=Net_232, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_222_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzzer:PWMUDB:runmode_enable\ * !\Buzzer:PWMUDB:cmp1_eq\ * 
              !\Buzzer:PWMUDB:cmp1_less\ * !Net_228
        );
        Output = Net_232 (fanout=1)

    MacroCell: Name=Net_285, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_281_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_283
        );
        Output = Net_285 (fanout=1)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_0
        );
        Output = \Debouncer_player:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[1]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_1
        );
        Output = \Debouncer_player:DEBOUNCER[1]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[1]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[1]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[1]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[2]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_2
        );
        Output = \Debouncer_player:DEBOUNCER[2]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[2]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[2]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[2]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[3]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_3
        );
        Output = \Debouncer_player:DEBOUNCER[3]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[3]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[3]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[3]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[4]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_4
        );
        Output = \Debouncer_player:DEBOUNCER[4]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[4]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[4]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[4]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[5]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_5
        );
        Output = \Debouncer_player:DEBOUNCER[5]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_player:DEBOUNCER[5]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[5]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[5]:d_sync_1\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Buzzer:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_222_digital ,
            cs_addr_2 => \Buzzer:PWMUDB:tc_i\ ,
            cs_addr_1 => \Buzzer:PWMUDB:runmode_enable\ ,
            ce0_comb => \Buzzer:PWMUDB:cmp1_eq\ ,
            cl0_comb => \Buzzer:PWMUDB:cmp1_less\ ,
            z0_comb => \Buzzer:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Buzzer:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_222_digital ,
            control_7 => \Buzzer:PWMUDB:control_7\ ,
            control_6 => \Buzzer:PWMUDB:control_6\ ,
            control_5 => \Buzzer:PWMUDB:control_5\ ,
            control_4 => \Buzzer:PWMUDB:control_4\ ,
            control_3 => \Buzzer:PWMUDB:control_3\ ,
            control_2 => \Buzzer:PWMUDB:control_2\ ,
            control_1 => \Buzzer:PWMUDB:control_1\ ,
            control_0 => \Buzzer:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\BuzzerEN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \BuzzerEN:control_7\ ,
            control_6 => \BuzzerEN:control_6\ ,
            control_5 => \BuzzerEN:control_5\ ,
            control_4 => \BuzzerEN:control_4\ ,
            control_3 => \BuzzerEN:control_3\ ,
            control_2 => \BuzzerEN:control_2\ ,
            control_1 => \BuzzerEN:control_1\ ,
            control_0 => Net_228 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =playerOne
        PORT MAP (
            interrupt => Net_260_0 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =playerTwo
        PORT MAP (
            interrupt => Net_260_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =playerThree
        PORT MAP (
            interrupt => Net_260_2 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =playerFour
        PORT MAP (
            interrupt => Net_260_3 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =playerFive
        PORT MAP (
            interrupt => Net_260_4 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =playerSix
        PORT MAP (
            interrupt => Net_260_5 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =GM_rstInt
        PORT MAP (
            interrupt => Net_305 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =GM_fncInt
        PORT MAP (
            interrupt => Net_347 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    1 :    4 : 75.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   29 :    7 :   36 : 80.56 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   27 :    5 :   32 : 84.38 %
  Unique P-terms              :   28 :   36 :   64 : 43.75 %
  Total P-terms               :   28 :      :      :        
  Datapath Cells              :    1 :    3 :    4 : 25.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.140ms
Tech Mapping phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
player(0)                           : [IOP=(0)][IoId=(0)]                
player(1)                           : [IOP=(0)][IoId=(1)]                
player(2)                           : [IOP=(0)][IoId=(2)]                
player(3)                           : [IOP=(0)][IoId=(3)]                
player(4)                           : [IOP=(0)][IoId=(4)]                
player(5)                           : [IOP=(0)][IoId=(5)]                
GM(0)                               : [IOP=(3)][IoId=(6)]                
GM(1)                               : [IOP=(3)][IoId=(7)]                
LED_6(0)                            : [IOP=(3)][IoId=(3)]                
LED_6(1)                            : [IOP=(3)][IoId=(4)]                
LED_6(2)                            : [IOP=(3)][IoId=(5)]                
LED_1(0)                            : [IOP=(1)][IoId=(0)]                
LED_1(1)                            : [IOP=(1)][IoId=(1)]                
LED_1(2)                            : [IOP=(1)][IoId=(2)]                
LED_2(0)                            : [IOP=(1)][IoId=(3)]                
LED_2(1)                            : [IOP=(1)][IoId=(4)]                
LED_2(2)                            : [IOP=(1)][IoId=(5)]                
LED_3(0)                            : [IOP=(2)][IoId=(0)]                
LED_3(1)                            : [IOP=(2)][IoId=(1)]                
LED_3(2)                            : [IOP=(2)][IoId=(2)]                
LED_4(0)                            : [IOP=(2)][IoId=(3)]                
LED_4(1)                            : [IOP=(2)][IoId=(4)]                
LED_4(2)                            : [IOP=(2)][IoId=(5)]                
LED_5(0)                            : [IOP=(3)][IoId=(0)]                
LED_5(1)                            : [IOP=(3)][IoId=(1)]                
LED_5(2)                            : [IOP=(3)][IoId=(2)]                
Buzzer_pin(0)                       : [IOP=(0)][IoId=(6)]                
Red_LED(0)                          : [IOP=(2)][IoId=(6)]                
Green_LED(0)                        : [IOP=(2)][IoId=(7)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1326459s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.436ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0006874 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.50
                   Pterms :            3.50
               Macrocells :            3.38
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       7.75 :       6.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_232, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_222_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzzer:PWMUDB:runmode_enable\ * !\Buzzer:PWMUDB:cmp1_eq\ * 
              !\Buzzer:PWMUDB:cmp1_less\ * !Net_228
        );
        Output = Net_232 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Buzzer:PWMUDB:ltch_kill_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_222_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Buzzer:PWMUDB:ltch_kill_reg\ * !Net_228
        );
        Output = \Buzzer:PWMUDB:ltch_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Buzzer:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_222_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Buzzer:PWMUDB:control_7\
        );
        Output = \Buzzer:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Buzzer:PWMUDB:min_kill_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_222_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Buzzer:PWMUDB:min_kill_reg\ * !Net_228
        );
        Output = \Buzzer:PWMUDB:min_kill_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Buzzer:PWMUDB:sc_kill_tmp\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_222_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Buzzer:PWMUDB:sc_kill_tmp\ * !\Buzzer:PWMUDB:tc_i\
            + !\Buzzer:PWMUDB:tc_i\ * Net_228
        );
        Output = \Buzzer:PWMUDB:sc_kill_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Buzzer:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_222_digital ,
        cs_addr_2 => \Buzzer:PWMUDB:tc_i\ ,
        cs_addr_1 => \Buzzer:PWMUDB:runmode_enable\ ,
        ce0_comb => \Buzzer:PWMUDB:cmp1_eq\ ,
        cl0_comb => \Buzzer:PWMUDB:cmp1_less\ ,
        z0_comb => \Buzzer:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BuzzerEN:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \BuzzerEN:control_7\ ,
        control_6 => \BuzzerEN:control_6\ ,
        control_5 => \BuzzerEN:control_5\ ,
        control_4 => \BuzzerEN:control_4\ ,
        control_3 => \BuzzerEN:control_3\ ,
        control_2 => \BuzzerEN:control_2\ ,
        control_1 => \BuzzerEN:control_1\ ,
        control_0 => Net_228 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_260_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_260_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_260_2, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[2]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[2]:d_sync_1\
        );
        Output = Net_260_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_260_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[1]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[1]:d_sync_1\
        );
        Output = Net_260_1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[1]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[1]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[1]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[1]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_1
        );
        Output = \Debouncer_player:DEBOUNCER[1]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[2]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[2]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[2]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[2]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_2
        );
        Output = \Debouncer_player:DEBOUNCER[2]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\Buzzer:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_222_digital ,
        control_7 => \Buzzer:PWMUDB:control_7\ ,
        control_6 => \Buzzer:PWMUDB:control_6\ ,
        control_5 => \Buzzer:PWMUDB:control_5\ ,
        control_4 => \Buzzer:PWMUDB:control_4\ ,
        control_3 => \Buzzer:PWMUDB:control_3\ ,
        control_2 => \Buzzer:PWMUDB:control_2\ ,
        control_1 => \Buzzer:PWMUDB:control_1\ ,
        control_0 => \Buzzer:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=cydff_3, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_281_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_346
        );
        Output = cydff_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_285, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_281_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_283
        );
        Output = Net_285 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_347, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_285
        );
        Output = Net_347 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_260_4, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[4]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[4]:d_sync_1\
        );
        Output = Net_260_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[4]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[4]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[4]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_305, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cydff_3
        );
        Output = Net_305 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[5]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_5
        );
        Output = \Debouncer_player:DEBOUNCER[5]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[3]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[3]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[3]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_260_5, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[5]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[5]:d_sync_1\
        );
        Output = Net_260_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[4]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_4
        );
        Output = \Debouncer_player:DEBOUNCER[4]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[5]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_player:DEBOUNCER[5]:d_sync_0\
        );
        Output = \Debouncer_player:DEBOUNCER[5]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[3]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_3
        );
        Output = \Debouncer_player:DEBOUNCER[3]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_player:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_258_0
        );
        Output = \Debouncer_player:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_260_3, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_253_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_player:DEBOUNCER[3]:d_sync_0\ * 
              \Debouncer_player:DEBOUNCER[3]:d_sync_1\
        );
        Output = Net_260_3 (fanout=1)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =GM_fncInt
        PORT MAP (
            interrupt => Net_347 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =GM_rstInt
        PORT MAP (
            interrupt => Net_305 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =playerFive
        PORT MAP (
            interrupt => Net_260_4 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =playerFour
        PORT MAP (
            interrupt => Net_260_3 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =playerOne
        PORT MAP (
            interrupt => Net_260_0 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =playerSix
        PORT MAP (
            interrupt => Net_260_5 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =playerThree
        PORT MAP (
            interrupt => Net_260_2 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =playerTwo
        PORT MAP (
            interrupt => Net_260_1 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = player(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => player(0)__PA ,
        fb => Net_258_0 ,
        pad => player(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = player(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => player(1)__PA ,
        fb => Net_258_1 ,
        pad => player(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = player(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => player(2)__PA ,
        fb => Net_258_2 ,
        pad => player(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = player(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => player(3)__PA ,
        fb => Net_258_3 ,
        pad => player(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = player(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => player(4)__PA ,
        fb => Net_258_4 ,
        pad => player(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = player(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => player(5)__PA ,
        fb => Net_258_5 ,
        pad => player(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Buzzer_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Buzzer_pin(0)__PA ,
        pin_input => Net_232 ,
        pad => Buzzer_pin(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(0)__PA ,
        pad => LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(1)__PA ,
        pad => LED_1(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_1(2)__PA ,
        pad => LED_1(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(0)__PA ,
        pad => LED_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(1)__PA ,
        pad => LED_2(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_2(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_2(2)__PA ,
        pad => LED_2(2)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(0)__PA ,
        pad => LED_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_3(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(1)__PA ,
        pad => LED_3(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_3(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_3(2)__PA ,
        pad => LED_3(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_4(0)__PA ,
        pad => LED_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_4(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_4(1)__PA ,
        pad => LED_4(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_4(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_4(2)__PA ,
        pad => LED_4(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Red_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Red_LED(0)__PA ,
        pad => Red_LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Green_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Green_LED(0)__PA ,
        pad => Green_LED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_5(0)__PA ,
        pad => LED_5(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_5(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_5(1)__PA ,
        pad => LED_5(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_5(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_5(2)__PA ,
        pad => LED_5(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_6(0)__PA ,
        pad => LED_6(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_6(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_6(1)__PA ,
        pad => LED_6(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_6(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_6(2)__PA ,
        pad => LED_6(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GM(0)__PA ,
        fb => Net_346 ,
        pad => GM(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GM(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GM(1)__PA ,
        fb => Net_283 ,
        pad => GM(1)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            udb_div_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_253_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_281_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 ,
            gen_clk_out_2 => Net_222_digital ,
            gen_clk_in_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+--------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |     player(0) | FB(Net_258_0)
     |   1 |     * |      NONE |      RES_PULL_UP |     player(1) | FB(Net_258_1)
     |   2 |     * |      NONE |      RES_PULL_UP |     player(2) | FB(Net_258_2)
     |   3 |     * |      NONE |      RES_PULL_UP |     player(3) | FB(Net_258_3)
     |   4 |     * |      NONE |      RES_PULL_UP |     player(4) | FB(Net_258_4)
     |   5 |     * |      NONE |      RES_PULL_UP |     player(5) | FB(Net_258_5)
     |   6 |     * |      NONE |         CMOS_OUT | Buzzer_pin(0) | In(Net_232)
-----+-----+-------+-----------+------------------+---------------+--------------
   1 |   0 |     * |      NONE |         CMOS_OUT |      LED_1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      LED_1(1) | 
     |   2 |     * |      NONE |         CMOS_OUT |      LED_1(2) | 
     |   3 |     * |      NONE |         CMOS_OUT |      LED_2(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      LED_2(1) | 
     |   5 |     * |      NONE |         CMOS_OUT |      LED_2(2) | 
-----+-----+-------+-----------+------------------+---------------+--------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      LED_3(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      LED_3(1) | 
     |   2 |     * |      NONE |         CMOS_OUT |      LED_3(2) | 
     |   3 |     * |      NONE |         CMOS_OUT |      LED_4(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      LED_4(1) | 
     |   5 |     * |      NONE |         CMOS_OUT |      LED_4(2) | 
     |   6 |     * |      NONE |         CMOS_OUT |    Red_LED(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |  Green_LED(0) | 
-----+-----+-------+-----------+------------------+---------------+--------------
   3 |   0 |     * |      NONE |         CMOS_OUT |      LED_5(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      LED_5(1) | 
     |   2 |     * |      NONE |         CMOS_OUT |      LED_5(2) | 
     |   3 |     * |      NONE |         CMOS_OUT |      LED_6(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      LED_6(1) | 
     |   5 |     * |      NONE |         CMOS_OUT |      LED_6(2) | 
     |   6 |     * |      NONE |      RES_PULL_UP |         GM(0) | FB(Net_346)
     |   7 |     * |      NONE |      RES_PULL_UP |         GM(1) | FB(Net_283)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 1s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "Quiz_r.vh2" --pcf-path "Quiz.pco" --des-name "Quiz" --dsf-path "Quiz.dsf" --sdc-path "Quiz.sdc" --lib-path "Quiz_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Quiz_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.483ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.619ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.619ms
API generation phase: Elapsed time ==> 2s.137ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.015ms
