@article{journals/tvlsi/PhamFM13,
  title = {Low-Power Correlation for IEEE 802.16 OFDM Synchronization on FPGA},
  pages = {1549-1553},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2210917},
  author = {Thinh H. Pham and Suhaib A. Fahmy and Ian Vince McLoughlin}
}
@article{journals/tvlsi/LinC05,
  title = {TCG: A transitive closure graph-based representation for general floorplans},
  pages = {288-292},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840760},
  author = {Jai-Ming Lin and Yao-Wen Chang}
}
@article{journals/tvlsi/YangA15,
  title = {A High-Performance On-Chip Bus (MSBUS) Design and Verification},
  pages = {1350-1354},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2334351},
  author = {Xiaokun Yang and Jean H. Andrian}
}
@article{journals/tvlsi/MichaelT05,
  title = {Function-based compact test pattern generation for path delay faults},
  pages = {996-1001},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853607},
  author = {Maria K. Michael and Spyros Tragoudas}
}
@article{journals/tvlsi/RajaAB09,
  title = {Variable Input Delay CMOS Logic for Low Power Design},
  pages = {1534-1545},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2027567},
  author = {Tezaswi Raja and Vishwani D. Agrawal and Michael L. Bushnell}
}
@article{journals/tvlsi/JohnsonSCR02,
  title = {Leakage control with efficient use of transistor stacks in single threshold CMOS},
  pages = {1-5},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.988724},
  author = {Mark C. Johnson and Dinesh Somasekhar and Lih-Yih Chiou and Kaushik Roy}
}
@article{journals/tvlsi/LongKMI10,
  title = {SACTA: A Self-Adjusting Clock Tree Architecture for Adapting to Thermal-Induced Delay Variation},
  pages = {1323-1336},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2023992},
  author = {Jieyi Long and Ja Chun Ku and Seda Ogrenci Memik and Yehea I. Ismail}
}
@article{journals/tvlsi/ChenPC04,
  title = {Timing modeling and optimization under the transmission line model},
  pages = {28-41},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  author = {Tai-Chen Chen and Song-Ra Pan and Yao-Wen Chang}
}
@article{journals/tvlsi/PetrovO04,
  title = {Low-power instruction bus encoding for embedded processors},
  pages = {812-826},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.831468},
  author = {Peter Petrov and Alex Orailoglu}
}
@article{journals/tvlsi/SecareanuM07,
  title = {Guest Editorial Special Section on System-on-Chip Integration: Challenges and Implications},
  pages = {1065-1066},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.903909},
  author = {Radu M. Secareanu and A. Marshall}
}
@article{journals/tvlsi/ChenSL10,
  title = {A High-Performance Unified-Field Reconfigurable Cryptographic Processor},
  pages = {1145-1158},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2020397},
  author = {Jun-Hong Chen and Ming-Der Shieh and Wen-Ching Lin}
}
@article{journals/tvlsi/MooreMB05,
  title = {Design of wireless on-wafer submicron characterization system},
  pages = {169-180},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840780},
  author = {Brian Moore and Martin Margala and Christopher J. Backhouse}
}
@article{journals/tvlsi/JinHL013,
  title = {Unified Capture Scheme for Small Delay Defect Detection and Aging Prediction},
  pages = {821-833},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2197766},
  author = {Song Jin and Yinhe Han and Huawei Li and Xiaowei Li 0001}
}
@article{journals/tvlsi/LinO99,
  title = {Efficient VLSI architectures for Columnsort},
  pages = {135-138},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748211},
  author = {Rong Lin and Stephan Olariu}
}
@article{journals/tvlsi/PerriCC14,
  title = {Area-Delay Efficient Binary Adders in QCA},
  pages = {1174-1179},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2261831},
  author = {Stefania Perri and Pasquale Corsonello and Giuseppe Cocorullo}
}
@article{journals/tvlsi/BurlesonCKL98,
  title = {Wave-pipelining: a tutorial and research survey},
  pages = {464-474},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711317},
  author = {Wayne P. Burleson and Maciej J. Ciesielski and Fabian Klass and W. Liu}
}
@article{journals/tvlsi/Al-ArsHGV08,
  title = {Test Set Development for Cache Memory in Modern Microprocessors},
  pages = {725-732},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000257},
  author = {Zaid Al-Ars and Said Hamdioui and Georgi Gaydadjiev and Stamatis Vassiliadis}
}
@article{journals/tvlsi/MaricAV14,
  title = {Analyzing the Efficiency of L1 Caches for Reliable Hybrid-Voltage Operation Using EDC Codes},
  pages = {2211-2215},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2282498},
  author = {Bojan Maric and Jaume Abella and Mateo Valero}
}
@article{journals/tvlsi/ChengLCJH11,
  title = {Built-in Jitter Measurement Circuit With Calibration Techniques for a 3-GHz Clock Generator},
  pages = {1325-1335},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2052377},
  author = {Kuo-Hsing Cheng and Jen-Chieh Liu and Chih-Yu Chang and Shu-Yu Jiang and Kai-Wei Hong}
}
@article{journals/tvlsi/BashirullahLC03,
  title = {Current-mode signaling in deep submicrometer global interconnects},
  pages = {406-417},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812366},
  author = {Rizwan Bashirullah and Wentai Liu and Ralph K. Cavin III}
}
@article{journals/tvlsi/KanjR04,
  title = {Critical evaluation of SOI design guidelines},
  pages = {885-894},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.833665},
  author = {Rouwaida Kanj and Elyse Rosenbaum}
}
@article{journals/tvlsi/AshrafiA05,
  title = {Comments on "A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula"},
  pages = {1096-1098},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857155},
  author = {Ashkan Ashrafi and Reza R. Adhami}
}
@article{journals/tvlsi/MorgenshteinFGK10,
  title = {Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths With RC Interconnect},
  pages = {689-696},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2014239},
  author = {Arkadiy Morgenshtein and Eby G. Friedman and Ran Ginosar and Avinoam Kolodny}
}
@article{journals/tvlsi/SfikasTH14,
  title = {Layout-Based Refined NPSF Model for DRAM Characterization and Testing},
  pages = {1446-1450},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2266281},
  author = {Yiorgos Sfikas and Yiorgos Tsiatouhas and Said Hamdioui}
}
@article{journals/tvlsi/WangAN07,
  title = {Applying CDMA Technique to Network-on-Chip},
  pages = {1091-1100},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.903914},
  author = {Xin Wang and Tapani Ahonen and Jari Nurmi}
}
@article{journals/tvlsi/ShakeriM08,
  title = {Accelerated Modeling of Massively Coupled RLC Interconnects Using the Relative Inductance Extraction Method},
  pages = {745-754},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000365},
  author = {Kaveh Shakeri and James D. Meindl}
}
@article{journals/tvlsi/LeviBF14,
  title = {Logical Effort for CMOS-Based Dual Mode Logic Gates},
  pages = {1042-1053},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2257902},
  author = {Itamar Levi and Alexander Belenky and Alexander Fish}
}
@article{journals/tvlsi/QianAT15,
  title = {FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels},
  pages = {1854-1867},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2351833},
  author = {Zhiliang Qian and Syed Mohsin Abbas and Chi-Ying Tsui}
}
@article{journals/tvlsi/RanM06,
  title = {Designing via-configurable logic blocks for regular fabric},
  pages = {1-14},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863196},
  author = {Yajun Ran and Malgorzata Marek-Sadowska}
}
@article{journals/tvlsi/LanzerottiFR04,
  title = {Assessment of on-chip wire-length distribution models},
  pages = {1108-1112},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.831479},
  author = {Mary Yvonne Lanzerotti and Giovanni Fiorenza and Rick A. Rand}
}
@article{journals/tvlsi/EklundSA96,
  title = {VLSI implementation of a focal plane image processor-a realization of the near-sensor image processing concept},
  pages = {322-335},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.532033},
  author = {Jan-Erik Eklund and Christer Svensson and Anders Åström}
}
@article{journals/tvlsi/YangJBKKK05,
  title = {A 32-bit carry lookahead adder using dual-path all-N logic},
  pages = {992-996},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853605},
  author = {Ge Yang and Seong-Ook Jung and Kwang-Hyun Baek and Soo Hwan Kim and Suki Kim and Sung-Mo Kang}
}
@article{journals/tvlsi/SinghN00,
  title = {Synthesis for logical initializability of synchronous finite-state machines},
  pages = {542-557},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894160},
  author = {Montek Singh and Steven M. Nowick}
}
@article{journals/tvlsi/LuTT12,
  title = {A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs},
  pages = {1002-1011},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2147339},
  author = {Jianchao Lu and Ying Teng and Baris Taskin}
}
@article{journals/tvlsi/OkamotoNAIKOKIY15,
  title = {A Boosting Pass Gate With Improved Switching Characteristics and No Overdriving for Programmable Routing Switch Based on Crystalline In-Ga-Zn-O Technology},
  pages = {422-434},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2316871},
  author = {Yuki Okamoto and Takashi Nakagawa and Takeshi Aoki and Masataka Ikeda and Munehiro Kozuma and Takeshi Osada and Yoshiyuki Kurokawa and Takayuki Ikeda and Naoto Yamade and Yutaka Okazaki and Hidekazu Miyairi and Masahiro Fujita and Jun Koyama and Shunpei Yamazaki}
}
@article{journals/tvlsi/AghaeePE15,
  title = {Temperature-Gradient-Based Burn-In and Test Scheduling for 3-D Stacked ICs},
  pages = {2992-3005},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2380477},
  author = {Nima Aghaee and Zebo Peng and Petru Eles}
}
@article{journals/tvlsi/SchmitC05,
  title = {Layout techniques for FPGA switch blocks},
  pages = {96-105},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840402},
  author = {Herman Schmit and Vikas Chandra}
}
@article{journals/tvlsi/NamaziNS10,
  title = {A Fault-Tolerant Interconnect Mechanism for NMR Nanoarchitectures},
  pages = {1433-1446},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2024779},
  author = {Ali Namazi and Mehrdad Nourani and M. Saquib}
}
@article{journals/tvlsi/XuPTBM13,
  title = {Timing Uncertainty in 3-D Clock Trees Due to Process Variations and Power Supply Noise},
  pages = {2226-2239},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2230035},
  author = {Hu Xu and Vasilis F. Pavlidis and Xifan Tang and Wayne Burleson and Giovanni De Micheli}
}
@article{journals/tvlsi/ParviziAE15,
  title = {A Sub-mW, Ultra-Low-Voltage, Wideband Low-Noise Amplifier Design Technique},
  pages = {1111-1122},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2334642},
  author = {Mahdi Parvizi and Karim Allidina and Mourad N. El-Gamal}
}
@article{journals/tvlsi/KimKK15,
  title = {Efficient Statistical Timing Analysis Using Deterministic Cell Delay Models},
  pages = {2709-2713},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2364736},
  author = {Jae Hoon Kim and Wook Kim and Young Hwan Kim}
}
@article{journals/tvlsi/PavlidisF07,
  title = {3-D Topologies for Networks-on-Chip},
  pages = {1081-1090},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.893649},
  author = {Vasilis F. Pavlidis and Eby G. Friedman}
}
@article{journals/tvlsi/ItoLP98,
  title = {ILP-based cost-optimal DSP synthesis with module selection and data format conversion},
  pages = {582-594},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736132},
  author = {K. Ito and Lori E. Lucke and Keshab K. Parhi}
}
@article{journals/tvlsi/WangXXLY11,
  title = {Power Gating Aware Task Scheduling in MPSoC},
  pages = {1801-1812},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2055907},
  author = {Yu Wang 0002 and Jiang Xu and Yan Xu and Weichen Liu and Huazhong Yang}
}
@article{journals/tvlsi/Ranganathan04,
  title = {Editorial},
  pages = {1-11},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  author = {N. Ranganathan}
}
@article{journals/tvlsi/LuWW95,
  title = {C-testable design techniques for iterative logic arrays},
  pages = {146-152},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365462},
  author = {Shyue-Kung Lu and Jen-Chuan Wang and Cheng-Wen Wu}
}
@article{journals/tvlsi/DengC13,
  title = {Binary Multiplication Using Hybrid MOS and Multi-Gate Single-Electron Transistors},
  pages = {1573-1582},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2217993},
  author = {Guoqing Deng and Chunhong Chen}
}
@article{journals/tvlsi/BeniniBMM04,
  title = {Memory energy minimization by data compression: algorithms, architectures and implementation},
  pages = {255-268},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  author = {Luca Benini and Davide Bruni and Alberto Macii and Enrico Macii}
}
@article{journals/tvlsi/TuunaNIT12,
  title = {Modeling of Energy Dissipation in RLC Current-Mode Signaling},
  pages = {1146-1151},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2140345},
  author = {Sampo Tuuna and Ethiopia Nigussie and Jouni Isoaho and Hannu Tenhunen}
}
@article{journals/tvlsi/ChuKL15,
  title = {A 10-bit 200-MS/s Zero-Crossing-Based Pipeline ADC in 0.13-µm CMOS Technology},
  pages = {2671-2675},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2371453},
  author = {Myonglae Chu and Byoungho Kim and Byung-Geun Lee}
}
@article{journals/tvlsi/RicciGMC09,
  title = {Improved Pervasive Sensing With RFID: An Ultra-Low Power Baseband Processor for UHF Tags},
  pages = {1719-1729},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2006617},
  author = {Andrea Ricci and Matteo Grisanti and Ilaria De Munari and Paolo Ciampolini}
}
@article{journals/tvlsi/WooSKY09,
  title = {A 152-mW Mobile Multimedia SoC With Fully Programmable 3-D Graphics and MPEG4/H.264/JPEG},
  pages = {1260-1266},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2002431},
  author = {Jeong-Ho Woo and Ju-Ho Sohn and Hyejung Kim and Hoi-Jun Yoo}
}
@article{journals/tvlsi/ZiabariPARKS14,
  title = {Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices},
  pages = {2366-2379},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2293422},
  author = {Amirkoushyar Ziabari and Je-Hyoung Park and Ehsan K. Ardestani and Jose Renau and Sung-Mo Kang and Ali Shakouri}
}
@article{journals/tvlsi/LicciardoDR15,
  title = {Stream Processor for Real-Time Inverse Tone Mapping of Full-HD Images},
  pages = {2531-2539},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2366831},
  author = {Gian Domenico Licciardo and Antonio D'Arienzo and Alfredo Rubino}
}
@article{journals/tvlsi/FaginR94,
  title = {Field programmable gate arrays and floating point arithmetic},
  pages = {365-367},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311646},
  author = {Barry S. Fagin and C. Renard}
}
@article{journals/tvlsi/LuC12,
  title = {A 3-10 GHz, 14 Bands CMOS Frequency Synthesizer With Spurs Reduction for MB-OFDM UWB System},
  pages = {948-958},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2134874},
  author = {Tai-You Lu and Wei-Zen Chen}
}
@article{journals/tvlsi/MathaikuttyKDSL08,
  title = {MMV: A Metamodeling Based Microprocessor Validation Environment},
  pages = {339-352},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.917419},
  author = {Deepak Mathaikutty and Sreekumar V. Kodakara and Ajit Dingankar and Sandeep K. Shukla and David J. Lilja}
}
@article{journals/tvlsi/BoglioloFD00,
  title = {Enabling testability of fault-tolerant circuits by means of IDDQ-checkable voters},
  pages = {415-419},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863620},
  author = {Alessandro Bogliolo and Michele Favalli and Maurizio Damiani}
}
@article{journals/tvlsi/PowellYFRV01,
  title = {Reducing leakage in a high-performance deep-submicron instruction cache},
  pages = {77-89},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920821},
  author = {Michael D. Powell and Se-Hyun Yang and Babak Falsafi and Kaushik Roy and T. N. Vijaykumar}
}
@article{journals/tvlsi/KimL03,
  title = {Low-power and area-efficient FIR filter implementation suitable for multiple taps},
  pages = {150-153},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801570},
  author = {Kyung-Saeng Kim and Kwyro Lee}
}
@article{journals/tvlsi/WangTCLP15,
  title = {A 5.4-mW 180-cm Transmission Distance 2.5-Mb/s Advanced Techniques-Based Novel Intrabody Communication Receiver Analog Front End},
  pages = {2829-2841},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2379443},
  author = {Hao Wang and Xian Tang and Chiu-sing Choy and Ka Nang Leung and Kong-Pang Pun}
}
@article{journals/tvlsi/BeniniMMP02,
  title = {Layout-driven memory synthesis for embedded systems-on-chip},
  pages = {96-105},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994985},
  author = {Luca Benini and Luca Macchiarulo and Alberto Macii and Massimo Poncino}
}
@article{journals/tvlsi/ChenWL14,
  title = {State-Aware Dynamic Frequency Selection Scheme for Energy-Harvesting Real-Time Systems},
  pages = {1679-1692},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278315},
  author = {Jing Chen and Tongquan Wei and Jianlin Liang}
}
@article{journals/tvlsi/SmithM01,
  title = {Polynomial circuit models for component matching in high-level synthesis},
  pages = {783-800},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974892},
  author = {James Smith and Giovanni De Micheli}
}
@article{journals/tvlsi/WangTSH04,
  title = {A 1.2 GHz programmable DLL-based frequency multiplier for wireless applications},
  pages = {1377-1381},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837997},
  author = {Chua-Chin Wang and Yih-Long Tseng and Hsien-Chih She and Ron Hu}
}
@article{journals/tvlsi/TodriM11a,
  title = {Power Delivery for Multicore Systems},
  pages = {2243-2255},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2080694},
  author = {Aida Todri and Malgorzata Marek-Sadowska}
}
@article{journals/tvlsi/LiSKO93,
  title = {Fully differential optical interconnections for high-speed digital systems},
  pages = {151-163},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238421},
  author = {C.-S. Li and Harold S. Stone and Y. Kwark and C. M. Olsen}
}
@article{journals/tvlsi/ChenTZC12,
  title = {A 64 ˟ 64 Pixels UWB Wireless Temporal-Difference Digital Image Sensor},
  pages = {2232-2240},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2172470},
  author = {Shoushun Chen and Wei Tang and Xiangyu Zhang and Eugenio Culurciello}
}
@article{journals/tvlsi/WuTSKYK15,
  title = {Free Razor: A Novel Voltage Scaling Low-Power Technique for Large SoC Designs},
  pages = {2431-2437},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2377573},
  author = {Yuejian Wu and Sandy Thomson and Han Sun and David Krause and Song Yu and George Kurio}
}
@article{journals/tvlsi/KimRH02,
  title = {Combined data-driven and event-driven scheduling technique for fast distributed cosimulation},
  pages = {672-678},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801572},
  author = {Dohyung Kim and Chan-Eun Rhee and Soonhoi Ha}
}
@article{journals/tvlsi/BoseAA93,
  title = {Path delay fault simulation of sequential circuits},
  pages = {453-461},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250193},
  author = {Soumitra Bose and Prathima Agrawal and Vishwani D. Agrawal}
}
@article{journals/tvlsi/KhandelwalDS05,
  title = {Simultaneous V/sub t/ selection and assignment for leakage optimization},
  pages = {762-765},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844304},
  author = {Vishal Khandelwal and Azadeh Davoodi and Ankur Srivastava}
}
@article{journals/tvlsi/TangF02,
  title = {Simultaneous switching noise in on-chip CMOS power distribution networks},
  pages = {487-493},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800533},
  author = {Kevin T. Tang and Eby G. Friedman}
}
@article{journals/tvlsi/HegdeS00,
  title = {Toward achieving energy efficiency in presence of deep submicron noise},
  pages = {379-391},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863617},
  author = {Rajamohana Hegde and Naresh R. Shanbhag}
}
@article{journals/tvlsi/ValentianTVA04,
  title = {Modeling subthreshold SOI logic for static timing analysis},
  pages = {662-669},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827602},
  author = {Alexandre Valentian and Olivier Thomas and Andrei Vladimirescu and Amara Amara}
}
@article{journals/tvlsi/ChenRC98,
  title = {Efficient statistical approach to estimate power considering uncertain properties of primary inputs},
  pages = {484-492},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711319},
  author = {Zhanping Chen and Kaushik Roy and Tan-Li Chou}
}
@article{journals/tvlsi/DeodharD05,
  title = {Optimization of throughput performance for low-power VLSI interconnects},
  pages = {308-318},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842898},
  author = {Vinita V. Deodhar and Jeffrey A. Davis}
}
@article{journals/tvlsi/PengKCW14,
  title = {Application-Independent Testing of 3-D Field Programmable Gate Array Interconnect Faults},
  pages = {207-219},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2242100},
  author = {Yen-Lin Peng and Ding-Ming Kwai and Yung-Fa Chou and Cheng-Wen Wu}
}
@article{journals/tvlsi/BrinkHW14,
  title = {Adaptive Floating-Gate Circuit Enabled Large-Scale FPAA},
  pages = {2307-2315},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2290305},
  author = {Stephen Brink and Jennifer Hasler and Richard B. Wunderlich}
}
@article{journals/tvlsi/WhatmoughDBD13,
  title = {Circuit-Level Timing Error Tolerance for Low-Power DSP Filters and Transforms},
  pages = {989-999},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2202930},
  author = {Paul N. Whatmough and Shidhartha Das and David M. Bull and Izzat Darwazeh}
}
@article{journals/tvlsi/LongH04,
  title = {Distributed sleep transistor network for power reduction},
  pages = {937-946},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.832939},
  author = {Changbo Long and Lei He}
}
@article{journals/tvlsi/PiguetV04a,
  title = {Guest Editorial},
  pages = {233-234},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  author = {Christian Piguet and Narayanan Vijaykrishnan}
}
@article{journals/tvlsi/AndrewsSAAPSBK08,
  title = {Achieving Programming Model Abstractions for Reconfigurable Computing},
  pages = {34-44},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912106},
  author = {David L. Andrews and Ron Sass and Erik K. Anderson and Jason Agron and Wesley Peck and Jim Stevens and Fabrice Baijot and Ed Komp}
}
@article{journals/tvlsi/Chang10,
  title = {A Multibank Memory-Based VLSI Architecture of DVB Symbol Deinterleaver},
  pages = {840-843},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2015456},
  author = {Yun-Nan Chang}
}
@article{journals/tvlsi/KumarA11,
  title = {IR-Drop Aware Clustering Technique for Robust Power Grid in FPGAs},
  pages = {1181-1191},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2047123},
  author = {Akhilesh Kumar and Mohab Anis}
}
@article{journals/tvlsi/SmithaV12,
  title = {A Multi-Resolution Fast Filter Bank for Spectrum Sensing in Military Radio Receivers},
  pages = {1323-1327},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2151214},
  author = {Kavallur Gopi Smitha and A. Prasad Vinod}
}
@article{journals/tvlsi/Elrabaa11,
  title = {Robust Two-Phase RZ Asynchronous SoC Interconnects},
  pages = {1086-1089},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2042240},
  author = {Muhammad E. S. Elrabaa}
}
@article{journals/tvlsi/BanerjeeBD06,
  title = {Integrating Physical Constraints in HW-SW Partitioning for Architectures With Partial Dynamic Reconfiguration},
  pages = {1189-1202},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886411},
  author = {Sudarshan Banerjee and Elaheh Bozorgzadeh and Nikil D. Dutt}
}
@article{journals/tvlsi/HuWC12,
  title = {A Comparative Study of 20-Gb/s NRZ and Duobinary Signaling Using Statistical Analysis},
  pages = {1336-1341},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2148131},
  author = {Kangmin Hu and Larry Wu and Patrick Yin Chiang}
}
@article{journals/tvlsi/ChenS93,
  title = {Design of a self-testing and self-repairing structure for highly hierarchical ultra-large capacity memory chips},
  pages = {88-97},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238427},
  author = {Tom Chen and Glen Sunada}
}
@article{journals/tvlsi/RinkerCPCRHNB01,
  title = {An automated process for compiling dataflow graphs into reconfigurable hardware},
  pages = {130-139},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920828},
  author = {Robert Rinker and M. Carter and A. Patel and Monica Chawathe and Charlie Ross and Jeffrey Hammes and Walid A. Najjar and A. P. Wim Böhm}
}
@article{journals/tvlsi/WuWC08,
  title = {Novel Probabilistic Combinational Equivalence Checking},
  pages = {365-375},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.917397},
  author = {Shih-Chieh Wu and Chun-Yao Wang and Yung-Chih Chen}
}
@article{journals/tvlsi/PetrovicSB09,
  title = {Design of the Switching Controller for the High-Capacity Non-Blocking Internet Router},
  pages = {1157-1161},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2019817},
  author = {Milos Petrovic and Aleksandra Smiljanic and Milos Blagojevic}
}
@article{journals/tvlsi/BugejaY97,
  title = {A reconfigurable VLSI coprocessing system for the block matching algorithm},
  pages = {329-337},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.609876},
  author = {A. Bugeja and W. Yang}
}
@article{journals/tvlsi/ZhangIFTS12,
  title = {On-Chip Measurement System for Within-Die Delay Variation of Individual Standard Cells in 65-nm CMOS},
  pages = {1876-1880},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2162257},
  author = {Xin Zhang and Koichi Ishida and Hiroshi Fuketa and Makoto Takamiya and Takayasu Sakurai}
}
@article{journals/tvlsi/ChiaKLMV98,
  title = {High-performance automatic target recognition through data-specific VLSI},
  pages = {364-371},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711308},
  author = {Kang-Ngee Chia and Hea Joung Kim and Shane Lansing and William H. Mangione-Smith and J. Villasensor}
}
@article{journals/tvlsi/ChakrabortyDSSBMMP08,
  title = {Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers},
  pages = {639-649},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000248},
  author = {Ashutosh Chakraborty and Karthik Duraisami and Ashoka Visweswara Sathanur and Prassanna Sithambaram and Luca Benini and Alberto Macii and Enrico Macii and Massimo Poncino}
}
@article{journals/tvlsi/ChablozH14,
  title = {Low-Latency Maximal-Throughput Communication Interfaces for Rationally Related Clock Domains},
  pages = {641-654},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2252030},
  author = {Jean-Michel Chabloz and Ahmed Hemani}
}
@article{journals/tvlsi/YinC12,
  title = {Jitter Analysis of Polyphase Filter-Based Multiphase Clock in Frequency Multiplier},
  pages = {1373-1382},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2159633},
  author = {Jee Khoi Yin and Pak Kwong Chan}
}
@article{journals/tvlsi/AndersonN04,
  title = {Power estimation techniques for FPGAs},
  pages = {1015-1027},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.831478},
  author = {Jason Helge Anderson and Farid N. Najm}
}
@article{journals/tvlsi/PotlapallyRRJL07,
  title = {Aiding Side-Channel Attacks on Cryptographic Software With Satisfiability-Based Analysis},
  pages = {465-470},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.893665},
  author = {Nachiketh R. Potlapally and Anand Raghunathan and Srivaths Ravi and Niraj K. Jha and Ruby B. Lee}
}
@article{journals/tvlsi/WuYXZLNW14,
  title = {UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors},
  pages = {1082-1095},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2263397},
  author = {Xiaowen Wu and Yaoyao Ye and Jiang Xu and Wei Zhang and Weichen Liu and Mahdi Nikdast and Xuan Wang}
}
@article{journals/tvlsi/VoyiatzisGP10,
  title = {Recursive Pseudo-Exhaustive Two-Pattern Generation},
  pages = {142-152},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2031300},
  author = {Ioannis Voyiatzis and Dimitris Gizopoulos and Antonis M. Paschalis}
}
@article{journals/tvlsi/SzekelyPPCHR97,
  title = {Electro-thermal and logi-thermal simulation of VLSI designs},
  pages = {258-269},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.609868},
  author = {Vladimir Székely and András Poppe and Andras Pahi and Alpar Csendes and G. Hajas and Márta Rencz}
}
@article{journals/tvlsi/MirhassaniAJ08,
  title = {Low-Power Mixed-Signal CVNS-Based 64-Bit Adder for Media Signal Processing},
  pages = {1141-1150},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000731},
  author = {Mitra Mirhassani and Majid Ahmadi and Graham A. Jullien}
}
@article{journals/tvlsi/ParkLR12,
  title = {Soft-Error-Resilient FPGAs Using Built-In 2-D Hamming Product Code},
  pages = {248-256},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2095435},
  author = {Sang Phill Park and Dongsoo Lee and Kaushik Roy}
}
@article{journals/tvlsi/Maymandi-NejadS04,
  title = {Correction to "A Digitally Programmable Delay Element: Design and Analysis"},
  pages = {1126-1126},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837019},
  author = {Mohammad Maymandi-Nejad and Manoj Sachdev}
}
@article{journals/tvlsi/LvHLW03,
  title = {A dictionary-based en/decoding scheme for low-power data buses},
  pages = {943-951},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817123},
  author = {Tiehan Lv and Jörg Henkel and Haris Lekatsas and Wayne Wolf}
}
@article{journals/tvlsi/LiaoW15,
  title = {Thermal-Constrained Task Scheduling on 3-D Multicore Processors for Throughput-and-Energy Optimization},
  pages = {2719-2723},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2360802},
  author = {Chien-Hui Liao and Charles H.-P. Wen}
}
@article{journals/tvlsi/FortunaRNP04,
  title = {Nanoscale system dynamical behaviors: from quantum-dot-based cell to 1-D arrays},
  pages = {1167-1173},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836306},
  author = {Luigi Fortuna and Manuela La Rosa and Donata Nicolosi and Domenico Porto}
}
@article{journals/tvlsi/BhadraTA08,
  title = {Validating Power ArchitectureTM Technology-Based MPSoCs Through Executable Specifications},
  pages = {388-396},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.917418},
  author = {Jayanta Bhadra and Ekaterina Trofimova and Magdy S. Abadir}
}
@article{journals/tvlsi/Oklobdzija94,
  title = {An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis},
  pages = {124-128},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273153},
  author = {Vojin G. Oklobdzija}
}
@article{journals/tvlsi/SchinkelMKTN09,
  title = {Low-Power, High-Speed Transceivers for Network-on-Chip Communication},
  pages = {12-21},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2001949},
  author = {Daniël Schinkel and Eisse Mensink and Eric A. M. Klumperink and Ed van Tuijl and Bram Nauta}
}
@article{journals/tvlsi/HuZS01,
  title = {Estimating probabilistic timing performance for real-time embedded systems},
  pages = {833-844},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974897},
  author = {Xiaobo Sharon Hu and Tao Zhou and Edwin Hsing-Mean Sha}
}
@article{journals/tvlsi/WangRLJ04,
  title = {Input space adaptive design: a high-level methodology for optimizing energy and performance},
  pages = {590-602},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827592},
  author = {Weidong Wang and Anand Raghunathan and Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tvlsi/KimIH05,
  title = {Schedule-aware performance estimation of communication architecture for efficient design space exploration},
  pages = {539-552},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842912},
  author = {Sungchan Kim and Chaeseok Im and Soonhoi Ha}
}
@article{journals/tvlsi/SuLCC14,
  title = {Current-Mode Synthetic Control Technique for High-Efficiency DC-DC Boost Converters Over a Wide Load Range},
  pages = {1666-1678},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2277491},
  author = {Yi-Ping Su and Yean-Kuo Luo and Yi-Chun Chen and Ke-Horng Chen}
}
@article{journals/tvlsi/JarvinenS08,
  title = {On Parallelization of High-Speed Processors for Elliptic Curve Cryptography},
  pages = {1162-1175},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000728},
  author = {Kimmo U. Järvinen and Jorma Skyttä}
}
@article{journals/tvlsi/ShaWGL09,
  title = {Multi-Gb/s LDPC Code Design and Implementation},
  pages = {262-268},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2002487},
  author = {Jin Sha and Zhongfeng Wang and Minglun Gao and Li Li 0003}
}
@article{journals/tvlsi/LeongL02,
  title = {A microcoded elliptic curve processor using FPGA technology},
  pages = {550-559},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801608},
  author = {Philip Heng Wai Leong and Ivan K. H. Leung}
}
@article{journals/tvlsi/ShelarS05,
  title = {BDD decomposition for delay oriented pass transistor logic synthesis},
  pages = {957-970},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853601},
  author = {Rupesh S. Shelar and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/SedcoleCCL07,
  title = {Run-Time Integration of Reconfigurable Video Processing Systems},
  pages = {1003-1016},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2007.902203},
  author = {N. Pete Sedcole and Peter Y. K. Cheung and George A. Constantinides and Wayne Luk}
}
@article{journals/tvlsi/WangHHCL08,
  title = {ZigBee 868/915-MHz Modulator/Demodulator for Wireless Personal Area Network},
  pages = {936-939},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000594},
  author = {Chua-Chin Wang and Chi-Chun Huang and Jian-Ming Huang and Chih-Yi Chang and Chih-Peng Li}
}
@article{journals/tvlsi/GizopoulosPHMPRR08,
  title = {Systematic Software-Based Self-Test for Pipelined Processors},
  pages = {1441-1453},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2000866},
  author = {Dimitris Gizopoulos and Mihalis Psarakis and Miltiadis Hatzimihail and Michail Maniatakos and Antonis M. Paschalis and Anand Raghunathan and Srivaths Ravi}
}
@article{journals/tvlsi/PomeranzR11b,
  title = {On Functional Broadside Tests With Functional Propagation Conditions},
  pages = {1094-1098},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2043695},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/JainL97,
  title = {Complex-argument universal nonlinear cell for rapid prototyping},
  pages = {15-27},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555983},
  author = {Vijay K. Jain and Lei Lin}
}
@article{journals/tvlsi/ChakrabartyH95,
  title = {Cumulative balance testing of logic circuits},
  pages = {72-83},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365455},
  author = {Krishnendu Chakrabarty and John P. Hayes}
}
@article{journals/tvlsi/NamaziN10,
  title = {Gate-Level Redundancy: A New Design-for-Reliability Paradigm for Nanotechnologies},
  pages = {775-786},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2016206},
  author = {Ali Namazi and Mehrdad Nourani}
}
@article{journals/tvlsi/HamonFMR09,
  title = {Constrained Asynchronous Ring Structures for Robust Digital Oscillators},
  pages = {907-919},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2011801},
  author = {Jérémie Hamon and Laurent Fesquet and Benoit Miscopein and Marc Renaudin}
}
@article{journals/tvlsi/SrivastavaKCS04,
  title = {Timing driven gate duplication},
  pages = {42-51},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  author = {Ankur Srivastava and Ryan Kastner and Chunhong Chen and Majid Sarrafzadeh}
}
@article{journals/tvlsi/HaghdadA12,
  title = {Power Yield Analysis Under Process and Temperature Variations},
  pages = {1794-1803},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2163535},
  author = {Kian Haghdad and Mohab Anis}
}
@article{journals/tvlsi/LiuZP10,
  title = {Computation Error Analysis in Digital Signal Processing Systems With Overscaled Supply Voltage},
  pages = {517-526},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2012863},
  author = {Yang Liu 0016 and Tong Zhang 0002 and Keshab K. Parhi}
}
@article{journals/tvlsi/ParkY14,
  title = {Stability Estimation of a 6T-SRAM Cell Using a Nonlinear Regression},
  pages = {27-38},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2236113},
  author = {Henry Park and Chih-Kong Ken Yang}
}
@article{journals/tvlsi/SparmannMR99,
  title = {Universal delay test sets for logic networks},
  pages = {156-166},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766742},
  author = {Uwe Sparmann and H. Mueller and Sudhakar M. Reddy}
}
@article{journals/tvlsi/ZhangT14,
  title = {Design of On-Chip Lightweight Sensors for Effective Detection of Recycled ICs},
  pages = {1016-1029},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2264063},
  author = {Xuehui Zhang and Mohammad Tehranipoor}
}
@article{journals/tvlsi/ChenLKSLXR10,
  title = {Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance},
  pages = {1621-1624},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2009.2026280},
  author = {Yiran Chen and Hai Li and Cheng-Kok Koh and Guangyu Sun and Jing Li and Yuan Xie 0001 and Kaushik Roy}
}
@article{journals/tvlsi/SunC12,
  title = {High-Throughput Soft-Output MIMO Detector Based on Path-Preserving Trellis-Search Algorithm},
  pages = {1235-1247},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2147811},
  author = {Yang Sun and Joseph R. Cavallaro}
}
@article{journals/tvlsi/Verma11,
  title = {Analysis Towards Minimization of Total SRAM Energy Over Active and Idle Operating Modes},
  pages = {1695-1703},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2055906},
  author = {Naveen Verma}
}
@article{journals/tvlsi/PeiLL12a,
  title = {Flip-Flop Selection for Partial Enhanced Scan to Reduce Transition Test Data Volume},
  pages = {2157-2169},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2170227},
  author = {Songwei Pei and Huawei Li and Xiaowei Li 0001}
}
@article{journals/tvlsi/KimRKKJ14,
  title = {STT-MRAM Sensing Circuit With Self-Body Biasing in Deep Submicron Technologies},
  pages = {1630-1634},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2272587},
  author = {Jisu Kim and Kyungho Ryu and Jung Pill Kim and Seung-Hyuk Kang and Seong-Ook Jung}
}
@article{journals/tvlsi/HeLL013,
  title = {Test Path Selection for Capturing Delay Failures Under Statistical Timing Model},
  pages = {1210-1219},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2208661},
  author = {Zijian He and Tao Lv and Huawei Li and Xiaowei Li 0001}
}
@article{journals/tvlsi/Poolakkaparambil15,
  title = {A Low-Complexity Multiple Error Correcting Architecture Using Novel Cross Parity Codes Over GF(2m)},
  pages = {1448-1458},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2341631},
  author = {Mahesh Poolakkaparambil and Jimson Mathew and Abusaleh M. Jabir and Dhiraj K. Pradhan}
}
@article{journals/tvlsi/OConnorTGDWCTS07,
  title = {Systematic Simulation-Based Predictive Synthesis of Integrated Optical Interconnect},
  pages = {927-940},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900730},
  author = {Ian O'Connor and Faress Tissafi-Drissi and Frédéric Gaffiot and Joni Dambre and Michiel De Wilde and Jan Van Campenhout and D. Van Thourhout and Dirk Stroobandt}
}
@article{journals/tvlsi/NiuQ06,
  title = {Energy minimization for real-time systems with (m, k)-guarantee},
  pages = {717-729},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878337},
  author = {Linwei Niu and Gang Quan}
}
@article{journals/tvlsi/LoH11,
  title = {A 1 GHz Equiripple Low-Pass Filter With a High-Speed Automatic Tuning Scheme},
  pages = {175-181},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2034527},
  author = {Tien-Yu Lo and Chung-Chih Hung}
}
@article{journals/tvlsi/YangHL12,
  title = {A Low-Power Ternary Content Addressable Memory With Pai-Sigma Matchlines},
  pages = {1909-1913},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2163205},
  author = {Shun-Hsun Yang and Yu-Jen Huang and Jin-Fu Li}
}
@article{journals/tvlsi/HalderBC08,
  title = {System-Level Specification Testing Of Wireless Transceivers},
  pages = {263-276},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.912144},
  author = {Achintya Halder and Soumendu Bhattacharya and Abhijit Chatterjee}
}
@article{journals/tvlsi/Saab93,
  title = {Parallel-concurrent fault simulation},
  pages = {356-364},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238447},
  author = {Daniel G. Saab}
}
@article{journals/tvlsi/LipmanY97,
  title = {VLSI hardware for example-based learning},
  pages = {320-328},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.609875},
  author = {A. Lipman and W. Yang}
}
@article{journals/tvlsi/GholamiA14,
  title = {Jitter of Delay-Locked Loops Due to PFD},
  pages = {2176-2180},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2284501},
  author = {Mohammad Gholami and Gholamreza Ardeshir}
}
@article{journals/tvlsi/HuangCLLCHLCL12,
  title = {Embedded I/O PAD Circuit Design for OTP Memory Power-Switch Functionality},
  pages = {746-750},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2106808},
  author = {Shao-Chang Huang and Ke-Horng Chen and Wei-Yao Lin and Zon-Lon Lee and Kun-Wei Chang and Erica Hsu and Wenson Lee and Lin-Fwu Chen and Chris Lu}
}
@article{journals/tvlsi/LiZM015,
  title = {True-Damage-Aware Enumerative Coding for Improving nand Flash Memory Endurance},
  pages = {1165-1169},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2332099},
  author = {Jiangpeng Li and Kai Zhao and Jun Ma and Tong Zhang 0002}
}
@article{journals/tvlsi/HsiaW07,
  title = {Shift-Register-Based Data Transposition for Cost-Effective Discrete Cosine Transform},
  pages = {725-728},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898780},
  author = {Shih-Chang Hsia and Szu-Hong Wang}
}
@article{journals/tvlsi/HwangR10,
  title = {ABRM: Adaptive Beta -Ratio Modulation for Process-Tolerant Ultradynamic Voltage Scaling},
  pages = {281-290},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2010767},
  author = {Myeong-Eun Hwang and Kaushik Roy}
}
@article{journals/tvlsi/HeyrmanPCVP10,
  title = {Control for Power Gating of Wires},
  pages = {1287-1300},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2022269},
  author = {Kris Heyrman and Antonis Papanikolaou and Francky Catthoor and Peter Veelaert and Wilfried Philips}
}
@article{journals/tvlsi/HuangW97,
  title = {Unifiable scheduling and allocation for minimizing system cycle time},
  pages = {197-210},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.585222},
  author = {Steve C.-Y. Huang and Wayne Wolf}
}
@article{journals/tvlsi/LiaoCLW13,
  title = {Fast Scan-Chain Ordering for 3-D-IC Designs Under Through-Silicon-Via (TSV) Constraints},
  pages = {1170-1174},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2204781},
  author = {Christina C.-H. Liao and Allen W.-T. Chen and Louis Y.-Z. Lin and Charles H.-P. Wen}
}
@article{journals/tvlsi/IsmailSMB11,
  title = {An Efficient Adaptive High Speed Manipulation Architecture for Fast Variable Padding Frequency Domain Motion Estimation},
  pages = {1239-1248},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2046686},
  author = {Yasser Ismail and Mohsen Shaaban and Jason McNeely and Magdy A. Bayoumi}
}
@article{journals/tvlsi/GutnikC97,
  title = {Embedded power supply for low-power DSP},
  pages = {425-435},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645069},
  author = {Vadim Gutnik and Anantha P. Chandrakasan}
}
@article{journals/tvlsi/DengM05,
  title = {2.5-dimensional VLSI system integration},
  pages = {668-677},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848814},
  author = {Yangdong Deng and Wojciech P. Maly}
}
@article{journals/tvlsi/Pomeranz15c,
  title = {Test Compaction by Sharing of Functional Test Sequences Among Logic Blocks},
  pages = {3006-3014},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2382609},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/JainSP98,
  title = {Efficient semisystolic architectures for finite-field arithmetic},
  pages = {101-113},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661252},
  author = {S. K. Jain and Leilei Song and Keshab K. Parhi}
}
@article{journals/tvlsi/TsaiL12,
  title = {A 104-GHz Phase-Locked Loop Using a VCO at Second Pole Frequency},
  pages = {80-88},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2088144},
  author = {Kun-Hung Tsai and Shen-Iuan Liu}
}
@article{journals/tvlsi/ChabiniW05,
  title = {Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints},
  pages = {1113-1126},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859482},
  author = {Noureddine Chabini and Wayne Wolf}
}
@article{journals/tvlsi/VaratkarNSJ10,
  title = {Stochastic Networked Computation},
  pages = {1421-1432},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2024673},
  author = {Girish Varatkar and Shrikanth S. Narayanan and Naresh R. Shanbhag and Douglas L. Jones}
}
@article{journals/tvlsi/LeeK12a,
  title = {An Adaptive Equalizer With the Capacitance Multiplication for DisplayPort Main Link in 0.18-$\mu$m CMOS},
  pages = {964-968},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2130546},
  author = {Won-Young Lee and Lee-Sup Kim}
}
@article{journals/tvlsi/DarakPZVM15,
  title = {Reconfigurable Filter Bank With Complete Control Over Subband Bandwidths for Multistandard Wireless Communication Receivers},
  pages = {1772-1782},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2347899},
  author = {Sumit Jagdish Darak and Jacques Palicot and Honggang Zhang and A. Prasad Vinod and Christophe Moy}
}
@article{journals/tvlsi/StoicaZKTDT01,
  title = {Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips},
  pages = {227-232},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920839},
  author = {Adrian Stoica and Ricardo Salem Zebulum and Didier Keymeulen and Raoul Tawel and Taher Daud and Anil Thakoor}
}
@article{journals/tvlsi/HuangTL05,
  title = {Fault Tolerance of Switch Blocks and Switch Block Arrays in FPGA},
  pages = {794-807},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850090},
  author = {Jing Huang and Mehdi Baradaran Tahoori and Fabrizio Lombardi}
}
@article{journals/tvlsi/KatzRW08,
  title = {A Robust Random Number Generator Based on a Differential Current-Mode Chaos},
  pages = {1677-1686},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001731},
  author = {O. Katz and D. A. Ramon and Israel A. Wagner}
}
@article{journals/tvlsi/WildmanKWC03,
  title = {Multi-objective optimization of interconnect geometry},
  pages = {15-23},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808460},
  author = {Raymond A. Wildman and Joshua I. Kramer and Daniel S. Weile and Phillip Christie}
}
@article{journals/tvlsi/YakovlevPL94,
  title = {A low latency asynchronous arbitration circuit},
  pages = {372-377},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311648},
  author = {Alexandre Yakovlev and A. Petrov and Luciano Lavagno}
}
@article{journals/tvlsi/GortA13,
  title = {Combined Architecture/Algorithm Approach to Fast FPGA Routing},
  pages = {1067-1079},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2202326},
  author = {Marcel Gort and Jason Helge Anderson}
}
@article{journals/tvlsi/NadarajahK08,
  title = {Exact Distribution of the Max/Min of Two Gaussian Random Variables},
  pages = {210-212},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912191},
  author = {Saralees Nadarajah and Samuel Kotz}
}
@article{journals/tvlsi/WangLKXPC14,
  title = {Single-Source, Single-Destination Charge Migration in Hybrid Electrical Energy Storage Systems},
  pages = {2752-2765},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2295050},
  author = {Yanzhi Wang and Xue Lin and Younghyun Kim and Qing Xie and Massoud Pedram and Naehyuck Chang}
}
@article{journals/tvlsi/PaschalisVG12,
  title = {Accumulator Based 3-Weight Pattern Generation},
  pages = {357-361},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2102373},
  author = {Antonis M. Paschalis and Ioannis Voyiatzis and Dimitris Gizopoulos}
}
@article{journals/tvlsi/MohamedMD14,
  title = {Energy Efficient Programmable MIMO Decoder Accelerator Chip in 65-nm CMOS},
  pages = {1481-1490},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2272058},
  author = {Mohamed I. A. Mohamed and Karim Mohammed and Babak Daneshrad}
}
@article{journals/tvlsi/PomeranzR10b,
  title = {Robust Fault Models Where Undetectable Faults Imply Logic Redundancy},
  pages = {1230-1234},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2020592},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/JangJ15,
  title = {Dual C- and S-Band CMOS VCO Using the Shunt Varactor Switch},
  pages = {1808-1813},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2346815},
  author = {Sheng-Lyang Jang and Sanjeev Jain}
}
@article{journals/tvlsi/ChakrabartyH98,
  title = {Zero-aliasing space compaction of test responses using multiple parity signatures},
  pages = {309-313},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678893},
  author = {Krishnendu Chakrabarty and John P. Hayes}
}
@article{journals/tvlsi/MencerPMF01,
  title = {Object-oriented domain specific compilers for programming FPGAs},
  pages = {205-210},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920835},
  author = {Oskar Mencer and Marco Platzner and Martin Morf and Michael J. Flynn}
}
@article{journals/tvlsi/BennaserGM08,
  title = {Data Memory Subsystem Resilient to Process Variations},
  pages = {1631-1638},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001299},
  author = {Mahmoud A. Bennaser and Yao Guo and Csaba Andras Moritz}
}
@article{journals/tvlsi/MahmoodiTCR09,
  title = {Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating},
  pages = {33-44},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2008453},
  author = {Hamid Mahmoodi and Vishy Tirumalashetty and Matthew Cooke and Kaushik Roy}
}
@article{journals/tvlsi/BucciGLT12,
  title = {A Flip-Flop for the DPA Resistant Three-Phase Dual-Rail Pre-Charge Logic Family},
  pages = {2128-2132},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2165862},
  author = {Marco Bucci and Luca Giancane and Raimondo Luzzi and Alessandro Trifiletti}
}
@article{journals/tvlsi/KimLY11,
  title = {Multilevel Power Optimization of Pipelined A/D Converters},
  pages = {832-845},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2041077},
  author = {Jintae Kim and S. Limotyrakis and Chih-Kong Ken Yang}
}
@article{journals/tvlsi/ReviriegoPEM15,
  title = {A Class of SEC-DED-DAEC Codes Derived From Orthogonal Latin Square Codes},
  pages = {968-972},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2319291},
  author = {Pedro Reviriego and Salvatore Pontarelli and Adrian Evans and Juan Antonio Maestro}
}
@article{journals/tvlsi/PatelPR11,
  title = {Architectural Frameworks for Security and Reliability of MPSoCs},
  pages = {1641-1654},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2053856},
  author = {Krutartha Patel and Sri Parameswaran and Roshan G. Ragel}
}
@article{journals/tvlsi/HuangRRJ07,
  title = {Generation of Heterogeneous Distributed Architectures for Memory-Intensive Applications Through High-Level Synthesis},
  pages = {1191-1204},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2007.904096},
  author = {Chao Huang and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tvlsi/ChangCHL14,
  title = {Constructions of Memoryless Crosstalk Avoidance Codes Via $\cal C$ -Transform},
  pages = {2030-2033},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280289},
  author = {Cheng-Shang Chang and Jay Cheng and Tien-Ke Huang and Duan-Shin Lee}
}
@article{journals/tvlsi/KavousianosKN08,
  title = {Multilevel-Huffman Test-Data Compression for IP Cores With Multiple Scan Chains},
  pages = {926-931},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000448},
  author = {Xrysovalantis Kavousianos and Emmanouil Kalligeros and Dimitris Nikolos}
}
@article{journals/tvlsi/CongHZ06,
  title = {Architecture and Compiler Optimizations for Data Bandwidth Improvement in Configurable Processors},
  pages = {986-997},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884050},
  author = {Jason Cong and Guoling Han and Zhiru Zhang}
}
@article{journals/tvlsi/ChiouL09,
  title = {Energy-Efficient Dual-Edge-Triggered Level Converting Flip Flops With Symmetry in Setup Times and Insensitivity to Output Parasitics},
  pages = {1659-1663},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2007959},
  author = {Lih-Yih Chiou and Shien-Chun Luo}
}
@article{journals/tvlsi/KoKPKY03,
  title = {An efficient DMT modem for the G.LITE ADSL transceiver},
  pages = {997-1005},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817131},
  author = {Woo-Suk Ko and Joon-Seok Kim and Young-Cheol Park and Tai-Ho Koh and Dae Hee Youn}
}
@article{journals/tvlsi/WangT14,
  title = {Light-Weight On-Chip Structure for Measuring Timing Uncertainty Induced by Noise in Integrated Circuits},
  pages = {1030-1041},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2263812},
  author = {Shuo Wang and Mohammad Tehranipoor}
}
@article{journals/tvlsi/LinKL11,
  title = {A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors},
  pages = {900-904},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2043271},
  author = {Sheng Lin and Yong-Bin Kim and Fabrizio Lombardi}
}
@article{journals/tvlsi/AzadpourK03,
  title = {A clock interconnect extractor for multigigahertz frequencies incorporating inductance effect},
  pages = {1143-1146},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817544},
  author = {M. A. Azadpour and T. S. Kalkur}
}
@article{journals/tvlsi/KoB00,
  title = {High-performance energy-efficient D-flip-flop circuits},
  pages = {94-98},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820765},
  author = {Uming Ko and Poras T. Balsara}
}
@article{journals/tvlsi/HenzenAMP11,
  title = {VLSI Characterization of the Cryptographic Hash Function BLAKE},
  pages = {1746-1754},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2060373},
  author = {Luca Henzen and Jean-Philippe Aumasson and Willi Meier and Raphael Chung-Wei Phan}
}
@article{journals/tvlsi/TsaiSW00,
  title = {Two systolic architectures for modular multiplication},
  pages = {103-107},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820767},
  author = {Wei-Chang Tsai and C. Bernard Shung and Sheng-Jyh Wang}
}
@article{journals/tvlsi/KimWF13,
  title = {Crosstalk-Canceling Multimode Interconnect Using Transmitter Encoding},
  pages = {1562-1567},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2213281},
  author = {HoonSeok Kim and Chanyoun Won and Paul D. Franzon}
}
@article{journals/tvlsi/LongSLH07,
  title = {Microarchitecture Configurations and Floorplanning Co-Optimization},
  pages = {830-841},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899240},
  author = {Changbo Long and Lucanus J. Simonson and Weiping Liao and Lei He}
}
@article{journals/tvlsi/BalachandranBCKRNB06,
  title = {Wafer-level package interconnect options},
  pages = {654-659},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878229},
  author = {J. Balachandran and Steven Brebels and Geert Carchon and Maarten Kuijk and Walter De Raedt and Bart Nauwelaers and Eric Beyne}
}
@article{journals/tvlsi/LyuhK03,
  title = {High-level synthesis for low power based on network flow method},
  pages = {364-375},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810796},
  author = {Chun-Gi Lyuh and Taewhan Kim}
}
@article{journals/tvlsi/Pomeranz13d,
  title = {Transition Fault Simulation Considering Broadside Tests as Partially-Functional Broadside Tests},
  pages = {1359-1363},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2206835},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/GangulyPB09,
  title = {Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects},
  pages = {1626-1639},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2005722},
  author = {Amlan Ganguly and Partha Pratim Pande and Benjamin Belzer}
}
@article{journals/tvlsi/ChouC95,
  title = {On general zero-skew clock net construction},
  pages = {141-146},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365461},
  author = {Nan-Chi Chou and Chung-Kuan Cheng}
}
@article{journals/tvlsi/LanuzzaCP15,
  title = {Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs},
  pages = {388-391},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2308400},
  author = {Marco Lanuzza and Pasquale Corsonello and Stefania Perri}
}
@article{journals/tvlsi/FangS12,
  title = {Scalable Methods for Analyzing the Circuit Failure Probability Due to Gate Oxide Breakdown},
  pages = {1960-1973},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2166568},
  author = {Jianxin Fang and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/RamprasadHN02,
  title = {A technique for Improving dual-output domino logic},
  pages = {508-511},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800521},
  author = {Sumant Ramprasad and Ibrahim N. Hajj and Farid N. Najm}
}
@article{journals/tvlsi/DoNHHL15,
  title = {A Self-Powered High-Efficiency Rectifier With Automatic Resetting of Transducer Capacitance in Piezoelectric Energy Harvesting Systems},
  pages = {444-453},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2312532},
  author = {Xuan-Dien Do and Huy-Hieu Nguyen and Seok-Kyun Han and Dong-Sam Ha and Sang-Gug Lee}
}
@article{journals/tvlsi/AliotoPP06,
  title = {Energy Consumption in RC Tree Circuits},
  pages = {452-461},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.876093},
  author = {Massimo Alioto and Gaetano Palumbo and Massimo Poli}
}
@article{journals/tvlsi/XuJV11,
  title = {Aggressive Runtime Leakage Control Through Adaptive Light-Weight Vth Hopping With Temperature and Process Variation},
  pages = {1319-1323},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2047955},
  author = {Hao Xu and Wen-Ben Jone and Ranga Vemuri}
}
@article{journals/tvlsi/Ghiasi10,
  title = {On Incremental Component Implementation Selection in System Synthesis},
  pages = {1578-1589},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2009.2025764},
  author = {Soheil Ghiasi}
}
@article{journals/tvlsi/SrinivasanHL98,
  title = {Accurate area and delay estimation from RTL descriptions},
  pages = {168-172},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661259},
  author = {Arvind Srinivasan and G. D. Huber and David P. LaPotin}
}
@article{journals/tvlsi/ChoCKPH12,
  title = {New Bit Parallel Multiplier With Low Space Complexity for All Irreducible Trinomials Over GF(2n)},
  pages = {1903-1908},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2162594},
  author = {Young In Cho and Nam Su Chang and Chang Han Kim and Young-Ho Park 0001 and Seokhie Hong}
}
@article{journals/tvlsi/EsseniGKRA14,
  title = {Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I - Device-Circuit Interaction and Evaluation at Device Level},
  pages = {2488-2498},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2293135},
  author = {David Esseni and Manuel Guglielmini and Bernard Kapidani and Tommaso Rollo and Massimo Alioto}
}
@article{journals/tvlsi/ZhangWY94,
  title = {Determining objective functions in systolic array designs},
  pages = {357-360},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311644},
  author = {Chang N. Zhang and J. H. Weston and Y.-F. Yan}
}
@article{journals/tvlsi/JungK11,
  title = {Scheduling and Resource Binding Algorithm Considering Timing Variation},
  pages = {205-216},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2031676},
  author = {Jongyoon Jung and Taewhan Kim}
}
@article{journals/tvlsi/NguyenC00,
  title = {Number-splitting with shift-and-add decomposition for power and hardware optimization in linear DSP synthesis},
  pages = {419-424},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863621},
  author = {H. T. Nguyen and A. Chattejee}
}
@article{journals/tvlsi/ZhaoMGVWBKD09,
  title = {Low-Power Clocked-Pseudo-NMOS Flip-Flop for Level Conversion in Dual Supply Systems},
  pages = {1196-1202},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2002426},
  author = {Peiyi Zhao and Jason McNeely and Pradeep Kumar Golconda and Soujanya Venigalla and Nan Wang and Magdy A. Bayoumi and Weidong Kuang and Luke Downey}
}
@article{journals/tvlsi/BaiZD16,
  title = {A Novel Thyristor-Based Silicon Physical Unclonable Function},
  pages = {290-300},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2398454},
  author = {Chuang Bai and Xuecheng Zou and Kui Dai}
}
@article{journals/tvlsi/HungCS00,
  title = {Design of a configurable accelerator for moment computation},
  pages = {741-746},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902269},
  author = {Donald L. Hung and Heng-Da Cheng and Savang Sengkhamyong}
}
@article{journals/tvlsi/FongKCR14,
  title = {Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells},
  pages = {384-395},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2239671},
  author = {Xuanyao Fong and Yusung Kim and Sri Harsha Choday and Kaushik Roy}
}
@article{journals/tvlsi/WeerasekeraPZT08,
  title = {Minimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime},
  pages = {589-593},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.917555},
  author = {Roshan Weerasekera and Dinesh Pamunuwa and Li-Rong Zheng and Hannu Tenhunen}
}
@article{journals/tvlsi/YusufLSDLB08,
  title = {Reconfigurable Architecture for Network Flow Analysis},
  pages = {57-65},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912115},
  author = {Sherif Yusuf and Wayne Luk and Morris Sloman and Naranker Dulay and Emil C. Lupu and Geoffrey Brown}
}
@article{journals/tvlsi/CamargoKWGG14,
  title = {Use of SSTA Tools for Evaluating BTI Impact on Combinational Circuits},
  pages = {280-285},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2240323},
  author = {Vinicius V. A. Camargo and Ben Kaczer and Gilson I. Wirth and Tibor Grasser and Guido Groeseneken}
}
@article{journals/tvlsi/RihoN14,
  title = {Partial Access Mode: New Method for Reducing Power Consumption of Dynamic Random Access Memory},
  pages = {1461-1469},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2272043},
  author = {Yoshiro Riho and Kazuo Nakazato}
}
@article{journals/tvlsi/DehlaghiMB14,
  title = {A 12.5-Gb/s On-Chip Oscilloscope to Measure Eye Diagrams and Jitter Histograms of High-Speed Signals},
  pages = {1127-1137},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2265895},
  author = {Behzad Dehlaghi and Sebastian Magierowski and Leonid Belostotski}
}
@article{journals/tvlsi/AslamMEA08,
  title = {Code Compression and Decompression for Coarse-Grain Reconfigurable Architectures},
  pages = {1596-1608},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001562},
  author = {Nazish Aslam and Mark Milward and Ahmet T. Erdogan and Tughrul Arslan}
}
@article{journals/tvlsi/ChungSL16,
  title = {A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling},
  pages = {408-412},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2407370},
  author = {Ching-Che Chung and Wei-Siang Su and Chi-Kuang Lo}
}
@article{journals/tvlsi/RimFJ95,
  title = {Global scheduling with code-motions for high-level synthesis applications},
  pages = {379-392},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.406996},
  author = {Minjoong Rim and Yaw Fann and Rajiv Jain}
}
@article{journals/tvlsi/TaskinH08,
  title = {Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking},
  pages = {1648-1656},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2003171},
  author = {Baris Taskin and Bo Hong}
}
@article{journals/tvlsi/RaychowdhuryPBR05,
  title = {Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation},
  pages = {1213-1224},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859590},
  author = {Arijit Raychowdhury and Bipul Chandra Paul and Swarup Bhunia and Kaushik Roy}
}
@article{journals/tvlsi/XuZCQCW16,
  title = {A 5-/20-MHz BW Reconfigurable Quadrature Bandpass CT ΔΣ ADC With AntiPole-Splitting Opamp and Digital I/Q Calibration},
  pages = {243-255},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2394365},
  author = {Yang Xu and Zehong Zhang and Baoyong Chi and Nan Qi and Hualin Cai and Zhihua Wang}
}
@article{journals/tvlsi/KimS14,
  title = {Rate-0.96 LDPC Decoding VLSI for Soft-Decision Error Correction of NAND Flash Memory},
  pages = {1004-1015},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2265314},
  author = {Jonghong Kim and Wonyong Sung}
}
@article{journals/tvlsi/HassanAE09,
  title = {Total Power Modeling in FPGAs Under Spatial Correlation},
  pages = {578-582},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2005307},
  author = {Hassan Hassan and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/tvlsi/AziziNM03,
  title = {Low-leakage asymmetric-cell SRAM},
  pages = {701-715},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816139},
  author = {Navid Azizi and Farid N. Najm and Andreas Moshovos}
}
@article{journals/tvlsi/WooSL13,
  title = {Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture Using TSV},
  pages = {1-13},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2176761},
  author = {Dong Hyuk Woo and Nak Hee Seong and Hsien-Hsin S. Lee}
}
@article{journals/tvlsi/Al-AssadiMJ93,
  title = {Faulty behavior of storage elements and its effects on sequential circuits},
  pages = {446-452},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250192},
  author = {W. K. Al-Assadi and Yashwant K. Malaiya and Anura P. Jayasumana}
}
@article{journals/tvlsi/KaoCLLM10,
  title = {DFT and Minimum Leakage Pattern Generation for Static Power Reduction During Test and Burn-In},
  pages = {392-400},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011048},
  author = {Wei-Chung Kao and Wei-Shun Chuang and Shiu-Ting Lin and Chien-Mo James Li and Vasco M. Manquinho}
}
@article{journals/tvlsi/LeeHVY07,
  title = {Evaluation of Fully-Integrated Switching Regulators for CMOS Process Technologies},
  pages = {1017-1027},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2007.902204},
  author = {Jaeseo Lee and Geoff Hatcher and Lieven Vandenberghe and Chih-Kong Ken Yang}
}
@article{journals/tvlsi/DwyerVPESWT04,
  title = {The design of DNA self-assembled computing circuitry},
  pages = {1214-1220},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836322},
  author = {C. Dwyer and L. Vicci and J. Poulton and D. Erie and Richard Superfine and Sean Washburn and Russell M. Taylor II}
}
@article{journals/tvlsi/HataiCB15,
  title = {An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation},
  pages = {1150-1154},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2321171},
  author = {Indranil Hatai and Indrajit Chakrabarti and Swapna Banerjee}
}
@article{journals/tvlsi/RenD11,
  title = {A Provably High-Probability White-Space Satisfaction Algorithm With Good Performance for Standard-Cell Detailed Placement},
  pages = {1291-1304},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2047876},
  author = {Huan Ren and Shantanu Dutt}
}
@article{journals/tvlsi/LiuJL14,
  title = {A Fair and Maximal Allocator for Single-Cycle On-Chip Homogeneous Resource Allocation},
  pages = {2229-2233},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2284563},
  author = {Shaoteng Liu and Axel Jantsch and Zhonghai Lu}
}
@article{journals/tvlsi/BarrancoTDVR12,
  title = {Parallel Architecture for Hierarchical Optical Flow Estimation Based on FPGA},
  pages = {1058-1067},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2145423},
  author = {Francisco Barranco and Matteo Tomasi and Javier Díaz and Mauricio Vanegas and Eduardo Ros}
}
@article{journals/tvlsi/MakhzanKEK09,
  title = {A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error Concealment},
  pages = {827-837},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2016714},
  author = {Mohammad A. Makhzan and Amin Khajeh and Ahmed M. Eltawil and Fadi J. Kurdahi}
}
@article{journals/tvlsi/MonteiroO02,
  title = {Implicit FSM decomposition applied to low-power design},
  pages = {560-565},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801611},
  author = {José C. Monteiro and Arlindo L. Oliveira}
}
@article{journals/tvlsi/XieMH13,
  title = {Low-Complexity Multiplier for GF(2m) Based on All-One Polynomials},
  pages = {168-173},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2181434},
  author = {Jiafeng Xie and Pramod Kumar Meher and Jianjun He}
}
@article{journals/tvlsi/PomeranzR01a,
  title = {Resynthesis of combinational logic circuits for improved path delay fault testability using comparison units},
  pages = {679-689},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953501},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/DevadasKMW94,
  title = {Certified timing verification and the transition delay of a logic circuit},
  pages = {333-342},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311642},
  author = {Srinivas Devadas and Kurt Keutzer and Sharad Malik and Albert R. Wang}
}
@article{journals/tvlsi/PandaD99,
  title = {Low-power memory mapping through reducing address bus activity},
  pages = {309-320},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.784092},
  author = {Preeti Ranjan Panda and Nikil D. Dutt}
}
@article{journals/tvlsi/HallschmidW05,
  title = {Routing architecture optimizations for high-density embedded programmable IP cores},
  pages = {1320-1324},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859561},
  author = {Peter Hallschmid and Steven J. E. Wilton}
}
@article{journals/tvlsi/MaciiMPS01,
  title = {Stream synthesis for efficient power simulation based on spectral transforms},
  pages = {417-426},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.929576},
  author = {Alberto Macii and Enrico Macii and Massimo Poncino and Riccardo Scarsi}
}
@article{journals/tvlsi/WangKJ12a,
  title = {Nonlinear Multi-Error Correction Codes for Reliable MLC nand Flash Memories},
  pages = {1221-1234},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2157183},
  author = {Zhen Wang and Mark G. Karpovsky and Ajay Joshi}
}
@article{journals/tvlsi/KluterBCI14,
  title = {Way Stealing: A Unified Data Cache and Architecturally Visible Storage for Instruction Set Extensions},
  pages = {62-75},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2236689},
  author = {Theo Kluter and Philip Brisk and Edoardo Charbon and Paolo Ienne}
}
@article{journals/tvlsi/ChristieG03,
  title = {Prelayout interconnect yield prediction},
  pages = {55-59},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808461},
  author = {Phillip Christie and José Pineda de Gyvez}
}
@article{journals/tvlsi/MukadamGKZA14,
  title = {Low-Power, Minimally Invasive Process Compensation Technique for Sub-Micron CMOS Amplifiers},
  pages = {1-12},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2232685},
  author = {Mustansir Yunus Mukadam and Oscar da Costa Gouveia-Filho and Nicholas Kramer and Xuan Zhang and Alyssa B. Apsel}
}
@article{journals/tvlsi/GbolagadeVC11,
  title = {An Efficient FPGA Design of Residue-to-Binary Converter for the Moduli Set 2n+1, 2n, 2n-1},
  pages = {1500-1503},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2050608},
  author = {Kazeem Alagbe Gbolagade and George Razvan Voicu and Sorin Dan Cotofana}
}
@article{journals/tvlsi/ShiYMDL08,
  title = {Complex Shaped On-Wafer Interconnects Modeling for CMOS RFICs},
  pages = {922-926},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000445},
  author = {Xiaomeng Shi and Kiat Seng Yeo and Jianguo Ma and Manh Anh Do and Erping Li}
}
@article{journals/tvlsi/NagendraOI94,
  title = {Power-delay characteristics of CMOS adders},
  pages = {377-381},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311649},
  author = {Chetana Nagendra and Robert Michael Owens and Mary Jane Irwin}
}
@article{journals/tvlsi/PomeranzR11d,
  title = {Static Test Data Volume Reduction Using Complementation or Modulo- M Addition},
  pages = {1108-1112},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2044819},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/YunJFCC00,
  title = {A self-timed real-time sorting network},
  pages = {356-363},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845903},
  author = {Kenneth Y. Yun and Kevin W. James and Robert H. Fairlie-Cuninghame and Supratik Chakraborty and Rene L. Cruz}
}
@article{journals/tvlsi/BudnikR06,
  title = {A Power Delivery and Decoupling Network Minimizing Ohmic Loss and Supply Voltage Variation in Silicon Nanoscale Technologies},
  pages = {1336-1346},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2006.887810},
  author = {Mark M. Budnik and Kaushik Roy}
}
@article{journals/tvlsi/AbdallahS14,
  title = {Reducing Energy at the Minimum Energy Operating Point Via Statistical Error Compensation},
  pages = {1328-1337},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2271838},
  author = {Rami A. Abdallah and Naresh R. Shanbhag}
}
@article{journals/tvlsi/GuWGZS12,
  title = {All-Digital Wide Range Precharge Logic 50% Duty Cycle Corrector},
  pages = {760-764},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2111424},
  author = {Junhui Gu and Jianhui Wu and Danhong Gu and Meng Zhang and Longxing Shi}
}
@article{journals/tvlsi/VaisbandAFK14,
  title = {Digitally Controlled Pulse Width Modulator for On-Chip Power Management},
  pages = {2527-2534},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2294402},
  author = {Inna Vaisband and Mahmood J. Azhar and Eby G. Friedman and Selçuk Köse}
}
@article{journals/tvlsi/SammanHG10,
  title = {Adaptive and Deadlock-Free Tree-Based Multicast Routing for Networks-on-Chip},
  pages = {1067-1080},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2019758},
  author = {Faizal Arya Samman and Thomas Hollstein and Manfred Glesner}
}
@article{journals/tvlsi/GuanF10,
  title = {Register File Partitioning and Compiler Support for Reducing Embedded Processor Power Consumption},
  pages = {1248-1252},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2020860},
  author = {Xuan Guan and Yunsi Fei}
}
@article{journals/tvlsi/BhattaTWHC15,
  title = {Incoherent Undersampling-Based Waveform Reconstruction Using a Time-Domain Zero-Crossing Metric},
  pages = {2357-2370},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2369007},
  author = {Debesh Bhatta and Nicholas Tzou and Joshua W. Wells and Sen-Wen Hsiao and Abhijit Chatterjee}
}
@article{journals/tvlsi/YehM04,
  title = {Sequential delay budgeting with interconnect prediction},
  pages = {1028-1037},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827563},
  author = {Chao-Yang Yeh and Malgorzata Marek-Sadowska}
}
@article{journals/tvlsi/LiZTJ15,
  title = {Reliable Antifuse One-Time-Programmable Scheme With Charge Pump for Postpackage Repair of DRAM},
  pages = {1956-1960},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2354836},
  author = {Xian Li and Huicai Zhong and Zhenhui Tang and Cheng Jia}
}
@article{journals/tvlsi/KimKEK07,
  title = {Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design},
  pages = {821-829},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899239},
  author = {Tony Tae-Hyoung Kim and John Keane and Hanyong Eom and Chris H. Kim}
}
@article{journals/tvlsi/AnsaloniBP11,
  title = {EGRA: A Coarse Grained Reconfigurable Architectural Template},
  pages = {1062-1074},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2044667},
  author = {Giovanni Ansaloni and Paolo Bonzini and Laura Pozzi}
}
@article{journals/tvlsi/MasleL14,
  title = {Mapping Loop Structures Onto Parametrized Hardware Pipelines},
  pages = {631-640},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2251430},
  author = {Adrien Le Masle and Wayne Luk}
}
@article{journals/tvlsi/LiCCDT12,
  title = {Period Extension and Randomness Enhancement Using High-Throughput Reseeding-Mixing PRNG},
  pages = {385-389},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2103332},
  author = {Chung-Yi Li and Yuan-Ho Chen and Tsin-Yuan Chang and Lih-Yuan Deng and Kiwing To}
}
@article{journals/tvlsi/LinCY15,
  title = {Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic},
  pages = {544-556},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2311300},
  author = {Ing-Chao Lin and Yu-Hung Cho and Yi-Ming Yang}
}
@article{journals/tvlsi/KwonCKR14,
  title = {AWARE (Asymmetric Write Architecture With REdundant Blocks): A High Write Speed STT-MRAM Cache Architecture},
  pages = {712-720},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2256945},
  author = {Kon-Woo Kwon and Sri Harsha Choday and Yusung Kim and Kaushik Roy}
}
@article{journals/tvlsi/DabrowskiR10,
  title = {Built-in Loopback Test for IC RF Transceivers},
  pages = {933-946},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2019085},
  author = {Jerzy J. Dabrowski and Rashad Ramzan}
}
@article{journals/tvlsi/WangYF15,
  title = {A High-Throughput Low-Complexity Radix-24-22-23 FFT/IFFT Processor With Parallel and Normal Input/Output Order for IEEE 802.11ad Systems},
  pages = {2728-2732},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2365586},
  author = {Chao Wang and Yuwei Yan and Xiaoyu Fu}
}
@article{journals/tvlsi/KarypisAKS99,
  title = {Multilevel hypergraph partitioning: applications in VLSI domain},
  pages = {69-79},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748202},
  author = {George Karypis and Rajat Aggarwal and Vipin Kumar and Shashi Shekhar}
}
@article{journals/tvlsi/HowardTA94,
  title = {The yield enhancement of field-programmable gate arrays},
  pages = {115-123},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273147},
  author = {Neil J. Howard and Andrew M. Tyrrell and Nigel M. Allinson}
}
@article{journals/tvlsi/WangWW10,
  title = {A Low Overhead High Test Compression Technique Using Pattern Clustering With $n$-Detection Test Support},
  pages = {1672-1685},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2026420},
  author = {Seongmoon Wang and Wenlong Wei and Zhanglei Wang}
}
@article{journals/tvlsi/ChangHKCW13,
  title = {Low-Cost Error Tolerance Scheme for 3-D CMOS Imagers},
  pages = {465-474},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2190148},
  author = {Hsiu-Ming Chang 0001 and Jiun-Lang Huang and Ding-Ming Kwai and Kwang-Ting Cheng and Cheng-Wen Wu}
}
@article{journals/tvlsi/GuoNBCM11,
  title = {Energy-Efficient Hardware Data Prefetching},
  pages = {250-263},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2032916},
  author = {Yao Guo and Pritish Narayanan and Mahmoud A. Bennaser and Saurabh Chheda and Csaba Andras Moritz}
}
@article{journals/tvlsi/SchmitT97,
  title = {Synthesis of application-specific memory designs},
  pages = {101-111},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555990},
  author = {Herman Schmit and Donald E. Thomas}
}
@article{journals/tvlsi/MyersM93,
  title = {Synthesis of timed asynchronous circuits},
  pages = {106-119},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238425},
  author = {Chris J. Myers and Teresa H. Y. Meng}
}
@article{journals/tvlsi/DaveJBS13,
  title = {A Variation Tolerant Current-Mode Signaling Scheme for On-Chip Interconnects},
  pages = {342-353},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2185835},
  author = {Marshnil Vipin Dave and Mahavir Jain and Maryam Shojaei Baghini and Dinesh Kumar Sharma}
}
@article{journals/tvlsi/PantRC01,
  title = {Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits},
  pages = {390-394},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924061},
  author = {P. Pant and R. K. Roy and A. Chatterjee}
}
@article{journals/tvlsi/GargM12,
  title = {System-Level Leakage Variability Mitigation for MPSoC Platforms Using Body-Bias Islands},
  pages = {2289-2301},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2171512},
  author = {Siddharth Garg and Diana Marculescu}
}
@article{journals/tvlsi/KimP01,
  title = {True single-phase adiabatic circuitry},
  pages = {52-63},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920819},
  author = {Suhwan Kim and Marios C. Papaefthymiou}
}
@article{journals/tvlsi/LacruzGV15,
  title = {Reduction of Complexity for Nonbinary LDPC Decoders With Compressed Messages},
  pages = {2676-2679},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2377194},
  author = {Jesus Omar Lacruz and Francisco Garcia-Herrero and Javier Valls}
}
@article{journals/tvlsi/ChangY09,
  title = {Analysis and Reduction of Supply Noise Fluctuations Induced by Embedded Via-Programming ROM},
  pages = {758-769},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2006794},
  author = {Meng-Fan Chang and Shu-Meng Yang}
}
@article{journals/tvlsi/BautistaN01,
  title = {Quantitative study of the impact of design and synthesis options on processor core performance},
  pages = {461-473},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.929580},
  author = {Tomás Bautista and Antonio Núñez}
}
@article{journals/tvlsi/CuppiniMS15,
  title = {Soft-Core Embedded-FPGA Based on Multistage Switching Networks: A Quantitative Analysis},
  pages = {3043-3052},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2384740},
  author = {Matteo Cuppini and Claudio Mucci and Eleonora Franchi Scarselli}
}
@article{journals/tvlsi/JiangSB01,
  title = {Technology mapping for high-performance static CMOS and pass transistor logic designs},
  pages = {577-589},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953492},
  author = {Yanbin Jiang and Sachin S. Sapatnekar and Cyrus Bamji}
}
@article{journals/tvlsi/MathaikuttyS08,
  title = {MCF: A Metamodeling-Based Component Composition Framework - Composing SystemC IPs for Executable System Models},
  pages = {792-805},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000344},
  author = {Deepak Mathaikutty and Sandeep K. Shukla}
}
@article{journals/tvlsi/PierceT13,
  title = {Enhanced Secure Architecture for Joint Action Test Group Systems},
  pages = {1342-1345},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2208209},
  author = {Luke Pierce and Spyros Tragoudas}
}
@article{journals/tvlsi/ChenHL01,
  title = {Architecture driven circuit partitioning},
  pages = {383-389},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924060},
  author = {Chau-Shen Chen and TingTing Hwang and C. L. Liu}
}
@article{journals/tvlsi/LiaoWH14,
  title = {A 3.1 Gb/s 8 × 8 Sorting Reduced K-Best Detector With Lattice Reduction and QR Decomposition},
  pages = {2675-2688},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2297435},
  author = {Chun-Fu Liao and Jhong-Yu Wang and Yuan-Hao Huang}
}
@article{journals/tvlsi/VermeulenCVM00,
  title = {Formalized three-layer system-level model and reuse methodology for embedded data-dominated applications},
  pages = {207-216},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831440},
  author = {Frederik Vermeulen and Francky Catthoor and Diederik Verkest and Hugo De Man}
}
@article{journals/tvlsi/OklobdzijaZDMK05,
  title = {Comparison of high-performance VLSI adders in the energy-delay space},
  pages = {754-758},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848819},
  author = {Vojin G. Oklobdzija and Bart R. Zeydel and Hoang Q. Dao and Sanu Mathew and Ram Krishnamurthy}
}
@article{journals/tvlsi/ParkCR10,
  title = {Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy},
  pages = {787-793},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2016839},
  author = {Jongsun Park and Jung Hwan Choi and Kaushik Roy}
}
@article{journals/tvlsi/Li13,
  title = {CusNoC: Fast Full-Chip Custom NoC Generation},
  pages = {692-705},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2195688},
  author = {Katherine Shu-Min Li}
}
@article{journals/tvlsi/BachmannH05,
  title = {Efficient algorithms for multilevel power estimation of VLSI circuits},
  pages = {238-254},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840769},
  author = {W. W. Bachmann and Sorin A. Huss}
}
@article{journals/tvlsi/KumarKS11,
  title = {Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits},
  pages = {603-614},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2036628},
  author = {Sanjay V. Kumar and Chris H. Kim and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/ChenN03,
  title = {Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation},
  pages = {888-899},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817120},
  author = {T. Chen and S. Naffziger}
}
@article{journals/tvlsi/Morin-AlloryJB15,
  title = {Efficient and Correct by Construction Assertion-Based Synthesis},
  pages = {2890-2901},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2386212},
  author = {Katell Morin-Allory and Fatemeh Negin Javaheri and Dominique Borrione}
}
@article{journals/tvlsi/XiuY05,
  title = {A "Flying-Adder" frequency synthesis architecture of reducing VCO stages},
  pages = {201-210},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840776},
  author = {Liming Xiu and Zhihong You}
}
@article{journals/tvlsi/ChangW15a,
  title = {Master-Slave Match Line Design for Low-Power Content-Addressable Memory},
  pages = {1740-1749},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2345512},
  author = {Yen-Jen Chang and Tung-Chi Wu}
}
@article{journals/tvlsi/VourkasSSH16,
  title = {Alternative Architectures Toward Reliable Memristive Crossbar Memories},
  pages = {206-217},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2388587},
  author = {Ioannis Vourkas and Dimitrios Stathis and Georgios Ch. Sirakoulis and Said Hamdioui}
}
@article{journals/tvlsi/RedifK15,
  title = {Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications},
  pages = {454-465},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2312997},
  author = {Soydan Redif and Server Kasap}
}
@article{journals/tvlsi/ChenWW03,
  title = {Minimization of switching activities of partial products for designing low-power multipliers},
  pages = {418-433},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810788},
  author = {Oscal T.-C. Chen and Sandy Wang and Yi-Wen Wu}
}
@article{journals/tvlsi/WangCYC13,
  title = {Embedding Repeaters in Silicon IPs for Cross-IP Interconnections},
  pages = {597-601},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2190434},
  author = {Jinn-Shyan Wang and Keng-Jui Chang and Chingwei Yeh and Shih-Chieh Chang}
}
@article{journals/tvlsi/PomeranzZ04,
  title = {Fault isolation for nonisolated blocks},
  pages = {1385-1388},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837994},
  author = {Irith Pomeranz and Yervant Zorian}
}
@article{journals/tvlsi/TangB11,
  title = {A 4T Low-Power Linear-Output Current-Mediated CMOS Image Sensor},
  pages = {1559-1568},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2053054},
  author = {Fang Tang and Amine Bermak}
}
@article{journals/tvlsi/BhattacharyaJ16,
  title = {TCAD-Assisted Capacitance Extraction of FinFET SRAM and Logic Arrays},
  pages = {329-333},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2399358},
  author = {Debajit Bhattacharya and Niraj K. Jha}
}
@article{journals/tvlsi/ZhangLJX15,
  title = {A Low-Cost TSV Test and Diagnosis Scheme Based on Binary Search Method},
  pages = {2639-2647},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2362560},
  author = {Xiaolong Zhang and Huiyun Li and Li Jiang and Qiang Xu}
}
@article{journals/tvlsi/HanLYZ15,
  title = {A 65 nm Cryptographic Processor for High Speed Pairing Computation},
  pages = {692-701},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2316514},
  author = {Jun Han and Yang Li and Zhiyi Yu and Xiaoyang Zeng}
}
@article{journals/tvlsi/AliotoCP11,
  title = {Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part I - Methodology and Design Strategies},
  pages = {725-736},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2041376},
  author = {Massimo Alioto and Elio Consoli and Gaetano Palumbo}
}
@article{journals/tvlsi/NaWKJJ14,
  title = {Comparative Study of Various Latch-Type Sense Amplifiers},
  pages = {425-429},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2239320},
  author = {Taehui Na and Seung-Han Woo and Jisu Kim and Hanwool Jeong and Seong-Ook Jung}
}
@article{journals/tvlsi/PetitUSL14,
  title = {Efficient Register Renaming and Recovery for High-Performance Processors},
  pages = {1506-1514},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2270001},
  author = {Salvador Petit and Rafael Ubal and Julio Sahuquillo and Pedro López}
}
@article{journals/tvlsi/RoyP93,
  title = {Circuit activity based logic synthesis for low power reliable operations},
  pages = {503-513},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250198},
  author = {Kaushik Roy and S. C. Prasad}
}
@article{journals/tvlsi/ShinCC01,
  title = {Partial bus-invert coding for power optimization of application-specific systems},
  pages = {377-383},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924059},
  author = {Youngsoo Shin and Soo-Ik Chae and Kiyoung Choi}
}
@article{journals/tvlsi/ShenH15,
  title = {A Wide-Range Multiport LC-Ladder Oscillator and Its Applications to a 1.2-10.1 GHz PLL},
  pages = {184-188},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2298864},
  author = {Meng-Hung Shen and Po-Chiun Huang}
}
@article{journals/tvlsi/Yamauchi10,
  title = {A Discussion on SRAM Circuit Design Trend in Deeper Nanometer-Scale Technologies},
  pages = {763-774},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2016205},
  author = {Hiroyuki Yamauchi}
}
@article{journals/tvlsi/GalanPSMCL13,
  title = {A Very Linear Low-Pass Filter with Automatic Frequency Tuning},
  pages = {182-187},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2181880},
  author = {Juan Antonio Gómez Galán and Manuel Pedro and Trinidad Sanchez-Rodriguez and Fernando Muñoz Chavero and Ramón González Carvajal and Antonio J. López-Martín}
}
@article{journals/tvlsi/WeiP12,
  title = {Scalable Hardware Trojan Diagnosis},
  pages = {1049-1057},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2147341},
  author = {Sheng Wei 0001 and Miodrag Potkonjak}
}
@article{journals/tvlsi/TapariaBV11a,
  title = {CS-CMOS: A Low-Noise Logic Family for Mixed Signal SoCs},
  pages = {2141-2148},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2089812},
  author = {Ajay Taparia and Bhaskar Banerjee and Thayamkulangara R. Viswanathan}
}
@article{journals/tvlsi/AbramoviciSE04,
  title = {Online BIST and BIST-based diagnosis of FPGA logic blocks},
  pages = {1284-1294},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837989},
  author = {Miron Abramovici and Charles E. Stroud and John M. Emmert}
}
@article{journals/tvlsi/YoonSPAP09,
  title = {A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures},
  pages = {1565-1578},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2001746},
  author = {Jonghee W. Yoon and Aviral Shrivastava and Sanghyun Park and Minwook Ahn and Yunheung Paek}
}
@article{journals/tvlsi/Sklyarov99,
  title = {Hierarchical finite-state machines and their use for digital control},
  pages = {222-228},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766749},
  author = {Valery Sklyarov}
}
@article{journals/tvlsi/Vemuru97,
  title = {Effects of simultaneous switching noise on the tapered buffer design},
  pages = {290-300},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.609872},
  author = {S. R. Vemuru}
}
@article{journals/tvlsi/MahdaviS13,
  title = {Novel MIMO Detection Algorithm for High-Order Constellations in the Complex Domain},
  pages = {834-847},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2196296},
  author = {Mojtaba Mahdavi and Mahdi Shabany}
}
@article{journals/tvlsi/LinMMM15,
  title = {Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product},
  pages = {1518-1527},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2340995},
  author = {James Lin and Ibuki Mano and Masaya Miyahara and Akira Matsuzawa}
}
@article{journals/tvlsi/BeattieP02,
  title = {On-chip induction modeling: basics and advanced methods},
  pages = {712-729},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.808682},
  author = {Michael W. Beattie and Lawrence T. Pileggi}
}
@article{journals/tvlsi/KufelWHAW16,
  title = {Sequence-Aware Watermark Design for Soft IP Embedded Processors},
  pages = {276-289},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2399457},
  author = {Jedrzej Kufel and Peter R. Wilson and Stephen Hill and Bashir M. Al-Hashimi and Paul N. Whatmough}
}
@article{journals/tvlsi/ZhengS03,
  title = {On-chip oscilloscopes for noninvasive time-domain measurement of waveforms in digital integrated circuits},
  pages = {336-344},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812313},
  author = {Yu Zheng and Kenneth L. Shepard}
}
@article{journals/tvlsi/HeydariTX94,
  title = {Algorithms and bounds for layer assignment of MCM routing},
  pages = {265-270},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285755},
  author = {Mohammad Hossain Heydari and Ioannis G. Tollis and Chunliang Xia}
}
@article{journals/tvlsi/KazaC04,
  title = {Design and implementation of low-energy turbo decoders},
  pages = {968-977},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.832942},
  author = {J. Kaza and C. Chakrabarti}
}
@article{journals/tvlsi/LiuCML99,
  title = {Test generation and scheduling for layout-based detection of bridge faults in interconnects},
  pages = {48-55},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748200},
  author = {Tong Liu and Xiao-Tao Chen and Fred J. Meyer and Fabrizio Lombardi}
}
@article{journals/tvlsi/Pomeranz13c,
  title = {Reduced Power Transition Fault Test Sets for Circuits With Independent Scan Chain Modes},
  pages = {1354-1359},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2207137},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/WangLWH03,
  title = {Design of a cycle-efficient 64-b/32-b integer divisor using a table-sharing algorithm},
  pages = {737-740},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816143},
  author = {Chua-Chin Wang and Po-Ming Lee and Jun-Jie Wang and Chenn-Jung Huang}
}
@article{journals/tvlsi/0008HXLL09,
  title = {On Topology Reconfiguration for Defect-Tolerant NoC-Based Homogeneous Manycore Systems},
  pages = {1173-1186},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2002108},
  author = {Lei Zhang 0008 and Yinhe Han and Qiang Xu and Xiaowei Li 0001 and Huawei Li}
}
@article{journals/tvlsi/GuptaN00,
  title = {Power modeling for high-level power estimation},
  pages = {18-29},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820758},
  author = {Subodh Gupta and Farid N. Najm}
}
@article{journals/tvlsi/MukhopadhyayMR06,
  title = {A novel high-performance and robust sense amplifier using independent gate control in sub-50-nm double-gate MOSFET},
  pages = {183-192},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863743},
  author = {Saibal Mukhopadhyay and Hamid Mahmoodi-Meimand and Kaushik Roy}
}
@article{journals/tvlsi/ParhiN93,
  title = {VLSI architectures for discrete wavelet transforms},
  pages = {191-202},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238416},
  author = {Keshab K. Parhi and Takao Nishitani}
}
@article{journals/tvlsi/WengZBC14,
  title = {Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects},
  pages = {938-942},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2255070},
  author = {Shih-Hung Weng and Yulei Zhang and James F. Buckwalter and Chung-Kuan Cheng}
}
@article{journals/tvlsi/Huang10,
  title = {High-Efficiency Soft-Error-Tolerant Digital Signal Processing Using Fine-Grain Subword-Detection Processing},
  pages = {291-304},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2009636},
  author = {Yuan-Hao Huang}
}
@article{journals/tvlsi/LeeHWC12,
  title = {Fast Transient (FT) Technique With Adaptive Phase Margin (APM) for Current Mode DC-DC Buck Converters},
  pages = {1781-1793},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2163093},
  author = {Yu-Huei Lee and Shao-Chang Huang and Shih-Wei Wang and Ke-Horng Chen}
}
@article{journals/tvlsi/BolchiniMSS00,
  title = {Design of VHDL-based totally self-checking finite-state machine and data-path descriptions},
  pages = {98-103},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820766},
  author = {Cristiana Bolchini and R. Montandon and Fabio Salice and Donatella Sciuto}
}
@article{journals/tvlsi/DancyAC00,
  title = {High-efficiency multiple-output DC-DC conversion for low-voltage systems},
  pages = {252-263},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845892},
  author = {Abram P. Dancy and Rajeevan Amirtharajah and Anantha P. Chandrakasan}
}
@article{journals/tvlsi/ZuberBIRS09,
  title = {Wire Topology Optimization for Low Power CMOS},
  pages = {1-11},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2001238},
  author = {Paul Zuber and Othman Bahlous and Thomas Ilnseher and Michael Ritter and Walter Stechele}
}
@article{journals/tvlsi/ValeroSLPLD12,
  title = {Impact on Performance and Energy of the Retention Time and Processor Frequency in L1 Macrocell-Based Data Caches},
  pages = {1108-1117},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2142202},
  author = {Alejandro Valero and Julio Sahuquillo and Vicente Lorente and Salvador Petit and Pedro López and José Duato}
}
@article{journals/tvlsi/ParkY13,
  title = {Effects of Using Advanced Cooling Systems on the Overall Power Consumption of Processors},
  pages = {1644-1654},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2217386},
  author = {Won Ho Park and Chih-Kong Ken Yang}
}
@article{journals/tvlsi/ChaoCTC11,
  title = {A Novel Test Flow for One-Time-Programming Applications of NROM Technology},
  pages = {2170-2183},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2087044},
  author = {Mango Chia-Tso Chao and Ching-Yu Chin and Yao-Te Tsou and Chi-Min Chang}
}
@article{journals/tvlsi/MadridMS93,
  title = {Modified Booth algorithm for high radix fixed-point multiplication},
  pages = {164-167},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238420},
  author = {Philip E. Madrid and Brian Millar and Earl E. Swartzlander Jr.}
}
@article{journals/tvlsi/JeongB97,
  title = {VLSI array algorithms and architectures for RSA modular multiplication},
  pages = {211-217},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.585224},
  author = {Yongjin Jeong and Wayne P. Burleson}
}
@article{journals/tvlsi/EshraghianCKKAK11,
  title = {Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines},
  pages = {1407-1417},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2049867},
  author = {Kamran Eshraghian and Kyoung-Rok Cho and Omid Kavehei and Soon-Ku Kang and Derek Abbott and Sung-Mo Steve Kang}
}
@article{journals/tvlsi/ShiWY13,
  title = {New Crosstalk Avoidance Codes Based on a Novel Pattern Classification},
  pages = {1892-1902},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2219565},
  author = {Feng Shi and Xuebin Wu and Zhiyuan Yan}
}
@article{journals/tvlsi/PopovichF06,
  title = {Decoupling capacitors for multi-voltage power distribution systems},
  pages = {217-228},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.871756},
  author = {Mikhail Popovich and Eby G. Friedman}
}
@article{journals/tvlsi/SunJLH09,
  title = {Adaptive Frequency-Domain Channel Estimator in 4 , times , 4 MIMO-OFDM Modems},
  pages = {1616-1625},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2005672},
  author = {Ming-Fu Sun and Ta-Yang Juan and Kan-Si Lin and Terng-Yin Hsu}
}
@article{journals/tvlsi/DandalisP05,
  title = {Configuration compression for FPGA-based embedded systems},
  pages = {1394-1398},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.862721},
  author = {Andreas Dandalis and Viktor K. Prasanna}
}
@article{journals/tvlsi/Rius15,
  title = {Supply Noise and Impedance of On-Chip Power Distribution Networks in ICs With Nonuniform Power Consumption and Interblock Decoupling Capacitors},
  pages = {993-1004},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2332189},
  author = {Josep Rius}
}
@article{journals/tvlsi/YiannacourasSR12,
  title = {Portable, Flexible, and Scalable Soft Vector Processors},
  pages = {1429-1442},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2160463},
  author = {Peter Yiannacouras and J. Gregory Steffan and Jonathan Rose}
}
@article{journals/tvlsi/EjlaliASRM06,
  title = {Combined time and information redundancy for SEU-tolerance in energy-efficient real-time systems},
  pages = {323-335},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.874355},
  author = {Alireza Ejlali and Bashir M. Al-Hashimi and Marcus T. Schmitz and Paul M. Rosinger and Seyed Ghassem Miremadi}
}
@article{journals/tvlsi/NekiliBS97,
  title = {Pipelined H-trees for high-speed clocking of large integrated systems in presence of process variations},
  pages = {161-174},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.585214},
  author = {Mohamed Nekili and Guy Bois and Yvon Savaria}
}
@article{journals/tvlsi/KillianTMD14,
  title = {Smart Reliable Network-on-Chip},
  pages = {242-255},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2240324},
  author = {Cedric Killian and Camel Tanougast and Fabrice Monteiro and Abbas Dandache}
}
@article{journals/tvlsi/ArgyridesPK11,
  title = {Matrix Codes for Reliable and Cost Efficient Memory Chips},
  pages = {420-428},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2036362},
  author = {Costas Argyrides and Dhiraj K. Pradhan and Taskin Koçak}
}
@article{journals/tvlsi/YamauchiIAM97,
  title = {A 0.5 V single power supply operated high-speed boosted and offset-grounded data storage (BOGS) SRAM cell architecture},
  pages = {377-387},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645064},
  author = {Hiroyuki Yamauchi and Toru Iwata and Hironori Akamatsu and Akira Matsuzawa}
}
@article{journals/tvlsi/DeNNB94,
  title = {RSYN: a system for automated synthesis of reliable multilevel circuits},
  pages = {186-195},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285745},
  author = {K. De and C. Natarajan and D. Nair and P. Banerjee}
}
@article{journals/tvlsi/RoseZS04,
  title = {Large-signal two-terminal device model for nanoelectronic circuit analysis},
  pages = {1201-1208},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836291},
  author = {Garrett S. Rose and Matthew M. Ziegler and Mircea R. Stan}
}
@article{journals/tvlsi/ChenZA02,
  title = {Probability-based approach to rectilinear Steiner tree problems},
  pages = {836-843},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808463},
  author = {Chunhong Chen and Jiang Zhao and Majid Ahmadi}
}
@article{journals/tvlsi/WuTMH11,
  title = {Built-In Functional Tests for Silicon Validation and System Integration of Telecom SoC Designs},
  pages = {629-637},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2036629},
  author = {Yuejian Wu and Sandy Thomson and Dale Mutcher and Eric Hall}
}
@article{journals/tvlsi/SharifkhaniRJS11,
  title = {A Compact Hybrid Current/Voltage Sense Amplifier With Offset Cancellation for High-Speed SRAMs},
  pages = {883-894},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2039949},
  author = {Mohammad Sharifkhani and E. Rahiminejad and Shah M. Jahinuzzaman and Manoj Sachdev}
}
@article{journals/tvlsi/Joshi15,
  title = {Period Jitter of Frequency-Locked Loops},
  pages = {1534-1546},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2338892},
  author = {Archit Joshi}
}
@article{journals/tvlsi/Pomeranz13,
  title = {Built-In Generation of Functional Broadside Tests Using a Fixed Hardware Structure},
  pages = {124-132},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2179682},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/Hiasat05,
  title = {VLSI implementation of new arithmetic residue to binary decoders},
  pages = {153-158},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840400},
  author = {Ahmad A. Hiasat}
}
@article{journals/tvlsi/WadaIKNSMN09,
  title = {A VLIW Vector Media Coprocessor With Cascaded SIMD ALUs},
  pages = {1285-1296},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2003006},
  author = {Takahisa Wada and Shunichi Ishiwata and Katsuyuki Kimura and Keiri Nakanishi and Masato Sumiyoshi and Takashi Miyamori and Masaki Nakagawa}
}
@article{journals/tvlsi/ZhuD96,
  title = {Planar clock routing for high performance chip and package co-design},
  pages = {210-226},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502193},
  author = {Qing Zhu and Wayne Wei-Ming Dai}
}
@article{journals/tvlsi/PaulinPLBLBLLBGN06,
  title = {Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia},
  pages = {667-680},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878259},
  author = {Pierre G. Paulin and Chuck Pilkington and Michel Langevin and Essaid Bensoudane and Damien Lyonnard and Olivier Benny and Bruno Lavigueur and David Lo and Giovanni Beltrame and Vincent Gagné and Gabriela Nicolescu}
}
@article{journals/tvlsi/GitermanTMABF16,
  title = {Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications},
  pages = {358-362},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2394459},
  author = {Robert Giterman and Adam Teman and Pascal Andreas Meinerzhagen and Lior Atias and Andreas Burg and Alexander Fish}
}
@article{journals/tvlsi/SjalanderL09,
  title = {Multiplication Acceleration Through Twin Precision},
  pages = {1233-1246},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2002107},
  author = {Magnus Själander and Per Larsson-Edefors}
}
@article{journals/tvlsi/LiuMZNLY15,
  title = {Power-Adaptive Computing System Design for Solar-Energy-Powered Embedded Systems},
  pages = {1402-1414},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2342213},
  author = {Qiang Liu and Terrence S. T. Mak and Tao Zhang and Xinyu Niu and Wayne Luk and Alex Yakovlev}
}
@article{journals/tvlsi/LinZJ15,
  title = {FDR 2.0: A Low-Power Dynamically Reconfigurable Architecture and Its FinFET Implementation},
  pages = {1987-2000},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2360067},
  author = {Ting-Jung Lin and Wei Zhang and Niraj K. Jha}
}
@article{journals/tvlsi/TalpesM05,
  title = {Execution cache-based microarchitecture for power-efficient superscalar processors},
  pages = {14-26},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840406},
  author = {Emil Talpes and Diana Marculescu}
}
@article{journals/tvlsi/ZhangCL12,
  title = {Low-Complexity Reliability-Based Message-Passing Decoder Architectures for Non-Binary LDPC Codes},
  pages = {1938-1950},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2164951},
  author = {Xinmiao Zhang and Fang Cai and Shu Lin}
}
@article{journals/tvlsi/ZhengCL12,
  title = {A Fast-Response Pseudo-PWM Buck Converter With PLL-Based Hysteresis Control},
  pages = {1167-1174},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2156437},
  author = {Yanqi Zheng and Hua Chen and Ka Nang Leung}
}
@article{journals/tvlsi/ZhangYL08,
  title = {A Current-Recycling Technique for Shadow-Match-Line Sensing in Content-Addressable Memories},
  pages = {677-682},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000247},
  author = {Jianwei Zhang 0006 and Yizheng Ye and Bin-Da Liu}
}
@article{journals/tvlsi/DingM03,
  title = {Simultaneous switching noise analysis using application specific device modeling},
  pages = {1146-1152},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817548},
  author = {Li Ding 0002 and Pinaki Mazumder}
}
@article{journals/tvlsi/WuL15,
  title = {High-Throughput Trellis Processor for Multistandard FEC Decoding},
  pages = {2757-2767},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2382108},
  author = {Zhenzhi Wu and Dake Liu}
}
@article{journals/tvlsi/MuleGGM02,
  title = {Electrical and optical clock distribution networks for gigascale microprocessors},
  pages = {582-594},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801604},
  author = {A. V. Mule and Elias N. Glytsis and Thomas K. Gaylord and James D. Meindl}
}
@article{journals/tvlsi/Tahoori06,
  title = {Application-Dependent Testing of FPGAs},
  pages = {1024-1033},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884053},
  author = {Mehdi Baradaran Tahoori}
}
@article{journals/tvlsi/RossiNDKM08,
  title = {Power Consumption of Fault Tolerant Busses},
  pages = {542-553},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.917535},
  author = {Daniele Rossi and André K. Nieuwland and Steven V. E. S. van Dijk and Richard P. Kleihorst and Cecilia Metra}
}
@article{journals/tvlsi/ShenZCH10,
  title = {ECP- and CMP-Aware Detailed Routing Algorithm for DFM},
  pages = {153-157},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2008020},
  author = {Yin Shen and Qiang Zhou and Yici Cai and Xianlong Hong}
}
@article{journals/tvlsi/Ismail03,
  title = {Improved model-order reduction by using spacial information in moments},
  pages = {900-908},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817138},
  author = {Yehea I. Ismail}
}
@article{journals/tvlsi/BernardinisRSTB99,
  title = {An efficient VLSI architecture for real-time additive synthesis of musical signals},
  pages = {105-110},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748205},
  author = {Fernando De Bernardinis and Roberto Roncella and Roberto Saletti and Pierangelo Terreni and Graziano Bertini}
}
@article{journals/tvlsi/ValluriJH06,
  title = {Hybrid-Scheduling for Reduced Energy Consumption in High-Performance Processors},
  pages = {1039-1043},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884055},
  author = {Madhavi Gopal Valluri and Lizy Kurian John and Heather Hanson}
}
@article{journals/tvlsi/WangC08,
  title = {Test Data Compression Using Selective Encoding of Scan Slices},
  pages = {1429-1440},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2000674},
  author = {Zhanglei Wang and Krishnendu Chakrabarty}
}
@article{journals/tvlsi/LeeC96,
  title = {Self-timed divider based on RSD number system},
  pages = {292-295},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502202},
  author = {KiJong Lee and Kiyoung Choi}
}
@article{journals/tvlsi/GraciaDAKY12,
  title = {LP-NUCA: Networks-in-Cache for High-Performance Low-Power Embedded Processors},
  pages = {1510-1523},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2158249},
  author = {Darío Suárez Gracia and Giorgos Dimitrakopoulos and Teresa Monreal Arnal and Manolis Katevenis and Víctor Viñals Yúfera}
}
@article{journals/tvlsi/LinC11,
  title = {Efficient Pattern Matching Algorithm for Memory Architecture},
  pages = {33-41},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2028346},
  author = {Cheng-Hung Lin and Shih-Chieh Chang}
}
@article{journals/tvlsi/SparmannR96,
  title = {On the effectiveness of residue code checking for parallel two's complement multipliers},
  pages = {227-239},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502194},
  author = {Uwe Sparmann and Sudhakar M. Reddy}
}
@article{journals/tvlsi/GeQW12,
  title = {A Multi-Agent Framework for Thermal Aware Task Migration in Many-Core Systems},
  pages = {1758-1771},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2162348},
  author = {Yang Ge and Qinru Qiu and Qing Wu}
}
@article{journals/tvlsi/NikdastXDWWWWYY15,
  title = {Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison},
  pages = {2552-2565},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2370892},
  author = {Mahdi Nikdast and Jiang Xu and Luan Huu Kinh Duong and Xiaowen Wu and Xuan Wang and Zhehui Wang and Zhe Wang and Peng Yang and Yaoyao Ye and Qinfen Hao}
}
@article{journals/tvlsi/RosenfeldF07,
  title = {Design Methodology for Global Resonant H-Tree Clock Distribution Networks},
  pages = {135-148},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.893576},
  author = {Jonathan Rosenfeld and Eby G. Friedman}
}
@article{journals/tvlsi/GrassoMPST09,
  title = {Analysis and Implementation of a Minimum-Supply Body-Biased CMOS Differential Amplifier Cell},
  pages = {172-180},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2003482},
  author = {Alfio Dario Grasso and Pietro Monsurrò and Salvatore Pennisi and Giuseppe Scotti and Alessandro Trifiletti}
}
@article{journals/tvlsi/AhmedLW11,
  title = {Performance and Cost Tradeoffs in Metal-Programmable Structured ASICs (MPSAs)},
  pages = {2195-2208},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2076841},
  author = {Usman Ahmed and Guy G. Lemieux and Steven J. E. Wilton}
}
@article{journals/tvlsi/DehbaouiLOTRM12,
  title = {Enhancing Electromagnetic Analysis Using Magnitude Squared Incoherence},
  pages = {573-577},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2011.2104984},
  author = {Amine Dehbaoui and Victor Lomné and Thomas Ordas and Lionel Torres and Michel Robert and Philippe Maurine}
}
@article{journals/tvlsi/SharmaJ93,
  title = {Estimating architectural resources and performance for high-level synthesis applications},
  pages = {175-190},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238417},
  author = {A. Sharma and R. Jain}
}
@article{journals/tvlsi/Xiu15,
  title = {Direct Period Synthesis for Achieving Sub-PPM Frequency Resolution Through Time Average Frequency: The Principle, The Experimental Demonstration, and Its Application in Digital Communication},
  pages = {1335-1344},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2334591},
  author = {Liming Xiu}
}
@article{journals/tvlsi/ZhangWBLXF07,
  title = {Voltage-Mode Driver Preemphasis Technique For On-Chip Global Buses},
  pages = {231-236},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.893588},
  author = {Liang Zhang and John M. Wilson 0002 and Rizwan Bashirullah and Lei Luo and Jian Xu and Paul D. Franzon}
}
@article{journals/tvlsi/MohammedMD11,
  title = {A Parameterized Programmable MIMO Decoding Architecture With a Scalable Instruction Set and Compiler},
  pages = {1485-1489},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2049592},
  author = {Karim Mohammed and Mohamed I. A. Mohamed and Babak Daneshrad}
}
@article{journals/tvlsi/AntolaAB93,
  title = {Modular design methodologies for image processing architectures},
  pages = {408-414},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250187},
  author = {Anna Antola and Alberto Avai and Luca Breveglieri}
}
@article{journals/tvlsi/NunezJ03,
  title = {Gbit/s lossless data compression hardware},
  pages = {499-510},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812288},
  author = {J. L. Nunez and S. Jones}
}
@article{journals/tvlsi/BanerjeeHNKSPBPTZAU04,
  title = {Overview of a compiler for synthesizing MATLAB programs onto FPGAs},
  pages = {312-324},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  author = {Prithviraj Banerjee and Malay Haldar and Anshuman Nayak and Victor Kim and Vikram Saxena and Steven Parkes and Debabrata Bagchi and Satrajit Pal and Nikhil Tripathi and David Zaretsky and R. Anderson and J. R. Uribe}
}
@article{journals/tvlsi/TessierJ02,
  title = {Incremental compilation for parallel logic verification systems},
  pages = {623-636},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801614},
  author = {R. Tessier and S. Jana}
}
@article{journals/tvlsi/KaoCHW14,
  title = {20-Gb/s CMOS EA/MZ Modulator Driver With Intrinsic Parasitic Feedback Network},
  pages = {475-483},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2251685},
  author = {Min-Sheng Kao and Fanta Chen and Yu-Hao Hsu and Jen-Ming Wu}
}
@article{journals/tvlsi/LiCN13,
  title = {Activity-Driven Fine-Grained Clock Gating and Run Time Power Gating Integration},
  pages = {1540-1544},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2212732},
  author = {Li Li and Ken Choi and Haiqing Nan}
}
@article{journals/tvlsi/VaccaGZ13,
  title = {Nanomagnetic Logic Microprocessor: Hierarchical Power Model},
  pages = {1410-1420},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2211903},
  author = {Marco Vacca and Mariagrazia Graziano and Maurizio Zamboni}
}
@article{journals/tvlsi/MidhunJK14,
  title = {High-Speed Dynamic Asynchronous Pipeline: Self-Precharging Style},
  pages = {2233-2237},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2282834},
  author = {C. K. Midhun and Jephy Joy and R. K. Kavitha}
}
@article{journals/tvlsi/BorrioneDP00,
  title = {A compositional model for the functional verification of high-level synthesis results},
  pages = {526-530},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894157},
  author = {Dominique Borrione and Julia Dushina and Laurence V. Pierre}
}
@article{journals/tvlsi/AbbaspourPAK06,
  title = {Fast Interconnect and Gate Timing Analysis for Performance Optimization},
  pages = {1383-1388},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2006.887834},
  author = {Soroush Abbaspour and Massoud Pedram and Amir H. Ajami and Chandramouli V. Kashyap}
}
@article{journals/tvlsi/RosenfeldF11a,
  title = {Linear and Switch-Mode Conversion in 3-D Circuits},
  pages = {2095-2108},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2070849},
  author = {Jonathan Rosenfeld and Eby G. Friedman}
}
@article{journals/tvlsi/NeyGPVB09,
  title = {Analysis of Resistive-Open Defects in SRAM Sense Amplifiers},
  pages = {1556-1559},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2005194},
  author = {Alexandre Ney and Patrick Girard and Serge Pravossoudovitch and Arnaud Virazel and Magali Bastian}
}
@article{journals/tvlsi/MoreiraMC14,
  title = {Beware the Dynamic C-Element},
  pages = {1644-1647},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2276538},
  author = {Matheus Trevisan Moreira and Fernando Gehm Moraes and Ney Laert Vilar Calazans}
}
@article{journals/tvlsi/SrinivasanGV01,
  title = {Fine-grained and coarse-grained behavioral partitioning with effective utilization of memory and design space exploration for multi-FPGA architectures},
  pages = {140-158},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920829},
  author = {V. Srinivasan and Sriram Govindarajan and Ranga Vemuri}
}
@article{journals/tvlsi/SarangiB15,
  title = {Efficient Hardware Implementation of Encoder and Decoder for Golay Code},
  pages = {1965-1968},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2346712},
  author = {Satyabrata Sarangi and Swapna Banerjee}
}
@article{journals/tvlsi/PudiS15,
  title = {A Bit-Serial Pipelined Architecture for High-Performance DHT Computation in Quantum-Dot Cellular Automata},
  pages = {2352-2356},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2363519},
  author = {Vikramkumar Pudi and K. Sridharan}
}
@article{journals/tvlsi/CoskunRWG08,
  title = {Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs},
  pages = {1127-1140},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000726},
  author = {Ayse Kivilcim Coskun and T. T. Rosing and Keith Whisnant and Kenny C. Gross}
}
@article{journals/tvlsi/ShenESM12,
  title = {A Best-First Soft/Hard Decision Tree Searching MIMO Decoder for a 4 $\times$ 4 64-QAM System},
  pages = {1537-1541},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2159821},
  author = {Chung-An Shen and Ahmed M. Eltawil and Khaled N. Salama and Sudip Mondal}
}
@article{journals/tvlsi/UkhovEP15,
  title = {Temperature-Centric Reliability Analysis and Optimization of Electronic Systems Under Process Variation},
  pages = {2417-2430},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2371249},
  author = {Ivan Ukhov and Petru Eles and Zebo Peng}
}
@article{journals/tvlsi/RyanT96,
  title = {FX: a fast approximate fault simulator for the switch-level using VHDL},
  pages = {336-345},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.532034},
  author = {Christopher A. Ryan and Joseph G. Tront}
}
@article{journals/tvlsi/ZhengWB15,
  title = {SACCI: Scan-Based Characterization Through Clock Phase Sweep for Counterfeit Chip Detection},
  pages = {831-841},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2326556},
  author = {Yu Zheng and Xinmu Wang and Swarup Bhunia}
}
@article{journals/tvlsi/BsoulWTL16,
  title = {An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating},
  pages = {178-191},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2393914},
  author = {Assem A. M. Bsoul and Steven J. E. Wilton and Kuen Hung Tsoi and Wayne Luk}
}
@article{journals/tvlsi/BoseAA98,
  title = {A rated-clock test method for path delay faults},
  pages = {323-331},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678897},
  author = {Soumitra Bose and Prathima Agrawal and Vishwani D. Agrawal}
}
@article{journals/tvlsi/ShiLB11,
  title = {A Novel Asynchronous Pixel for an Energy Harvesting CMOS Image Sensor},
  pages = {118-129},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2028570},
  author = {Chao Shi and Man Kay Law and Amine Bermak}
}
@article{journals/tvlsi/MistryMAFBM14,
  title = {Active Mode Subclock Power Gating},
  pages = {1898-1908},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280886},
  author = {Jatin N. Mistry and James Myers and Bashir M. Al-Hashimi and David Flynn and John Biggs and Geoff V. Merrett}
}
@article{journals/tvlsi/DobkinMKG10,
  title = {Asynchronous Current Mode Serial Communication},
  pages = {1107-1117},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2020859},
  author = {Rostislav (Reuven) Dobkin and Michael Moyal and Avinoam Kolodny and Ran Ginosar}
}
@article{journals/tvlsi/HadjiyiannisD03,
  title = {Techniques for accurate performance evaluation in architecture exploration},
  pages = {601-615},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812290},
  author = {George Hadjiyiannis and Srinivas Devadas}
}
@article{journals/tvlsi/VikramV06,
  title = {Mapping Data-Parallel Tasks Onto Partially Reconfigurable Hybrid Processor Architectures},
  pages = {1010-1023},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884052},
  author = {K. N. Vikram and V. Vasudevan}
}
@article{journals/tvlsi/HamiltonO00,
  title = {On-line test for fault-secure fault identification},
  pages = {446-452},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863626},
  author = {Samuel Norman Hamilton and Alex Orailoglu}
}
@article{journals/tvlsi/SinghN07b,
  title = {The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style},
  pages = {1270-1283},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2007.902206},
  author = {Montek Singh and Steven M. Nowick}
}
@article{journals/tvlsi/KimMY14,
  title = {Flexible-Assignment Calibration Technique for Mismatch-Constrained Digital-to-Analog Converters},
  pages = {1934-1944},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2279133},
  author = {Jintae Kim and Siamak Modjtahedi and Chih-Kong Ken Yang}
}
@article{journals/tvlsi/VaratkarS08,
  title = {Error-Resilient Motion Estimation Architecture},
  pages = {1399-1412},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2000675},
  author = {Girish Varatkar and Naresh R. Shanbhag}
}
@article{journals/tvlsi/HuangX02,
  title = {Application of instruction analysis/scheduling techniques to resource allocation of superscalar processors},
  pages = {44-54},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.988729},
  author = {Ing-Jer Huang and Ping-Huei Xie}
}
@article{journals/tvlsi/Katti94,
  title = {A modified Booth algorithm for high radix fixed-point multiplication},
  pages = {522-524},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335021},
  author = {R. Katti}
}
@article{journals/tvlsi/MehtaA12,
  title = {Dynamic Supply and Threshold Voltage Scaling for CMOS Digital Circuits Using In-Situ Power Monitor},
  pages = {892-901},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2132765},
  author = {Nandish Ashutosh Mehta and Bharadwaj Amrutur}
}
@article{journals/tvlsi/DaiLL12,
  title = {NCTU-GR: Efficient Simulated Evolution-Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global Routing},
  pages = {459-472},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2010.2102780},
  author = {Ke-Ren Dai and Wen-Hao Liu and Yih-Lang Li}
}
@article{journals/tvlsi/GengZLSWW12,
  title = {Short Pulse Generation With On-Chip Pulse-Forming Lines},
  pages = {1553-1564},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2160103},
  author = {Yongtao Geng and Huan Zou and Chaojiang Li and Jiwei Sun and Haibo Wang and Pingshan Wang}
}
@article{journals/tvlsi/IyerM02,
  title = {Microarchitecture-level power management},
  pages = {230-239},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043326},
  author = {Anoop Iyer and Diana Marculescu}
}
@article{journals/tvlsi/KimST01,
  title = {A reconfigurable multifunction computing cache architecture},
  pages = {509-523},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.931228},
  author = {Huesung Kim and Arun K. Somani and Akhilesh Tyagi}
}
@article{journals/tvlsi/WangL16,
  title = {Code Compression for Embedded Systems Using Separated Dictionaries},
  pages = {266-275},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2394364},
  author = {Wei Jhih Wang and Chang Hong Lin}
}
@article{journals/tvlsi/KaoMSP12,
  title = {Energy-Efficient Low-Latency 600 MHz FIR With High-Overdrive Charge-Recovery Logic},
  pages = {977-988},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2140346},
  author = {Jerry C. Kao and Wei-Hsiang Ma and Visvesh S. Sathe and Marios C. Papaefthymiou}
}
@article{journals/tvlsi/LeungTC01,
  title = {Reducing power consumption of turbo-code decoder using adaptive iteration with variable supply voltage},
  pages = {34-41},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920817},
  author = {Oliver Yuk-Hang Leung and Chi-Ying Tsui and Roger S.-K. Cheng}
}
@article{journals/tvlsi/TsangW94,
  title = {A VLSI architecture for a real-time code book generator and encoder of a vector quantizer},
  pages = {360-364},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311645},
  author = {K. Tsang and Belle W. Y. Wei}
}
@article{journals/tvlsi/HabibiT06,
  title = {Design and verification of SystemC transaction-level models},
  pages = {57-68},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863187},
  author = {Ali Habibi and Sofiène Tahar}
}
@article{journals/tvlsi/Pomeranz15b,
  title = {Modeling a Set of Functional Test Sequences as a Single Sequence for Test Compaction},
  pages = {2629-2638},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2370751},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/HuangB97,
  title = {Design considerations for high-frequency crystal oscillators digitally trimmable to sub-ppm accuracy},
  pages = {408-416},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645067},
  author = {Qiuting Huang and Philipp Basedau}
}
@article{journals/tvlsi/JinLS02,
  title = {A practical approach to model long MIS interconnects in VLSI circuits},
  pages = {494-507},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800520},
  author = {Zhong-Fang Jin and J.-J. Laurin and Yvon Savaria}
}
@article{journals/tvlsi/TehranipoorNC05,
  title = {Nine-coded compression technique for testing embedded cores in SoCs},
  pages = {719-731},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844311},
  author = {Mohammad Tehranipoor and Mehrdad Nourani and Krishnendu Chakrabarty}
}
@article{journals/tvlsi/ShinPLPK14,
  title = {Interleaving Test Algorithm for Subthreshold Leakage-Current Defects in DRAM Considering the Equal Bit Line Stress},
  pages = {803-812},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2255628},
  author = {Hyoyoung Shin and Youngkyu Park and Gihwa Lee and Jungsik Park and Sungho Kang}
}
@article{journals/tvlsi/ShinEES04,
  title = {Analytical models and algorithms for the efficient signal integrity verification of inductance-effect-prominent multicoupled VLSI circuit interconnects},
  pages = {395-407},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {Seongkyun Shin and Yungseon Eo and William R. Eisenstadt and Jongin Shim}
}
@article{journals/tvlsi/NakamuraCSF07,
  title = {Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester},
  pages = {790-800},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899235},
  author = {Yoshiyuki Nakamura and Thomas Clouqueur and Kewal K. Saluja and Hideo Fujiwara}
}
@article{journals/tvlsi/HuWZ09,
  title = {On the Exploitation of Narrow-Width Values for Improving Register File Reliability},
  pages = {953-963},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2017441},
  author = {Jie S. Hu and Shuai Wang and Sotirios G. Ziavras}
}
@article{journals/tvlsi/OuP08,
  title = {A Cooperative Management Scheme for Power Efficient Implementations of Real-Time Operating Systems on Soft Processors},
  pages = {45-56},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912111},
  author = {Jingzhao Ou and Viktor K. Prasanna}
}
@article{journals/tvlsi/SunJK15,
  title = {A Novel Robust and Low-Leakage SRAM Cell With Nine Carbon Nanotube Transistors},
  pages = {1729-1739},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2350674},
  author = {Yanan Sun and Hailong Jiao and Volkan Kursun}
}
@article{journals/tvlsi/ZjajoG09,
  title = {Analog Automatic Test Pattern Generation for Quasi-Static Structural Test},
  pages = {1383-1391},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2003517},
  author = {Amir Zjajo and José Pineda de Gyvez}
}
@article{journals/tvlsi/SoelemanRP01,
  title = {Robust subthreshold logic for ultra-low power operation},
  pages = {90-99},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920822},
  author = {Hendrawan Soeleman and Kaushik Roy and Bipul Chandra Paul}
}
@article{journals/tvlsi/SeitanidisPCND15,
  title = {ElastiStore: Flexible Elastic Buffering for Virtual-Channel-Based Networks on Chip},
  pages = {3015-3028},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2383442},
  author = {Ioannis Seitanidis and Anastasios Psarras and Kypros Chrysanthou and Chrysostomos Nicopoulos and Giorgos Dimitrakopoulos}
}
@article{journals/tvlsi/BhanjaR03,
  title = {Switching activity estimation of VLSI circuits using Bayesian networks},
  pages = {558-567},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816144},
  author = {Sanjukta Bhanja and N. Ranganathan}
}
@article{journals/tvlsi/HerbertM09,
  title = {Mitigating the Impact of Variability on Chip-Multiprocessor Power and Performance},
  pages = {1520-1533},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2020394},
  author = {Sebastian Herbert and Diana Marculescu}
}
@article{journals/tvlsi/HeWL10,
  title = {An Efficient 4-D 8PSK TCM Decoder Architecture},
  pages = {808-817},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2015325},
  author = {Jinjin He and Zhongfeng Wang and Huaping Liu}
}
@article{journals/tvlsi/ScrofanoZP08,
  title = {Area-Efficient Arithmetic Expression Evaluation Using Deeply Pipelined Floating-Point Cores},
  pages = {167-176},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912038},
  author = {Ronald Scrofano and Ling Zhuo and Viktor K. Prasanna}
}
@article{journals/tvlsi/StevensGR03,
  title = {Relative timing [asynchronous design]},
  pages = {129-140},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801606},
  author = {Ken S. Stevens and Ran Ginosar and Shai Rotem}
}
@article{journals/tvlsi/TarawnehYM14,
  title = {Eliminating Synchronization Latency Using Sequenced Latching},
  pages = {408-419},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2243177},
  author = {Ghaith Tarawneh and Alex Yakovlev and Terrence S. T. Mak}
}
@article{journals/tvlsi/IizukaIA07,
  title = {Timing-Aware Cell Layout De-Compaction for Yield Optimization by Critical Area Minimization},
  pages = {716-720},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898754},
  author = {Tetsuya Iizuka and Makoto Ikeda and Kunihiro Asada}
}
@article{journals/tvlsi/CorbettaMNSSS09,
  title = {Internal and External Bitstream Relocation for Partial Dynamic Reconfiguration},
  pages = {1650-1654},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2005670},
  author = {Simone Corbetta and Massimo Morandi and Marco Novati and Marco D. Santambrogio and Donatella Sciuto and Paola Spoletini}
}
@article{journals/tvlsi/ChenTH13a,
  title = {Fast Transient Low-Dropout Voltage Regulator With Hybrid Dynamic Biasing Technique for SoC Application},
  pages = {1742-1747},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2217766},
  author = {Chia-Min Chen and Tung-Wei Tsai and Chung-Chih Hung}
}
@article{journals/tvlsi/WuSWHC05,
  title = {VLSI architectural design tradeoffs for sliding-window log-MAP decoders},
  pages = {439-447},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842917},
  author = {Chien-Ming Wu and Ming-Der Shieh and Chien-Hsing Wu and Yin-Tsung Hwang and Jun-Hong Chen}
}
@article{journals/tvlsi/KimH01,
  title = {Delay fault testing of IP-based designs via symbolic path modeling},
  pages = {661-678},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953500},
  author = {Hyungwon Kim and John P. Hayes}
}
@article{journals/tvlsi/BrugueraL01,
  title = {Multilevel reverse most-significant carry computation},
  pages = {959-962},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974909},
  author = {Javier D. Bruguera and Tomás Lang}
}
@article{journals/tvlsi/MalikHMSG15,
  title = {Revisiting Central Limit Theorem: Accurate Gaussian Random Number Generation in VLSI},
  pages = {842-855},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2322573},
  author = {Jamshaid Sarwar Malik and Ahmed Hemani and Jameel Nawaz Malik and Ben Slimane and Nasirud Din Gohar}
}
@article{journals/tvlsi/BrownBLAPBGSGFCMSLM98,
  title = {Overview of complementary GaAs technology for high-speed VLSI circuits},
  pages = {47-51},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661245},
  author = {Richard B. Brown and Bruce Bernhardt and M. LaMacchia and J. Abrokwah and Phiroze N. Parakh and Todd D. Basso and Spencer M. Gold and S. Stetson and Claude R. Gauthier and D. Foster and B. Crawforth and T. McQuire and Karem A. Sakallah and Ronald J. Lomax and Trevor N. Mudge}
}
@article{journals/tvlsi/KumarA10,
  title = {FPGA Design for Timing Yield Under Process Variations},
  pages = {423-435},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011555},
  author = {Akhilesh Kumar and Mohab Anis}
}
@article{journals/tvlsi/AhmedR04,
  title = {The effect of LUT and cluster size on deep-submicron FPGA performance and density},
  pages = {288-298},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  author = {Elias Ahmed and Jonathan Rose}
}
@article{journals/tvlsi/ZhangB11,
  title = {Quadrant-Based Online Spatial and Temporal Compressive Acquisition for CMOS Image Sensor},
  pages = {1525-1534},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2053055},
  author = {Milin Zhang and Amine Bermak}
}
@article{journals/tvlsi/IranliLP06,
  title = {HVS-Aware Dynamic Backlight Scaling in TFT-LCDs},
  pages = {1103-1116},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884151},
  author = {Ali Iranli and Wonbok Lee and Massoud Pedram}
}
@article{journals/tvlsi/Li10,
  title = {Testing Comparison and Delay Faults of TCAMs With Asymmetric Cells},
  pages = {912-920},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017903},
  author = {Jin-Fu Li}
}
@article{journals/tvlsi/GuerraPR98,
  title = {Behavioral-level synthesis of heterogeneous BISR reconfigurable ASIC's},
  pages = {158-167},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661258},
  author = {Lisa M. Guerra and Miodrag Potkonjak and Jan M. Rabaey}
}
@article{journals/tvlsi/FeketeVAGMT08,
  title = {Offline and Online Aspects of Defragmenting the Module Layout of a Partially Reconfigurable Device},
  pages = {1210-1219},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000677},
  author = {Sándor P. Fekete and Jan van der Veen and Ali Ahmadinia and Diana Göhringer and Mateusz Majer and Jürgen Teich}
}
@article{journals/tvlsi/ApostolakisPGP07,
  title = {Functional Processor-Based Testing of Communication Peripherals in Systems-on-Chip},
  pages = {971-975},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900750},
  author = {Andreas Apostolakis and Mihalis Psarakis and Dimitris Gizopoulos and Antonis M. Paschalis}
}
@article{journals/tvlsi/HongW03,
  title = {Cellular-array modular multiplier for fast RSA public-key cryptosystem based on modified Booth's algorithm},
  pages = {474-484},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812308},
  author = {Jin-Hua Hong and Cheng-Wen Wu}
}
@article{journals/tvlsi/AubertinLS12,
  title = {Real-Time Computation of Local Neighborhood Functions in Application-Specific Instruction-Set Processors},
  pages = {2031-2043},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2170204},
  author = {P. Aubertin and J. M. Pierre Langlois and Yvon Savaria}
}
@article{journals/tvlsi/MaheshwariB07,
  title = {Current-Sensing and Repeater Hybrid Circuit Technique for On-Chip Interconnects},
  pages = {1239-1244},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2007.904109},
  author = {Atul Maheshwari and Wayne Burleson}
}
@article{journals/tvlsi/QuintonGW08,
  title = {Practical Asynchronous Interconnect Network Design},
  pages = {579-588},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.917545},
  author = {Bradley R. Quinton and Mark R. Greenstreet and Steven J. E. Wilton}
}
@article{journals/tvlsi/Bayat-SarmadiH07,
  title = {On Concurrent Detection of Errors in Polynomial Basis Multiplication},
  pages = {413-426},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.893659},
  author = {Siavash Bayat Sarmadi and M. Anwar Hasan}
}
@article{journals/tvlsi/PeiraviA13,
  title = {Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates},
  pages = {934-943},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2202408},
  author = {Ali Peiravi and Mohammad Asyaei}
}
@article{journals/tvlsi/WongCW11,
  title = {Low Power Chien Search for BCH Decoder Using RT-Level Power Management},
  pages = {338-341},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2033698},
  author = {Shu-Yi Wong and Chunhong Chen and Q. M. Jonathan Wu}
}
@article{journals/tvlsi/KinnimentDHRY07,
  title = {Measuring Deep Metastability and Its Effect on Synchronizer Performance},
  pages = {1028-1039},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2007.902207},
  author = {David Kinniment and Charles E. Dike and Keith Heron and Gordon Russell and Alexandre Yakovlev}
}
@article{journals/tvlsi/PopIEP09,
  title = {Design Optimization of Time- and Cost-Constrained Fault-Tolerant Embedded Systems With Checkpointing and Replication},
  pages = {389-402},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2003166},
  author = {Paul Pop and Viacheslav Izosimov and Petru Eles and Zebo Peng}
}
@article{journals/tvlsi/KejariwalGNDG06,
  title = {Energy efficient watermarking on mobile devices using proxy-based partitioning},
  pages = {625-636},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878218},
  author = {Arun Kejariwal and Sumit Gupta and Alexandru Nicolau and Nikil D. Dutt and Rajesh K. Gupta}
}
@article{journals/tvlsi/YangS03,
  title = {Introduction to generalized symbolic trajectory evaluation},
  pages = {345-353},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812320},
  author = {Jin Yang and Carl-Johan H. Seger}
}
@article{journals/tvlsi/MorgenshteinMG04,
  title = {Asynchronous gate-diffusion-input (GDI) circuits},
  pages = {847-856},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.831474},
  author = {Arkadiy Morgenshtein and Michael Moreinis and Ran Ginosar}
}
@article{journals/tvlsi/LeeJ14,
  title = {FinCANON: A PVT-Aware Integrated Delay and Power Modeling Framework for FinFET-Based Caches and On-Chip Networks},
  pages = {1150-1163},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2260569},
  author = {Chun-Yi Lee and Niraj K. Jha}
}
@article{journals/tvlsi/DeHon04,
  title = {Unifying mesh- and tree-based programmable interconnect},
  pages = {1051-1065},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.834237},
  author = {André DeHon}
}
@article{journals/tvlsi/SunRRJ06,
  title = {A Scalable Synthesis Methodology for Application-Specific Processors},
  pages = {1175-1188},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886410},
  author = {Fei Sun and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tvlsi/BeniniMMPQ98,
  title = {Power optimization of core-based systems by address bus encoding},
  pages = {554-562},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736127},
  author = {Luca Benini and Giovanni De Micheli and Enrico Macii and Massimo Poncino and Stefano Quer}
}
@article{journals/tvlsi/FavalliM99,
  title = {Bus crosstalk fault-detection capabilities of error-detecting codes for on-line testing},
  pages = {392-396},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.784100},
  author = {Michele Favalli and Cecilia Metra}
}
@article{journals/tvlsi/ChowSRCPR99a,
  title = {The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout},
  pages = {321-330},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.784093},
  author = {P. Chow and Soon Ong Seo and J. Rose and K. Chung and G. Paez-Monzon and I. Rahardja}
}
@article{journals/tvlsi/AroraRRSJC07,
  title = {Exploring Software Partitions for Fast Security Processing on a Multiprocessor Mobile SoC},
  pages = {699-710},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898740},
  author = {Divya Arora and Anand Raghunathan and Srivaths Ravi and Murugan Sankaradass and Niraj K. Jha and Srimat T. Chakradhar}
}
@article{journals/tvlsi/Winzker98,
  title = {Low-power arithmetic for the processing of video signals},
  pages = {493-497},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711320},
  author = {Marco Winzker}
}
@article{journals/tvlsi/SeoKP03,
  title = {Memory allocation and mapping in high-level synthesis - an integrated approach},
  pages = {928-938},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817116},
  author = {Jaewon Seo and Taewhan Kim and Preeti Ranjan Panda}
}
@article{journals/tvlsi/WeiSCJ12,
  title = {Sub $\mu$ W Noise Reduction for CIC Hearing Aids},
  pages = {937-947},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2125805},
  author = {Cheng-Wen Wei and Sheng-Jie Su and Tian-Sheuan Chang and Shyh-Jye Jou}
}
@article{journals/tvlsi/LinCL03,
  title = {Corner sequence - a P-admissible floorplan representation with a worst case linear-time packing scheme},
  pages = {679-686},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816137},
  author = {Jai-Ming Lin and Yao-Wen Chang and Shih-Ping Lin}
}
@article{journals/tvlsi/KarlBSM08,
  title = {Multi-Mechanism Reliability Modeling and Management in Dynamic Systems},
  pages = {476-487},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.915477},
  author = {Eric Karl and David Blaauw and Dennis Sylvester and Trevor N. Mudge}
}
@article{journals/tvlsi/HongTW00,
  title = {Hierarchical system test by an IEEE 1149.5 MTM-bus slave-module interface core},
  pages = {503-516},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894154},
  author = {Jin-Hua Hong and Chung-Hung Tsai and Cheng-Wen Wu}
}
@article{journals/tvlsi/KozhayaN01,
  title = {Power estimation for large sequential circuits},
  pages = {400-407},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924063},
  author = {Joseph N. Kozhaya and Farid N. Najm}
}
@article{journals/tvlsi/Pomeranz12c,
  title = {Non-Uniform Coverage by n -Detection Test Sets},
  pages = {2138-2142},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2168432},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/YoshikawaHEIAY08,
  title = {An Over-1-Gb/s Transceiver Core for Integration Into Large System-on-Chips for Consumer Electronics},
  pages = {1187-1198},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000870},
  author = {Takefumi Yoshikawa and Takashi Hirata and Tsuyoshi Ebuchi and Toru Iwata and Yukio Arima and Hiroyuki Yamauchi}
}
@article{journals/tvlsi/EsmaeiliAC12,
  title = {Low-Swing Differential Conditional Capturing Flip-Flop for LC Resonant Clock Distribution Networks},
  pages = {1547-1551},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2158613},
  author = {Seyed Ebrahim Esmaeili and Asim J. Al-Khalili and Glenn E. R. Cowan}
}
@article{journals/tvlsi/SeokHBS12,
  title = {Sleep Mode Analysis and Optimization With Minimal-Sized Power Gating Switch for Ultra-Low $V_\rm dd$ Operation},
  pages = {605-615},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2109069},
  author = {Mingoo Seok and Scott Hanson and David Blaauw and Dennis Sylvester}
}
@article{journals/tvlsi/YuanQ06,
  title = {A combined gate replacement and input vector control approach for leakage current reduction},
  pages = {173-182},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863747},
  author = {Lin Yuan and Gang Qu}
}
@article{journals/tvlsi/MoengXMJ16,
  title = {ContextPreRF: Enhancing the Performance and Energy of GPUs With Nonuniform Register Access},
  pages = {343-347},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2397876},
  author = {Michael Moeng and Haifeng Xu and Rami G. Melhem and Alex K. Jones}
}
@article{journals/tvlsi/KangLS94,
  title = {Fuzzy logic approach to VLSI placement},
  pages = {489-501},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335016},
  author = {Eric Q. Kang and Rung-Bin Lin and Eugene Shragowitz}
}
@article{journals/tvlsi/CaiZ13,
  title = {Relaxed Min-Max Decoder Architectures for Nonbinary Low-Density Parity-Check Codes},
  pages = {2010-2023},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2226920},
  author = {Fang Cai and Xinmiao Zhang}
}
@article{journals/tvlsi/AgrawalS08,
  title = {Ternary CAM Power and Delay Model: Extensions and Uses},
  pages = {554-564},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.917538},
  author = {Banit Agrawal and Timothy Sherwood}
}
@article{journals/tvlsi/FrustaciCPC06,
  title = {Techniques for Leakage Energy Reduction in Deep Submicrometer Cache Memories},
  pages = {1238-1249},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886397},
  author = {Fabio Frustaci and Pasquale Corsonello and Stefania Perri and Giuseppe Cocorullo}
}
@article{journals/tvlsi/NieuwoudtKM10,
  title = {Crosstalk-Induced Delay, Noise, and Interconnect Planarization Implications of Fill Metal in Nanoscale Process Technology},
  pages = {378-391},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2010830},
  author = {Arthur Nieuwoudt and Jamil Kawa and Yehia Massoud}
}
@article{journals/tvlsi/TianZSLLXLC13,
  title = {Task Allocation on Nonvolatile-Memory-Based Hybrid Main Memory},
  pages = {1271-1284},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2208129},
  author = {Wanyong Tian and Yingchao Zhao and Liang Shi and Qing'an Li and Jianhua Li and Chun Jason Xue and Minming Li and Enhong Chen}
}
@article{journals/tvlsi/LiMAH13,
  title = {A Low-Complexity Turbo Decoder Architecture for Energy-Efficient Wireless Sensor Networks},
  pages = {14-22},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2177104},
  author = {Liang Li and Robert G. Maunder and Bashir M. Al-Hashimi and Lajos Hanzo}
}
@article{journals/tvlsi/AtghiaeeMZM14,
  title = {Predictive Application of PIDF and PPC for Interconnects' Crosstalk, TSV, and LER Issues in UDSM ICs and Nano-Systems},
  pages = {438-443},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2243849},
  author = {Ahmad Atghiaee and Nasser Masoumi and Payman Zarkesh-Ha and Milad Mehri}
}
@article{journals/tvlsi/MaitiS14,
  title = {The Impact of Aging on a Physical Unclonable Function},
  pages = {1854-1864},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2279875},
  author = {Abhranil Maiti and Patrick Schaumont}
}
@article{journals/tvlsi/JakushokasF10,
  title = {Resource Based Optimization for Simultaneous Shield and Repeater Insertion},
  pages = {742-749},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2015950},
  author = {Renatas Jakushokas and Eby G. Friedman}
}
@article{journals/tvlsi/Kinniment96,
  title = {An evaluation of asynchronous addition},
  pages = {137-140},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486088},
  author = {D. J. Kinniment}
}
@article{journals/tvlsi/VuleticPI06,
  title = {Virtual memory window for application-specific reconfigurable coprocessors},
  pages = {910-915},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878481},
  author = {Miljan Vuletic and Laura Pozzi and Paolo Ienne}
}
@article{journals/tvlsi/LinLL93,
  title = {On the optimal reconfiguration of multipipeline arrays in the presence of faulty processing and switching elements},
  pages = {76-79},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.219910},
  author = {H. Lin and Fabrizio Lombardi and M. Lu}
}
@article{journals/tvlsi/YunD99,
  title = {Pausible clocking-based heterogeneous systems},
  pages = {482-488},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.805755},
  author = {Kenneth Y. Yun and Ayoob E. Dooply}
}
@article{journals/tvlsi/AtakA13,
  title = {BilRC: An Execution Triggered Coarse Grained Reconfigurable Architecture},
  pages = {1285-1298},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2207748},
  author = {Oguzhan Atak and Abdullah Atalar}
}
@article{journals/tvlsi/LinSCL06,
  title = {A low power turbo/Viterbi decoder for 3GPP2 applications},
  pages = {426-430},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.874375},
  author = {Chien-Ching Lin and Yen-Hsu Shih and Hsie-Chia Chang and Chen-Yi Lee}
}
@article{journals/tvlsi/ZhangLL13,
  title = {Automatic Test Program Generation Using Executing-Trace-Based Constraint Extraction for Embedded Processors},
  pages = {1220-1233},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2208130},
  author = {Ying Zhang and Huawei Li and Xiaowei Li 0001}
}
@article{journals/tvlsi/BakerP05,
  title = {A computationally efficient engine for flexible intrusion detection},
  pages = {1179-1189},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859472},
  author = {Zachary K. Baker and Viktor K. Prasanna}
}
@article{journals/tvlsi/MakC12,
  title = {Rethinking the Wirelength Benefit of 3-D Integration},
  pages = {2346-2351},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2176353},
  author = {Wai-Kei Mak and Chris Chu}
}
@article{journals/tvlsi/AmiraC07,
  title = {Power Modeling and Efficient FPGA Implementation of FHT for Signal Processing},
  pages = {286-295},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.893606},
  author = {Abbes Amira and Shrutisagar Chandrasekaran}
}
@article{journals/tvlsi/ChenSS01,
  title = {On gate level power optimization using dual-supply voltages},
  pages = {616-629},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953496},
  author = {Chunhong Chen and Ankur Srivastava and Majid Sarrafzadeh}
}
@article{journals/tvlsi/BanerjeeBD09,
  title = {Exploiting Application Data-Parallelism on Dynamically Reconfigurable Architectures: Placement and Architectural Considerations},
  pages = {234-247},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2003490},
  author = {Sudarshan Banerjee and Elaheh Bozorgzadeh and Nikil D. Dutt}
}
@article{journals/tvlsi/JiangW07,
  title = {Temporal Partitioning Data Flow Graphs for Dynamically Reconfigurable Computing},
  pages = {1351-1361},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.909806},
  author = {Yung-Chuan Jiang and Jhing-Fa Wang}
}
@article{journals/tvlsi/Hong07,
  title = {A Design-for-Digital-Testability Circuit Structure for Sigma-Delta Modulators},
  pages = {1341-1350},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.909799},
  author = {Hao-Chiao Hong}
}
@article{journals/tvlsi/KuangKCNGN08,
  title = {Circuit Techniques Utilizing Independent Gate Control in Double-Gate Technologies},
  pages = {1657-1665},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001564},
  author = {Jente B. Kuang and Keunwoo Kim and Ching-Te Chuang and Hung C. Ngo and Fadi H. Gebara and Kevin J. Nowka}
}
@article{journals/tvlsi/KangKJYJ15,
  title = {Architecture-Aware Analytical Yield Model for Read Access in Static Random Access Memory},
  pages = {752-765},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2321897},
  author = {Heechai Kang and Jisu Kim and Hanwool Jeong and Younghwi Yang and Seong-Ook Jung}
}
@article{journals/tvlsi/LacruzGDV15,
  title = {Simplified Trellis Min-Max Decoder Architecture for Nonbinary Low-Density Parity-Check Codes},
  pages = {1783-1792},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2344113},
  author = {Jesus Omar Lacruz and Francisco Garcia-Herrero and David Declercq and Javier Valls}
}
@article{journals/tvlsi/LehtonenWLPA10,
  title = {Self-Adaptive System for Addressing Permanent Errors in On-Chip Interconnects},
  pages = {527-540},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2013711},
  author = {Teijo Lehtonen and David Wolpert and Pasi Liljeberg and Juha Plosila and Paul Ampadu}
}
@article{journals/tvlsi/SakaiYMY03,
  title = {Reduction of coupling effects by optimizing the 3-D configuration of the routing grid},
  pages = {951-954},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817126},
  author = {Atsushi Sakai and Takashi Yamada and Yoshifumi Matsushita and Hiroto Yasuura}
}
@article{journals/tvlsi/ChavesKSV08,
  title = {Cost-Efficient SHA Hardware Accelerators},
  pages = {999-1008},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000450},
  author = {Ricardo Chaves and Georgi Kuzmanov and Leonel Sousa and Stamatis Vassiliadis}
}
@article{journals/tvlsi/AudetSA94,
  title = {Pipelining communications in large VLSI/ULSI systems},
  pages = {1-10},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273144},
  author = {Daniel Audet and Yvon Savaria and N. Arel}
}
@article{journals/tvlsi/SwahnH08,
  title = {Electro-Thermal Analysis of Multi-Fin Devices},
  pages = {816-829},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000455},
  author = {Brian Swahn and Soha Hassoun}
}
@article{journals/tvlsi/ZiegenbeinRETT02,
  title = {SPI - a system model for heterogeneously specified embedded systems},
  pages = {379-389},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.807767},
  author = {Dirk Ziegenbein and Kai Richter and Rolf Ernst and Lothar Thiele and Jürgen Teich}
}
@article{journals/tvlsi/Zhang07,
  title = {Further Exploring the Strength of Prediction in the Factorization of Soft-Decision Reed-Solomon Decoding},
  pages = {811-820},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899238},
  author = {Xinmiao Zhang}
}
@article{journals/tvlsi/WeberPT01,
  title = {Co-RAM: combinational logic synthesis applied to software partitions for mapping to a novel memory device},
  pages = {805-812},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974894},
  author = {Sandra J. Weber and JoAnn M. Paul and Donald E. Thomas}
}
@article{journals/tvlsi/BrownellKWB11,
  title = {Automating Design of Voltage Interpolation to Address Process Variations},
  pages = {383-396},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2034457},
  author = {Kevin Brownell and Ali Durlov Khan and Gu-Yeon Wei and David M. Brooks}
}
@article{journals/tvlsi/JolondzWG14,
  title = {L1-L2 Interconnect Design Methodology and Arbitration in 3-D IC Multicore Compute Clusters},
  pages = {2206-2210},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2284259},
  author = {Alexei Jolondz and Shlomo Weiss and Amit Golander}
}
@article{journals/tvlsi/XieHM13,
  title = {Low Latency Systolic Montgomery Multiplier for Finite Field $GF(2^m)$ Based on Pentanomials},
  pages = {385-389},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2185257},
  author = {Jiafeng Xie and Jianjun He and Pramod Kumar Meher}
}
@article{journals/tvlsi/GadientT93,
  title = {A dynamic approach to controlling high-level synthesis CAD tools},
  pages = {328-341},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238446},
  author = {Anthony J. Gadient and D. E. Thomas}
}
@article{journals/tvlsi/ChenC10,
  title = {Bandwidth Adaptive Hardware Architecture of K-Means Clustering for Video Analysis},
  pages = {957-966},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017543},
  author = {Tse-Wei Chen and Shao-Yi Chien}
}
@article{journals/tvlsi/ThonnartBVV09,
  title = {Power Reduction of Asynchronous Logic Circuits Using Activity Detection},
  pages = {893-906},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2011912},
  author = {Yvain Thonnart and Edith Beigné and Alexandre Valentian and Pascal Vivet}
}
@article{journals/tvlsi/LinY15,
  title = {Multimode Radix-4 SISO Kernel Design for Turbo/LDPC Decoding},
  pages = {2256-2267},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2363777},
  author = {Cheng-Hung Lin and Chih-Shiang Yu}
}
@article{journals/tvlsi/Dang08,
  title = {High Performance Architecture of an Application Specific Processor for the H.264 Deblocking Filter},
  pages = {1321-1334},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2002683},
  author = {P. Dang}
}
@article{journals/tvlsi/GaillardonTKM15,
  title = {A Novel FPGA Architecture Based on Ultrafine Grain Reconfigurable Logic Cells},
  pages = {2187-2197},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2359385},
  author = {Pierre-Emmanuel Gaillardon and Xifan Tang and Gain Kim and Giovanni De Micheli}
}
@article{journals/tvlsi/CrupiAFMKGMWH12,
  title = {Buried Silicon-Germanium pMOSFETs: Experimental Analysis in VLSI Logic Circuits Under Aggressive Voltage Scaling},
  pages = {1487-1495},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2159870},
  author = {Felice Crupi and Massimo Alioto and Jacopo Franco and Paolo Magnone and Ben Kaczer and Guido Groeseneken and Jérôme Mitard and Liesbeth Witters and Thomas Y. Hoffmann}
}
@article{journals/tvlsi/HazraGDP13,
  title = {Formal Verification of Architectural Power Intent},
  pages = {78-91},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2180548},
  author = {Aritra Hazra and Sahil Goyal and Pallab Dasgupta and Ajit Pal}
}
@article{journals/tvlsi/LinT02,
  title = {Theoretical analysis of bus-invert coding},
  pages = {929-934},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808456},
  author = {Rung-Bin Lin and Chi-Ming Tsai}
}
@article{journals/tvlsi/KasapR14,
  title = {Novel Field-Programmable Gate Array Architecture for Computing the Eigenvalue Decomposition of Para-Hermitian Polynomial Matrices},
  pages = {522-536},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2248069},
  author = {Server Kasap and Soydan Redif}
}
@article{journals/tvlsi/HalaasSNSSB04,
  title = {A recursive MISD architecture for pattern matching},
  pages = {727-734},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.830918},
  author = {Arne Halaas and Børge Svingen and Magnar Nedland and Pål Sætrom and Ola R. Snøve Jr. and Olaf René Birkeland}
}
@article{journals/tvlsi/Piestrak96,
  title = {Design of minimal-level PLA self-testing checkers for m-out-of-n codes},
  pages = {264-272},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502198},
  author = {Stanislaw J. Piestrak}
}
@article{journals/tvlsi/ChandrakasanS98,
  title = {Special Section on Low-Power Electronics and Design},
  pages = {518-519},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.1998.736122},
  author = {Anantha Chandrakasan and Edwin Hsing-Mean Sha}
}
@article{journals/tvlsi/MeyerK07,
  title = {Sharing of SRAM Tables Among NPN-Equivalent LUTs in SRAM-Based FPGAs},
  pages = {182-195},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.893581},
  author = {Jason Meyer and Fatih Kocan}
}
@article{journals/tvlsi/FahmyM13,
  title = {Architecture for Real-Time Nonparametric Probability Density Function Estimation},
  pages = {910-920},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2201187},
  author = {Suhaib A. Fahmy and A. R. Mohan}
}
@article{journals/tvlsi/WuM14,
  title = {Power-Planning-Aware Soft Error Hardening via Selective Voltage Assignment},
  pages = {136-145},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2236658},
  author = {Kai-Chiang Wu and Diana Marculescu}
}
@article{journals/tvlsi/GajskiNRVF96,
  title = {System design methodologies: aiming at the 100 h design cycle},
  pages = {70-82},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486082},
  author = {Daniel D. Gajski and Sanjiv Narayan and Loganath Ramachandran and Frank Vahid and Peter Fung}
}
@article{journals/tvlsi/MostafaAE13,
  title = {Statistical SRAM Read Access Yield Improvement Using Negative Capacitance Circuits},
  pages = {92-101},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2178046},
  author = {Hassan Mostafa and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/tvlsi/LuYLDB10,
  title = {Design of a CMOS Broadband Transimpedance Amplifier With Active Feedback},
  pages = {461-472},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2012262},
  author = {Zhenghao Lu and Kiat Seng Yeo and Wei Meng Lim and Manh Anh Do and Chirn Chye Boon}
}
@article{journals/tvlsi/AgarwalaB95,
  title = {An architecture for a DSP field-programmable gate array},
  pages = {136-141},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365460},
  author = {M. Agarwala and Poras T. Balsara}
}
@article{journals/tvlsi/KhajehEK11,
  title = {Embedded Memories Fault-Tolerant Pre- and Post-Silicon Optimization},
  pages = {1916-1921},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2056397},
  author = {Amin Khajeh and Ahmed M. Eltawil and Fadi J. Kurdahi}
}
@article{journals/tvlsi/CongX14,
  title = {FPGA-RPI: A Novel FPGA Architecture With RRAM-Based Programmable Interconnects},
  pages = {864-877},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2259512},
  author = {Jason Cong and Bingjun Xiao}
}
@article{journals/tvlsi/BlantonH00,
  title = {On the design of fast, easily testable ALU's},
  pages = {220-223},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831442},
  author = {Ronald D. Blanton and John P. Hayes}
}
@article{journals/tvlsi/AthikulwongseEL14,
  title = {Exploiting Die-to-Die Thermal Coupling in 3-D IC Placement},
  pages = {2145-2155},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2285593},
  author = {Krit Athikulwongse and Mongkol Ekpanyapong and Sung Kyu Lim}
}
@article{journals/tvlsi/MeriboutM04,
  title = {Efficient metrics and high-level synthesis for dynamically reconfigurable logic},
  pages = {603-621},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827564},
  author = {Mahmoud Meribout and Masato Motomura}
}
@article{journals/tvlsi/HeDJBP12,
  title = {UNISM: Unified Scheduling and Mapping for General Networks on Chip},
  pages = {1496-1509},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2159280},
  author = {Ou He and Sheqin Dong and Wooyoung Jang and Jinian Bian and David Z. Pan}
}
@article{journals/tvlsi/MaestreKFHBS01a,
  title = {A framework for reconfigurable computing: task scheduling and context management},
  pages = {858-873},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974899},
  author = {Rafael Maestre and Fadi J. Kurdahi and Milagros Fernández and Román Hermida and Nader Bagherzadeh and Hartej Singh}
}
@article{journals/tvlsi/MensinkSKTN07,
  title = {Optimal Positions of Twists in Global On-Chip Differential Interconnects},
  pages = {438-446},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.893661},
  author = {Eisse Mensink and Daniël Schinkel and Eric A. M. Klumperink and Ed van Tuijl and Bram Nauta}
}
@article{journals/tvlsi/ChenLWH13,
  title = {Sub-1-V Fast-Response Hysteresis-Controlled CMOS Buck Converter Using Adaptive Ramp Techniques},
  pages = {1608-1618},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2218263},
  author = {Jiann-Jong Chen and Ming-Xiang Lu and Tse-Hsu Wu and Yuh-Shyan Hwang}
}
@article{journals/tvlsi/TranB14,
  title = {Achieving High-Performance On-Chip Networks With Shared-Buffer Routers},
  pages = {1391-1403},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2268548},
  author = {Anh Thien Tran and Bevan M. Baas}
}
@article{journals/tvlsi/SzymanskiWG05,
  title = {Power complexity of multiplexer-based optoelectronic crossbar switches},
  pages = {604-617},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844285},
  author = {Ted H. Szymanski and Honglin Wu and Amir Gourgy}
}
@article{journals/tvlsi/ChenRK05,
  title = {Current demand balancing: a technique for minimization of current surge in high performance clock-gated microprocessors},
  pages = {75-85},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840404},
  author = {Yiran Chen and Kaushik Roy and Cheng-Kok Koh}
}
@article{journals/tvlsi/ShenH14,
  title = {Reasoning and Learning-Based Dynamic Codec Reconfiguration for Varying Processing Requirements in Network-on-Chip},
  pages = {1777-1790},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278334},
  author = {Jih-Sheng Shen and Pao-Ann Hsiung}
}
@article{journals/tvlsi/YangVTV06,
  title = {Extraction error modeling and automated model debugging in high-performance custom designs},
  pages = {763-776},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878346},
  author = {Yu-Shen Yang and Andreas G. Veneris and Paul J. Thadikaran and Srikanth Venkataraman}
}
@article{journals/tvlsi/WangGS98,
  title = {Time multiplexed color image processing based on a CNN with cell-state outputs},
  pages = {314-322},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678895},
  author = {Lei Wang and José Pineda de Gyvez and Edgar Sánchez-Sinencio}
}
@article{journals/tvlsi/YuB09,
  title = {High Performance, Energy Efficiency, and Scalability With GALS Chip Multiprocessors},
  pages = {66-79},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2001947},
  author = {Zhiyi Yu and Bevan M. Baas}
}
@article{journals/tvlsi/KimKLK11,
  title = {10-bit 100-MS/s Pipelined ADC Using Input-Swapped Opamp Sharing and Self-Calibrated V/I Converter},
  pages = {1438-1447},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2050915},
  author = {Moo-young Kim and Jinwoo Kim and Tagjong Lee and Chulwoo Kim}
}
@article{journals/tvlsi/OnizawaHG10,
  title = {Design of High-Throughput Fully Parallel LDPC Decoders Based on Wire Partitioning},
  pages = {482-489},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011360},
  author = {Naoya Onizawa and Takahiro Hanyu and Vincent C. Gaudet}
}
@article{journals/tvlsi/XueDYWYY12,
  title = {A Framework for Layout-Dependent STI Stress Analysis and Stress-Aware Circuit Optimization},
  pages = {498-511},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2010.2102374},
  author = {Jiying Xue and Yangdong Deng and Zuochang Ye and Hongrui Wang and Liu Yang and Zhiping Yu}
}
@article{journals/tvlsi/ZhangT15,
  title = {Noise Modeling and Analysis of SAR ADCs},
  pages = {2922-2930},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2379613},
  author = {Wenpian Paul Zhang and Xingyuan Tong}
}
@article{journals/tvlsi/JevticLBBAAN15,
  title = {Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors},
  pages = {723-730},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2316919},
  author = {Ruzica Jevtic and Hanh-Phuc Le and Milovan Blagojevic and Stevo Bailey and Krste Asanovic and Elad Alon and Borivoje Nikolic}
}
@article{journals/tvlsi/UmemotoNIYOTTTMMY14,
  title = {28 nm 50% Power-Reducing Contacted Mask Read Only Memory Macro With 0.72-ns Read Access Time Using 2T Pair Bitcell and Dynamic Column Source Bias Control Technique},
  pages = {575-584},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2246201},
  author = {Yukiko Umemoto and Koji Nii and Jiro Ishikawa and Makoto Yabuuchi and Kazuyoshi Okamoto and Yasumasa Tsukamoto and Shinji Tanaka and Koji Tanaka and Tetsuya Matsumura and Kazutaka Mori and Kazumasa Yanagisawa}
}
@article{journals/tvlsi/DeB03,
  title = {Guest editorial},
  pages = {753-754},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.818875},
  author = {Vivek De and Luca Benini}
}
@article{journals/tvlsi/PlosHFSC13,
  title = {Security-Enabled Near-Field Communication Tag With Flexible Architecture Supporting Asymmetric Cryptography},
  pages = {1965-1974},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227849},
  author = {Thomas Plos and Michael Hutter and Martin Feldhofer and M. Stiglic and F. Cavaliere}
}
@article{journals/tvlsi/LinCJ14,
  title = {FTQLS: Fault-Tolerant Quantum Logic Synthesis},
  pages = {1350-1363},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2269869},
  author = {Chia-Chun Lin and Amlan Chakrabarti and Niraj K. Jha}
}
@article{journals/tvlsi/LahiriRL06,
  title = {The LOTTERYBUS on-chip communication architecture},
  pages = {596-608},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878210},
  author = {Kanishka Lahiri and Anand Raghunathan and Ganesh Lakshminarayana}
}
@article{journals/tvlsi/KimSCK09,
  title = {A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time},
  pages = {1461-1469},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2004591},
  author = {Moo-young Kim and Dongsuk Shin and Hyunsoo Chae and Chulwoo Kim}
}
@article{journals/tvlsi/WuSH10,
  title = {Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays},
  pages = {315-319},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2009057},
  author = {Jigang Wu and Thambipillai Srikanthan and Xiaogang Han}
}
@article{journals/tvlsi/LiuLACC14,
  title = {Fast Thermal Aware Placement With Accurate Thermal Analysis Based on Green Function},
  pages = {1404-1415},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2268582},
  author = {Shih-Ying Sean Liu and Ren-Guo Luo and Suradeth Aroonsantidecha and Ching-Yu Chin and Hung-Ming Chen}
}
@article{journals/tvlsi/CorsonelloPC00,
  title = {Area-time-power tradeoff in cellular arrays VLSI implementations},
  pages = {614-624},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894167},
  author = {Pasquale Corsonello and Stefania Perri and G. Cororullo}
}
@article{journals/tvlsi/VermeulenCNVM03,
  title = {Power-efficient flexible processor architecture for embedded applications},
  pages = {376-385},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810779},
  author = {Frederik Vermeulen and Francky Catthoor and Lode Nachtergaele and Diederik Verkest and Hugo De Man}
}
@article{journals/tvlsi/ClarkMB04,
  title = {Reverse-body bias and supply collapse for low effective standby power},
  pages = {947-956},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.832930},
  author = {L. T. Clark and M. Morrow and W. Brown}
}
@article{journals/tvlsi/KvatinskySWFKW14,
  title = {Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies},
  pages = {2054-2066},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2282132},
  author = {Shahar Kvatinsky and Guy Satat and Nimrod Wald and Eby G. Friedman and Avinoam Kolodny and Uri C. Weiser}
}
@article{journals/tvlsi/WangC11,
  title = {Minimum Supply Voltage and Yield Estimation for Large SRAMs Under Parametric Variations},
  pages = {2120-2125},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2071890},
  author = {Jiajing Wang and Benton H. Calhoun}
}
@article{journals/tvlsi/JunH94,
  title = {Design of a pipelined datapath synthesis system for digital signal processing},
  pages = {292-303},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311638},
  author = {Hong-Shin Jun and Sun-Young Hwang}
}
@article{journals/tvlsi/YouHLTKCW13,
  title = {In-Situ Method for TSV Delay Testing and Characterization Using Input Sensitivity Analysis},
  pages = {443-453},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2187543},
  author = {Jhih-Wei You and Shi-Yu Huang and Yu-Hsiang Lin and Meng-Hsiu Tsai and Ding-Ming Kwai and Yung-Fa Chou and Cheng-Wen Wu}
}
@article{journals/tvlsi/EbrahimiRAP11,
  title = {Statistical Design Optimization of FinFET SRAM Using Back-Gate Voltage},
  pages = {1911-1916},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2059054},
  author = {Behzad Ebrahimi and Masoud Rostami and Ali Afzali-Kusha and Massoud Pedram}
}
@article{journals/tvlsi/JuanCLC10,
  title = {An Efficient Wake-Up Strategy Considering Spurious Glitches Phenomenon for Power Gating Designs},
  pages = {246-255},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2010324},
  author = {Da-Cheng Juan and Yu-Ting Chen and Ming-Chao Lee and Shih-Chieh Chang}
}
@article{journals/tvlsi/TomasiVBDR12,
  title = {Real-Time Architecture for a Robust Multi-Scale Stereo Engine on FPGA},
  pages = {2208-2219},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2172007},
  author = {Matteo Tomasi and Mauricio Vanegas and Francisco Barranco and Javier Díaz and Eduardo Ros}
}
@article{journals/tvlsi/HanCK15,
  title = {Majority-Based Test Access Mechanism for Parallel Testing of Multiple Identical Cores},
  pages = {1439-1447},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2341674},
  author = {Taewoo Han and Inhyuk Choi and Sungho Kang}
}
@article{journals/tvlsi/MeherP13,
  title = {CORDIC Designs for Fixed Angle of Rotation},
  pages = {217-228},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2187080},
  author = {Pramod Kumar Meher and Sang Yoon Park}
}
@article{journals/tvlsi/ShojaeiDB13,
  title = {Collaborative Multiobjective Global Routing},
  pages = {1308-1321},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2205717},
  author = {Hamid Shojaei and Azadeh Davoodi and Twan Basten}
}
@article{journals/tvlsi/HwangL13,
  title = {Block-Circulant RS-LDPC Code: Code Construction and Efficient Decoder Design},
  pages = {1337-1341},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2210452},
  author = {Seong-In Hwang and Hanho Lee}
}
@article{journals/tvlsi/GizopoulosAK07,
  title = {Guest Editorial: Special Section on "Autonomous Silicon Validation and Testing of Microprocessors and Microprocessor-Based Systems"},
  pages = {493-494},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.896903},
  author = {Dimitris Gizopoulos and Robert C. Aitken and Sandip Kundu}
}
@article{journals/tvlsi/KeshavarziRHD03,
  title = {Multiple-parameter CMOS IC testing with increased sensitivity for IDDQ},
  pages = {863-870},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812298},
  author = {Ali Keshavarzi and Kaushik Roy and Charles F. Hawkins and Vivek De}
}
@article{journals/tvlsi/MengSA08,
  title = {Layout of Decoupling Capacitors in IP Blocks for 90-nm CMOS},
  pages = {1581-1588},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2001240},
  author = {Xiongfei Meng and Resve A. Saleh and Karim Arabi}
}
@article{journals/tvlsi/KarakonstantisBR10,
  title = {Process-Variation Resilient and Voltage-Scalable DCT Architecture for Robust Low-Power Computing},
  pages = {1461-1470},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2025279},
  author = {Georgios Karakonstantis and Nilanjan Banerjee and Kaushik Roy}
}
@article{journals/tvlsi/ChattopadhyayZ12,
  title = {Flexible and Reconfigurable Mismatch-Tolerant Serial Clock Distribution Networks},
  pages = {523-536},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2011.2104982},
  author = {Atanu Chattopadhyay and Zeljko Zilic}
}
@article{journals/tvlsi/LinCL13,
  title = {Improved High Code-Rate Soft BCH Decoder Architectures With One Extra Error Compensation},
  pages = {2160-2164},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227847},
  author = {Yi-Min Lin and Hsie-Chia Chang and Chen-Yi Lee}
}
@article{journals/tvlsi/LinZJ14,
  title = {A Fine-Grain Dynamically Reconfigurable Architecture Aimed at Reducing the FPGA-ASIC Gaps},
  pages = {2607-2620},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2294694},
  author = {Ting-Jung Lin and Wei Zhang and Niraj K. Jha}
}
@article{journals/tvlsi/LeeYYP14,
  title = {High-Throughput and Low-Complexity BCH Decoding Architecture for Solid-State Drives},
  pages = {1183-1187},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2264687},
  author = {Youngjoo Lee and Hoyoung Yoo and Injae Yoo and In-Cheol Park}
}
@article{journals/tvlsi/WangM12,
  title = {System-Wide Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Multitasking Systems},
  pages = {902-910},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2116814},
  author = {Weixun Wang and Prabhat Mishra}
}
@article{journals/tvlsi/KhodabandehlooMA12,
  title = {Analog Implementation of a Novel Resistive-Type Sigmoidal Neuron},
  pages = {750-754},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2109404},
  author = {Golnar Khodabandehloo and Mitra Mirhassani and Majid Ahmadi}
}
@article{journals/tvlsi/FornaciariGSS98,
  title = {Power estimation of embedded systems: a hardware/software codesign approach},
  pages = {266-275},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678887},
  author = {William Fornaciari and Paolo Gubian and Donatella Sciuto and Cristina Silvano}
}
@article{journals/tvlsi/MarellaS15,
  title = {A Holistic Analysis of Circuit Performance Variations in 3-D ICs With Thermal and TSV-Induced Stress Considerations},
  pages = {1308-1321},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2335154},
  author = {Sravan K. Marella and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/KimRKJ12,
  title = {A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM)},
  pages = {181-186},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2088143},
  author = {Jisu Kim and Kyungho Ryu and Seung-Hyuk Kang and Seong-Ook Jung}
}
@article{journals/tvlsi/McLaughlinMN09,
  title = {Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication},
  pages = {923-928},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2017909},
  author = {William F. McLaughlin and Amitava Mitra and Steven M. Nowick}
}
@article{journals/tvlsi/YamamotoD07,
  title = {Decreased Effectiveness of On-Chip Decoupling Capacitance in High-Frequency Operation},
  pages = {649-659},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898670},
  author = {H. Yamamoto and J. A. Davis}
}
@article{journals/tvlsi/MerkelK14,
  title = {Temperature Sensing RRAM Architecture for 3-D ICs},
  pages = {878-887},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2256378},
  author = {Cory E. Merkel and Dhireesha Kudithipudi}
}
@article{journals/tvlsi/BhattacharyyaS12,
  title = {Temperature Characteristics and Analysis of Monolithic Microwave CMOS Distributed Oscillators With $G_m$-Varied Gain Cells and Folded Coplanar Interconnects},
  pages = {1332-1336},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2148130},
  author = {Kalyan Bhattacharyya and Ted H. Szymanski}
}
@article{journals/tvlsi/JarollahiGOG15,
  title = {Algorithm and Architecture for a Low-Power Content-Addressable Memory Based on Sparse Clustered Networks},
  pages = {642-653},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2316733},
  author = {Hooman Jarollahi and Vincent Gripon and Naoya Onizawa and Warren J. Gross}
}
@article{journals/tvlsi/ChaturvediAA13,
  title = {An 8-to-1 bit 1-MS/s SAR ADC With VGA and Integrated Data Compression for Neural Recording},
  pages = {2034-2044},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2238957},
  author = {Vikram Chaturvedi and Tejasvi Anand and Bharadwaj Amrutur}
}
@article{journals/tvlsi/LandmanR95,
  title = {Architectural power analysis: The dual bit type method},
  pages = {173-187},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386219},
  author = {Paul E. Landman and Jan M. Rabaey}
}
@article{journals/tvlsi/HwangKPJ10,
  title = {Implementation of a Self-Motivated Arbitration Scheme for the Multilayer AHB Busmatrix},
  pages = {818-830},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2015665},
  author = {Soo Yun Hwang and Dong-Soo Kang and Hyeong Jun Park and Kyoung Son Jhang}
}
@article{journals/tvlsi/ZhuoWCACS15,
  title = {Silicon-Validated Power Delivery Modeling and Analysis on a 32-nm DDR I/O Interface},
  pages = {1760-1771},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2355230},
  author = {Cheng Zhuo and Gustavo R. Wilke and Ritochit Chakraborty and Alaeddin A. Aydiner and Sourav Chakravarty and Wei-Kai Shih}
}
@article{journals/tvlsi/Parhi13,
  title = {Comments on "Low-energy CSMT carry generators and binary adders"},
  pages = {791},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2190771},
  author = {Keshab K. Parhi}
}
@article{journals/tvlsi/PomeranzR10,
  title = {Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Scan-Based Tests},
  pages = {333-337},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2010216},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/XiaoB14,
  title = {Processor Tile Shapes and Interconnect Topologies for Dense On-Chip Networks},
  pages = {1377-1390},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2265937},
  author = {Zhibin Xiao and Bevan M. Baas}
}
@article{journals/tvlsi/LachMP98,
  title = {Low overhead fault-tolerant FPGA systems},
  pages = {212-221},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678870},
  author = {John Lach and William H. Mangione-Smith and Miodrag Potkonjak}
}
@article{journals/tvlsi/SunGDLCG09,
  title = {Fully Monolithic Cellular Buck Converter Design for 3-D Power Delivery},
  pages = {447-451},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2005312},
  author = {Jian Sun and David Giuliano and Siddharth Devarajan and Jian-Qiang Lu and T. Paul Chow and Ronald J. Gutmann}
}
@article{journals/tvlsi/HymanRBV13,
  title = {A Clock Control Strategy for Peak Power and RMS Current Reduction Using Path Clustering},
  pages = {259-269},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2186989},
  author = {Ransford Hyman Jr. and Nagarajan Ranganathan and Thomas Bingel and Deanne Tran Vo}
}
@article{journals/tvlsi/SaraswatAN07,
  title = {Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels},
  pages = {48-59},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2007.891085},
  author = {Dharmendra Saraswat and Ramachandra Achar and Michel S. Nakhla}
}
@article{journals/tvlsi/Konstantinidou93,
  title = {The selective extra stage butterfly},
  pages = {167-171},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238419},
  author = {Smaragda Konstantinidou}
}
@article{journals/tvlsi/PengL05a,
  title = {On exploring inter-iteration parallelism within rate-balanced multirate multidimensional DSP algorithms},
  pages = {106-125},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840401},
  author = {Dongming Peng and Mi Lu}
}
@article{journals/tvlsi/MinCCKS06,
  title = {Leakage-suppressed clock-gating circuit with Zigzag Super Cut-off CMOS (ZSCCMOS) for leakage-dominant sub-70-nm and sub-1-V-V/sub DD/ LSIs},
  pages = {430-435},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.874378},
  author = {Kyeong-Sik Min and Hun-Dae Choi and H.-Y. Choi and Hiroshi Kawaguchi and Takayasu Sakurai}
}
@article{journals/tvlsi/KhouriJ02,
  title = {Leakage power analysis and reduction during behavioral synthesis},
  pages = {876-885},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808436},
  author = {Kamal S. Khouri and Niraj K. Jha}
}
@article{journals/tvlsi/LaiH08,
  title = {Elixir: High-Throughput Cost-Effective Dual-Field Processors and the Design Framework for Elliptic Curve Cryptography},
  pages = {1567-1580},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2001239},
  author = {Jyu-Yuan Lai and Chih-Tsun Huang}
}
@article{journals/tvlsi/BorrielloEHB95,
  title = {The Triptych FPGA architecture},
  pages = {491-501},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.475968},
  author = {Gaetano Borriello and Carl Ebeling and Scott Hauck and Steven M. Burns}
}
@article{journals/tvlsi/GeddadaPJSKG15,
  title = {Design Techniques to Improve Blocker Tolerance of Continuous-Time ΔΣ ADCs},
  pages = {54-67},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2303815},
  author = {Hemasundar Mohan Geddada and Chang-Joon Park and Hyung-Joon Jeon and José Silva-Martínez and Aydin Ilker Karsilayan and Douglas Garrity}
}
@article{journals/tvlsi/YehLLH15,
  title = {Cost-Efficient Frequency-Domain MIMO-OFDM Modem With an SIMD ALU-Based Architecture},
  pages = {2791-2803},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2377780},
  author = {Shao-Ying Yeh and Yuan-Te Liao and Wei-Chi Lai and Terng-Yin Hsu}
}
@article{journals/tvlsi/TessierSRGB05,
  title = {A reconfigurable, power-efficient adaptive Viterbi decoder},
  pages = {484-488},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842930},
  author = {Russell Tessier and Sriram Swaminathan and Ramaswamy Ramaswamy and Dennis Goeckel and Wayne P. Burleson}
}
@article{journals/tvlsi/HsiehFHSC12,
  title = {Independently-Controlled-Gate FinFET Schmitt Trigger Sub-Threshold SRAMs},
  pages = {1201-1210},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2156435},
  author = {Chien-Yu Hsieh and Ming-Long Fan and Vita Pi-Ho Hu and Pin Su and Ching-Te Chuang}
}
@article{journals/tvlsi/ZhangS07,
  title = {Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing},
  pages = {624-636},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898641},
  author = {Tianpei Zhang and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/KuoSLLC14,
  title = {Testing of TSV-Induced Small Delay Faults for 3-D Integrated Circuits},
  pages = {667-674},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2250320},
  author = {Chun-Yi Kuo and Chi-Jih Shih and Yi-Chang Lu and James Chien-Mo Li and Krishnendu Chakrabarty}
}
@article{journals/tvlsi/CampbellGGSCEPMKM98,
  title = {A very wide bandwidth digital VCO using quadrature frequency multiplication and division implemented in AlGaAs/GaAs HBT's},
  pages = {52-55},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661246},
  author = {Pete M. Campbell and Hans J. Greub and Atul Garg and A. Steidl and Steven R. Carlough and Matthew W. Ernest and Robert F. Philhower and Cliff A. Maier and Russell P. Kraft and John F. McDonald}
}
@article{journals/tvlsi/ChenWC11,
  title = {A 0.64 mm 2 Real-Time Cascade Face Detection Design Based on Reduced Two-Field Extraction},
  pages = {1937-1948},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2069575},
  author = {Chih-Rung Chen and Wei-Su Wong and Ching-Te Chiu}
}
@article{journals/tvlsi/ChandaJDS15,
  title = {Implementation of Subthreshold Adiabatic Logic for Ultralow-Power Application},
  pages = {2782-2790},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2385817},
  author = {Manash Chanda and Sankalp Jain and Swapnadip De and Chandan Kumar Sarkar}
}
@article{journals/tvlsi/ZamanlooyM14,
  title = {Efficient VLSI Implementation of Neural Networks With Hyperbolic Tangent Activation Function},
  pages = {39-48},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2232321},
  author = {Babak Zamanlooy and Mitra Mirhassani}
}
@article{journals/tvlsi/KibarME98,
  title = {High-speed CMOS switch designs for free-space optoelectronic MIN's},
  pages = {372-386},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711309},
  author = {O. Kibar and Philippe J. Marchand and Sadik C. Esener}
}
@article{journals/tvlsi/LuCK07,
  title = {SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips},
  pages = {69-79},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2007.891091},
  author = {Ruibing Lu and Aiqun Cao and Cheng-Kok Koh}
}
@article{journals/tvlsi/VenkatesanDBM01,
  title = {Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI)},
  pages = {899-912},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974903},
  author = {Raguraman Venkatesan and Jeffrey A. Davis and Keith A. Bowman and James D. Meindl}
}
@article{journals/tvlsi/KawamotoSN14,
  title = {1.9-ps Jitter, 10.0-dBm-EMI Reduction Spread-Spectrum Clock Generator With Autocalibration VCO Technique for Serial-ATA Application},
  pages = {1118-1126},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2257901},
  author = {Takashi Kawamoto and Masato Suzuki and Takayuki Noto}
}
@article{journals/tvlsi/SamantaHL10,
  title = {Discrete Buffer and Wire Sizing for Link-Based Non-Tree Clock Networks},
  pages = {1025-1035},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2019088},
  author = {Rupak Samanta and Jiang Hu and Peng Li}
}
@article{journals/tvlsi/KeungMT07,
  title = {A Novel Charge Recycling Design Scheme Based on Adiabatic Charge Pump},
  pages = {733-745},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899220},
  author = {Ka-Ming Keung and Vineela Manne and Akhilesh Tyagi}
}
@article{journals/tvlsi/SmithCC08,
  title = {Integrated Floorplanning, Module-Selection, and Architecture Generationfor Reconfigurable Devices},
  pages = {733-744},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000259},
  author = {Alastair M. Smith and George A. Constantinides and Peter Y. K. Cheung}
}
@article{journals/tvlsi/XiongH05,
  title = {Extended global routing with RLC crosstalk constraints},
  pages = {319-329},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842896},
  author = {Jinjun Xiong and Lei He}
}
@article{journals/tvlsi/WangP08,
  title = {Improving Error Tolerance for Multithreaded Register Files},
  pages = {1009-1020},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000521},
  author = {Lei Wang 0003 and Niral Patel}
}
@article{journals/tvlsi/ParkC11,
  title = {Fast Bit-Parallel Shifted Polynomial Basis Multiplier Using Weakly Dual Basis Over GF(2m)},
  pages = {2317-2321},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2075946},
  author = {Sun-Mi Park and Ku-Young Chang}
}
@article{journals/tvlsi/AllredRC14,
  title = {Dark Silicon Aware Multicore Systems: Employing Design Automation With Architectural Insight},
  pages = {1192-1196},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2265338},
  author = {Jason M. Allred and Sanghamitra Roy and Koushik Chakraborty}
}
@article{journals/tvlsi/SolomonMROA03,
  title = {Micro-operation cache: a power aware frontend for variable instruction length ISA},
  pages = {801-811},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.814327},
  author = {Baruch Solomon and Avi Mendelson and Ronny Ronen and Doron Orenstein and Yoav Almog}
}
@article{journals/tvlsi/BaskayaRLA06,
  title = {Placement for large-scale floating-gate field-programable analog arrays},
  pages = {906-910},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878477},
  author = {I. Faik Baskaya and Sasank Reddy and Sung Kyu Lim and David V. Anderson}
}
@article{journals/tvlsi/El-MoursyF05,
  title = {Shielding effect of on-chip interconnect inductance},
  pages = {396-400},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842315},
  author = {Magdy A. El-Moursy and Eby G. Friedman}
}
@article{journals/tvlsi/Olivieri02,
  title = {Theoretical system-level limits of power dissipation reduction under a performance constraint in VLSI microprocessor design},
  pages = {595-600},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801549},
  author = {Mauro Olivieri}
}
@article{journals/tvlsi/LoWCHWWW07,
  title = {STEAC: A Platform for Automatic SOC Test Integration},
  pages = {541-545},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.893662},
  author = {Chih-Yen Lo and Chen-Hsing Wang and Kuo-Liang Cheng and Jing-Reng Huang and Chih-Wea Wang and Shin-Moe Wang and Cheng-Wen Wu}
}
@article{journals/tvlsi/HuangLT07,
  title = {ProTaR: An Infrastructure IP for Repairing RAMs in System-on-Chips},
  pages = {1135-1143},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.903940},
  author = {Chao-Da Huang and Jin-Fu Li and Tsu-Wei Tseng}
}
@article{journals/tvlsi/Mohammad15,
  title = {Embedded Memory Interface Logic and Interconnect Testing},
  pages = {1946-1950},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2354381},
  author = {Baker Mohammad}
}
@article{journals/tvlsi/ZhaoKA15,
  title = {Online Fault Tolerance Technique for TSV-Based 3-D-IC},
  pages = {1567-1571},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2343156},
  author = {Yi Zhao and S. Saqib Khursheed and Bashir M. Al-Hashimi}
}
@article{journals/tvlsi/JohnJ98,
  title = {A dynamically reconfigurable interconnect for array processors},
  pages = {150-157},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661257},
  author = {L. K. John and E. John}
}
@article{journals/tvlsi/HsiehH11,
  title = {Adaptive Power Control Technique on Power-Gated Circuitries},
  pages = {1167-1180},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2048587},
  author = {Wei-Chih Hsieh and Wei Hwang}
}
@article{journals/tvlsi/ChungSH15,
  title = {A Low-Cost Low-Power All-Digital Spread-Spectrum Clock Generator},
  pages = {983-987},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2318753},
  author = {Ching-Che Chung and Duo Sheng and Wei-Da Ho}
}
@article{journals/tvlsi/ConsoliPRA14,
  title = {Novel Class of Energy-Efficient Very High-Speed Conditional Push-Pull Pulsed Latches},
  pages = {1593-1605},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2276100},
  author = {Elio Consoli and Gaetano Palumbo and Jan M. Rabaey and Massimo Alioto}
}
@article{journals/tvlsi/AncajasBCR15,
  title = {Wearout Resilience in NoCs Through an Aging Aware Adaptive Routing Algorithm},
  pages = {369-373},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2305335},
  author = {Dean Michael Ancajas and Kshitij Bhardwaj and Koushik Chakraborty and Sanghamitra Roy}
}
@article{journals/tvlsi/NazarSC15,
  title = {Fine-Grained Fast Field-Programmable Gate Array Scrubbing},
  pages = {893-904},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2330742},
  author = {Gabriel Luca Nazar and Leonardo Pereira Santos and Luigi Carro}
}
@article{journals/tvlsi/WuCCF03,
  title = {Further improve circuit partitioning using GBAW logic perturbation techniques},
  pages = {451-460},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812369},
  author = {Yu-Liang Wu and Chak-Chung Cheung and David Ihsin Cheng and Hongbing Fan}
}
@article{journals/tvlsi/ChungSL15,
  title = {A Wide-Range Low-Cost All-Digital Duty-Cycle Corrector},
  pages = {2487-2496},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2370631},
  author = {Ching-Che Chung and Duo Sheng and Chang-Jun Li}
}
@article{journals/tvlsi/NarayananSZT13,
  title = {Statistical Run-Time Verification of Analog Circuits in Presence of Noise and Process Variation},
  pages = {1811-1822},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2219083},
  author = {Rajeev Narayanan and Ibtissem Seghaier and Mohamed H. Zaki and Sofiène Tahar}
}
@article{journals/tvlsi/RoyCD08,
  title = {Satisfiability Models for Maximum Transition Power},
  pages = {941-951},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000322},
  author = {Suchismita Roy and P. P. Chakrabarti and Pallab Dasgupta}
}
@article{journals/tvlsi/QiuYSS10,
  title = {Dynamic and Leakage Energy Minimization With Soft Real-Time Loop Scheduling and Voltage Assignment},
  pages = {501-504},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2010941},
  author = {Meikang Qiu and Laurence Tianruo Yang and Zili Shao and Edwin Hsing-Mean Sha}
}
@article{journals/tvlsi/KinsmanN10,
  title = {Time-Multiplexed Compressed Test of SOC Designs},
  pages = {1159-1172},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2021602},
  author = {Adam B. Kinsman and Nicola Nicolici}
}
@article{journals/tvlsi/DuttaW99,
  title = {A circuit-driven design methodology for video signal-processing datapath elements},
  pages = {229-240},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766750},
  author = {Santanu Dutta and Wayne Wolf}
}
@article{journals/tvlsi/CrottiRAGG15,
  title = {A 2-GHz Bandwidth, Integrated Transimpedance Amplifier for Single-Photon Timing Applications},
  pages = {2819-2828},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2382551},
  author = {Matteo Crotti and Ivan Rech and Giulia Acconcia and Angelo Gulinatti and Massimo Ghioni}
}
@article{journals/tvlsi/ChoiLS10,
  title = {VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory},
  pages = {843-847},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2015666},
  author = {Hyojin Choi and Wei Liu and Wonyong Sung}
}
@article{journals/tvlsi/ChunKIK06,
  title = {MICRO: a new hybrid test data compression/decompression scheme},
  pages = {649-654},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878227},
  author = {Sunghoon Chun and YongJoon Kim and Jung-Been Im and Sungho Kang}
}
@article{journals/tvlsi/GoelKB06,
  title = {Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style},
  pages = {1309-1321},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2006.887807},
  author = {Sumeer Goel and Ashok Kumar and Magdy A. Bayoumi}
}
@article{journals/tvlsi/WangHLL11,
  title = {A Wide Voltage Range Digital I/O Design Using Novel Floating N-Well Circuit},
  pages = {1481-1485},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2049668},
  author = {Chua-Chin Wang and Chia-Hao Hsu and Szu-Chia Liao and Yi-Cheng Liu}
}
@article{journals/tvlsi/DongP014,
  title = {Using Lifetime-Aware Progressive Programming to Improve SLC NAND Flash Memory Write Endurance},
  pages = {1270-1280},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2267753},
  author = {Guiqiang Dong and Yangyang Pan and Tong Zhang 0002}
}
@article{journals/tvlsi/GrunHDN03,
  title = {RTGEN-an algorithm for automatic generation of reservation tables from architectural descriptions},
  pages = {731-737},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.813011},
  author = {Peter Grun and Ashok Halambi and Nikil D. Dutt and Alexandru Nicolau}
}
@article{journals/tvlsi/MorgenshteinFGK10a,
  title = {Corrections to "Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths With RC Interconnect" [May 10 689-696]},
  pages = {1262},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2052421},
  author = {Arkadiy Morgenshtein and Eby G. Friedman and Ran Ginosar and Avinoam Kolodny}
}
@article{journals/tvlsi/WangTJJK15,
  title = {The Dependence of BTI and HCI-Induced Frequency Degradation on Interconnect Length and Its Circuit Level Implications},
  pages = {280-291},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2307589},
  author = {Xiaofei Wang and Qianying Tang and Pulkit Jain and Dong Jiao and Chris H. Kim}
}
@article{journals/tvlsi/ShoaibJV13,
  title = {Algorithm-Driven Architectural Design Space Exploration of Domain-Specific Medical-Sensor Processors},
  pages = {1849-1862},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2220161},
  author = {Mohammed Shoaib and Niraj K. Jha and Naveen Verma}
}
@article{journals/tvlsi/PaulMB14,
  title = {A Variation-Aware Preferential Design Approach for Memory-Based Reconfigurable Computing},
  pages = {2449-2461},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2295538},
  author = {Somnath Paul and Saibal Mukhopadhyay and Swarup Bhunia}
}
@article{journals/tvlsi/OhM96,
  title = {Efficient logic-level timing analysis using constraint-guided critical path search},
  pages = {346-355},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.532035},
  author = {Chanhee Oh and M. Ray Mercer}
}
@article{journals/tvlsi/JiangC12,
  title = {ECOS: Stable Matching Based Metal-Only ECO Synthesis},
  pages = {485-497},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2011.2104377},
  author = {Iris Hui-Ru Jiang and Hua-Yu Chang}
}
@article{journals/tvlsi/ChaturvediH05,
  title = {An efficient merging scheme for prescribed skew clock routing},
  pages = {750-754},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848821},
  author = {Rishi Chaturvedi and Jiang Hu}
}
@article{journals/tvlsi/BhojwaniM08,
  title = {Robust Concurrent Online Testing of Network-on-Chip-Based SoCs},
  pages = {1199-1209},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000732},
  author = {Praveen Bhojwani and Rabi N. Mahapatra}
}
@article{journals/tvlsi/BakshiG99,
  title = {Partitioning and pipelining for performance-constrained hardware/software systems},
  pages = {419-432},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.805749},
  author = {Smita Bakshi and Daniel D. Gajski}
}
@article{journals/tvlsi/ZhaoZD08,
  title = {Intelligent Robustness Insertion for Optimal Transient Error Tolerance Improvement in VLSI Circuits},
  pages = {714-724},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000256},
  author = {Chong Zhao and Yi Zhao and Sujit Dey}
}
@article{journals/tvlsi/SrivastavaB95,
  title = {System level hardware module generation},
  pages = {20-35},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365451},
  author = {Mani B. Srivastava and Robert W. Brodersen}
}
@article{journals/tvlsi/IenneP08,
  title = {Guest Editorial Special Section on Application Specific Processors},
  pages = {1257-1258},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2005245},
  author = {Paolo Ienne and P. Petrov}
}
@article{journals/tvlsi/AmaruMM12,
  title = {High Speed Architectures for Finding the First two Maximum/Minimum Values},
  pages = {2342-2346},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2174166},
  author = {Luca Gaetano Amarù and Maurizio Martina and Guido Masera}
}
@article{journals/tvlsi/BeerG15a,
  title = {A Model for Supply Voltage and Temperature Variation Effects on Synchronizer Performance},
  pages = {2461-2472},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2365255},
  author = {Salomon Beer and Ran Ginosar}
}
@article{journals/tvlsi/PopovichFSK08,
  title = {On-Chip Power Distribution Grids With Multiple Supply Voltages for High-Performance Integrated Circuits},
  pages = {908-921},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000515},
  author = {Mikhail Popovich and Eby G. Friedman and Michael Sotman and Avinoam Kolodny}
}
@article{journals/tvlsi/SomasekharV93,
  title = {A 230-MHz half-bit level pipelined multiplier using true single-phase clocking},
  pages = {415-422},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250188},
  author = {Dinesh Somasekhar and V. Visvanathan}
}
@article{journals/tvlsi/JasPT04,
  title = {Test data compression technique for embedded cores using virtual scan chains},
  pages = {775-781},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.830911},
  author = {Abhijit Jas and Bahram Pouya and Nur A. Touba}
}
@article{journals/tvlsi/YuL07,
  title = {Low-Power Rotary Clock Array Design},
  pages = {5-12},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2006.887804},
  author = {Zhengtao Yu 0002 and Xun Liu}
}
@article{journals/tvlsi/WangTSLH04,
  title = {A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula},
  pages = {895-900},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.833664},
  author = {Chua-Chin Wang and Yih-Long Tseng and Hsien-Chih She and Chih-Chen Li and Ron Hu}
}
@article{journals/tvlsi/OuyangYLW15,
  title = {Energy Management on Battery-Powered Coarse-Grained Reconfigurable Platforms},
  pages = {3085-3098},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2378289},
  author = {Peng Ouyang and Shouyi Yin and Leibo Liu and Shaojun Wei}
}
@article{journals/tvlsi/MassoudMKBMW02,
  title = {Managing on-chip inductive effects},
  pages = {789-798},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.807763},
  author = {Yehia Massoud and Steve S. Majors and Jamil Kawa and Tareq Bustami and Don MacMillen and Jacob K. White}
}
@article{journals/tvlsi/MilterK03,
  title = {Crosstalk noise reduction in synthesized digital logic circuits},
  pages = {1153-1158},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817551},
  author = {O. Milter and Avinoam Kolodny}
}
@article{journals/tvlsi/RabahAMAM15,
  title = {FPGA Implementation of Orthogonal Matching Pursuit for Compressive Sensing Reconstruction},
  pages = {2209-2220},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2358716},
  author = {Hassan Rabah and Abbes Amira and Basant Kumar Mohanty and Somaya Al-Máadeed and Pramod Kumar Meher}
}
@article{journals/tvlsi/WangYTCMSY15,
  title = {HS3-DPG: Hierarchical Simulation for 3-D P/G Network},
  pages = {2307-2311},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2358582},
  author = {Yu Wang and Song Yao and Shuai Tao and Xiaoming Chen and Yuchun Ma and Yiyu Shi and Huazhong Yang}
}
@article{journals/tvlsi/CaoHCLNXSH02,
  title = {Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion},
  pages = {799-805},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808426},
  author = {Yu Cao and Xuejue Huang and N. H. Chang and Shen Lin and O. Sam Nakagawa and Weize Xie and Dennis Sylvester and Chenming Hu}
}
@article{journals/tvlsi/PomeranzR08,
  title = {Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects},
  pages = {98-107},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.909796},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/LinCH14,
  title = {Novel Circuit-Level Model for Gate Oxide Short and its Testing Method in SRAMs},
  pages = {1294-1307},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2268984},
  author = {Chen-Wei Lin and Mango Chia-Tso Chao and Chih-Chieh Hsu}
}
@article{journals/tvlsi/JamesKA15,
  title = {Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication},
  pages = {2690-2694},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2371857},
  author = {Alex Pappachen James and Dinesh Sasi Kumar and Arun Ajayan}
}
@article{journals/tvlsi/ImR02,
  title = {O2ABA: a novel high-performance predictable circuit architecture for the deep submicron era},
  pages = {221-229},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043325},
  author = {Yonghee Im and Kaushik Roy}
}
@article{journals/tvlsi/AhnC14,
  title = {LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology},
  pages = {1197-1201},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2265278},
  author = {Junwhan Ahn and Kiyoung Choi}
}
@article{journals/tvlsi/LiLL13,
  title = {Sub-mW $LC$ Dual-Input Injection-Locked Oscillator for Autonomous WBSNs},
  pages = {546-553},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2012.2189029},
  author = {Kwan Wai Li and Ka Nang Leung and Lincoln Lai Kan Leung}
}
@article{journals/tvlsi/TuunaZIT08,
  title = {Modeling of On-Chip Bus Switching Current and Its Impact on Noise in Power Supply Grid},
  pages = {766-770},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000258},
  author = {Sampo Tuuna and Li-Rong Zheng and Jouni Isoaho and Hannu Tenhunen}
}
@article{journals/tvlsi/BeauchampHUH08,
  title = {Architectural Modifications to Enhance the Floating-Point Performance of FPGAs},
  pages = {177-187},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912041},
  author = {Michael J. Beauchamp and Scott Hauck and Keith D. Underwood and K. Scott Hemmert}
}
@article{journals/tvlsi/CarloGPRT15,
  title = {SA-FEMIP: A Self-Adaptive Features Extractor and Matcher IP-Core Based on Partially Reconfigurable FPGAs for Space Applications},
  pages = {2198-2208},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2357181},
  author = {Stefano Di Carlo and Giulio Gambardella and Paolo Prinetto and Daniele Rolfo and Pascal Trotta}
}
@article{journals/tvlsi/ChengHHJ12,
  title = {An All-Digital Clock Synchronization Buffer With One Cycle Dynamic Synchronizing},
  pages = {1818-1827},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2166092},
  author = {Kuo-Hsing Cheng and Kai-Wei Hong and Chi-Fa Hsu and Bo-Qian Jiang}
}
@article{journals/tvlsi/ChongP11,
  title = {Configurable Multimode Embedded Floating-Point Units for FPGAs},
  pages = {2033-2044},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2072996},
  author = {Yee Jern Chong and Sri Parameswaran}
}
@article{journals/tvlsi/HsiaoC06,
  title = {Wake-Up Logic Optimizations Through Selective Match and Wakeup Range Limitation},
  pages = {1089-1102},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884150},
  author = {K.-S. Hsiao and C.-H. Chen}
}
@article{journals/tvlsi/LiFA07,
  title = {Characterizing Multistage Nonlinear Drivers and Variability for Accurate Timing and Noise Analysis},
  pages = {1205-1214},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2007.904100},
  author = {Peng Li and Zhuo Feng and Emrah Acar}
}
@article{journals/tvlsi/StrolloNC00,
  title = {Analysis of power dissipation in double edge-triggered flip-flops},
  pages = {624-629},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894168},
  author = {Antonio G. M. Strollo and Ettore Napoli and C. Cimino}
}
@article{journals/tvlsi/KongJJHCKP14,
  title = {Low-Complexity Low-Latency Architecture for Matching of Data Encoded With Hard Systematic Error-Correcting Codes},
  pages = {1648-1652},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2276076},
  author = {Byeong Yong Kong and Jihyuck Jo and Hyewon Jeong and Mina Hwang and Soyoung Cha and Bongjin Kim and In-Cheol Park}
}
@article{journals/tvlsi/HazariN11,
  title = {On the Use of Simple Electrical Circuit Techniques for Performance Modeling and Optimization in VLSI Systems},
  pages = {1861-1873},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2060502},
  author = {Gautam Hazari and H. Narayanan}
}
@article{journals/tvlsi/AlmukhaizimSLM09,
  title = {Soft-Error Tolerance and Mitigation in Asynchronous Burst-Mode Circuits},
  pages = {869-882},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2014381},
  author = {Sobeeh Almukhaizim and Feng Shi and Eric Love and Yiorgos Makris}
}
@article{journals/tvlsi/GalliT04,
  title = {A design methodology for networks of online modules and its application to the Levinson-Durbin algorithm},
  pages = {52-66},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  author = {R. Galli and Alexandre F. Tenca}
}
@article{journals/tvlsi/WangTLH04,
  title = {A 4-kB 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and high-VTHP latches},
  pages = {901-909},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.833669},
  author = {Chua-Chin Wang and Yih-Long Tseng and Hon-Yuan Leo and Ron Hu}
}
@article{journals/tvlsi/ChoiSC94,
  title = {A Gaussian synapse circuit for analog VLSI neural networks},
  pages = {129-133},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273156},
  author = {Joongho Choi and Bing J. Sheu and Josephine C.-F. Chang}
}
@article{journals/tvlsi/ChenYGWS12,
  title = {Rank Metric Decoder Architectures for Random Linear Network Coding With Error Control},
  pages = {296-309},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2096239},
  author = {Ning Chen and Zhiyuan Yan and Maximilien Gadouleau and Ying Wang and Bruce W. Suter}
}
@article{journals/tvlsi/DegnanMH16,
  title = {Assessing Trends in Performance per Watt for Signal Processing Applications},
  pages = {58-66},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2392942},
  author = {Brian P. Degnan and Bo Marr and Jennifer Hasler}
}
@article{journals/tvlsi/NikdastXDWWWW15,
  title = {Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint},
  pages = {156-169},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2300534},
  author = {Mahdi Nikdast and Jiang Xu and Luan H. K. Duong and Xiaowen Wu and Zhehui Wang and Xuan Wang and Zhe Wang}
}
@article{journals/tvlsi/KilGK08,
  title = {A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting},
  pages = {456-465},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.915455},
  author = {Jonggab Kil and Jie Gu and Chris H. Kim}
}
@article{journals/tvlsi/HwangKK13,
  title = {Timing Yield Slack for Timing Yield-Constrained Optimization and Its Application to Statistical Leakage Minimization},
  pages = {1783-1796},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2220792},
  author = {Eun Ju Hwang and Wook Kim and Young Hwan Kim}
}
@article{journals/tvlsi/ShaerLA00,
  title = {Partitioning algorithm to enhance pseudoexhaustive testing of digital VLSI circuits},
  pages = {750-754},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902271},
  author = {Bassam Shaer and David L. Landis and Sami A. Al-Arian}
}
@article{journals/tvlsi/HeZFCZG14,
  title = {High-Performance H.264/AVC Intra-Prediction Architecture for Ultra High Definition Video Applications},
  pages = {76-89},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2235090},
  author = {Gang He and Dajiang Zhou and Wei Fei and Zhixiang Chen and Jinjia Zhou and Satoshi Goto}
}
@article{journals/tvlsi/ShinHKC07,
  title = {Supply Switching With Ground Collapse: Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits},
  pages = {758-766},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899228},
  author = {Youngsoo Shin and Sewan Heo and Hyung-Ock Kim and Jung Yun Choi}
}
@article{journals/tvlsi/CoumeriT00,
  title = {Memory modeling for system synthesis},
  pages = {327-334},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845898},
  author = {Sari L. Coumeri and Donald E. Thomas}
}
@article{journals/tvlsi/HanW14,
  title = {Characterization of the Proximity Effect From Tungsten TSVs on 130-nm CMOS Devices in 3-D ICs},
  pages = {2025-2029},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2279639},
  author = {Sangwook Han and David D. Wentzloff}
}
@article{journals/tvlsi/LiBC07,
  title = {A System Level Energy Model and Energy-Quality Evaluation for Integrated Transceiver Front-Ends},
  pages = {90-103},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2007.891095},
  author = {Ye Li and Bertan Bakkaloglu and Chaitali Chakrabarti}
}
@article{journals/tvlsi/ZhaoEA13,
  title = {High-Efficiency Customized Coarse-Grained Dynamically Reconfigurable Architecture for JPEG2000},
  pages = {2343-2348},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2230034},
  author = {Xin Zhao and Ahmet T. Erdogan and Tughrul Arslan}
}
@article{journals/tvlsi/MaslovDM05,
  title = {Synthesis of Fredkin-Toffoli reversible networks},
  pages = {765-769},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844284},
  author = {Dmitri Maslov and Gerhard W. Dueck and D. Michael Miller}
}
@article{journals/tvlsi/SehgalIC04,
  title = {SOC test planning using virtual test access architectures},
  pages = {1263-1276},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.834228},
  author = {Anuja Sehgal and Vikram Iyengar and Krishnendu Chakrabarty}
}
@article{journals/tvlsi/LinO94,
  title = {A fault-tolerant permutation network modulo arithmetic processor},
  pages = {312-319},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311640},
  author = {Ming-Bo Lin and A. Yavuz Oruç}
}
@article{journals/tvlsi/Khomenko09,
  title = {Efficient Automatic Resolution of Encoding Conflicts Using STG Unfoldings},
  pages = {855-868},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2012156},
  author = {Victor Khomenko}
}
@article{journals/tvlsi/ShihCCH15,
  title = {An Ultralow Power Multirate FSK Demodulator With Digital-Assisted Calibrated Delay-Line Based Phase Shifter for High-Speed Biomedical Zero-IF Receivers},
  pages = {98-106},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2013.2297834},
  author = {Horng-Yuan Shih and Chun-Fan Chen and Yu-Chuan Chang and Yu-Wei Hu}
}
@article{journals/tvlsi/ChabiniW04,
  title = {Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling},
  pages = {573-589},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827569},
  author = {Noureddine Chabini and Wayne Wolf}
}
@article{journals/tvlsi/ManzakC03,
  title = {Variable voltage task scheduling algorithms for minimizing energy/power},
  pages = {270-276},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810801},
  author = {Ali Manzak and Chaitali Chakrabarti}
}
@article{journals/tvlsi/YangLCL15,
  title = {An MPCN-Based BCH Codec Architecture With Arbitrary Error Correcting Capability},
  pages = {1235-1244},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2338309},
  author = {Chi-Heng Yang and Yi-Min Lin and Hsie-Chia Chang and Chen-Yi Lee}
}
@article{journals/tvlsi/BurlesonKNRSWW99,
  title = {The spring scheduling coprocessor: a scheduling accelerator},
  pages = {38-47},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748199},
  author = {Wayne P. Burleson and Jason Ko and Douglas Niehaus and Krithi Ramamritham and John A. Stankovic and Gary Wallace and Charles C. Weems}
}
@article{journals/tvlsi/BonziniP08,
  title = {Recurrence-Aware Instruction Set Selection for Extensible Embedded Processors},
  pages = {1259-1267},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2001863},
  author = {Paolo Bonzini and Laura Pozzi}
}
@article{journals/tvlsi/MuDCLPZW14,
  title = {Orchestrating Cache Management and Memory Scheduling for GPGPU Applications},
  pages = {1803-1814},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278025},
  author = {Shuai Mu and Yangdong Deng and Yubei Chen and Huaiming Li and Jianming Pan and Wenjun Zhang and Zhihua Wang}
}
@article{journals/tvlsi/YuY15,
  title = {Area-Efficient 128- to 2048/1536-Point Pipeline FFT Processor for LTE and Mobile WiMAX Systems},
  pages = {1793-1800},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2350017},
  author = {Chu Yu and Mao-Hsu Yen}
}
@article{journals/tvlsi/ParkOGKS15,
  title = {Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma-Delta Modulators},
  pages = {1920-1930},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2353058},
  author = {Chang-Joon Park and Marvin Onabajo and Hemasundar Mohan Geddada and Aydin Ilker Karsilayan and José Silva-Martínez}
}
@article{journals/tvlsi/WuuV93,
  title = {A design of a fast and area efficient multi-input Muller C-element},
  pages = {215-219},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238414},
  author = {T.-Y. Wuu and Sarma B. K. Vrudhula}
}
@article{journals/tvlsi/GoodB10,
  title = {692-nW Advanced Encryption Standard (AES) on a 0.13-mum CMOS},
  pages = {1753-1757},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2025952},
  author = {Tim Good and Mohammed Benaissa}
}
@article{journals/tvlsi/AhmedM12,
  title = {Analysis and On-Chip Monitoring of Gate Oxide Breakdown in SRAM Cells},
  pages = {855-864},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2119500},
  author = {Fahad Ahmed and Linda Milor}
}
@article{journals/tvlsi/JainCPA14,
  title = {Asymmetric Aging: Introduction and Solution for Power-Managed Mixed-Signal SoCs},
  pages = {691-695},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2251022},
  author = {Palkesh Jain and Frank Cano and Bapana Pudi and N. V. Arvind}
}
@article{journals/tvlsi/JiangP12,
  title = {Scalable Packet Classification on FPGA},
  pages = {1668-1680},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2162112},
  author = {Weirong Jiang and Viktor K. Prasanna}
}
@article{journals/tvlsi/Dutta01,
  title = {Architecture and design of NX-2700: a programmable single-chip HDTV all-format-decode-and-display processor},
  pages = {313-328},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924054},
  author = {S. Dutta}
}
@article{journals/tvlsi/OmanaMMT11,
  title = {Low-Cost Dynamic Compensation Scheme for Local Clocks of Next Generation High Performance Microprocessors},
  pages = {2322-2325},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2085021},
  author = {Martin Omaña and Cecilia Metra and T. M. Mak and Simon Tam}
}
@article{journals/tvlsi/KahngLPS12,
  title = {ORION 2.0: A Power-Area Simulator for Interconnection Networks},
  pages = {191-196},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2091686},
  author = {Andrew B. Kahng and Bin Li and Li-Shiuan Peh and Kambiz Samadi}
}
@article{journals/tvlsi/TengT15,
  title = {ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design},
  pages = {2519-2530},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2385835},
  author = {Ying Teng and Baris Taskin}
}
@article{journals/tvlsi/XiangP15,
  title = {Run-Time Management for Multicore Embedded Systems With Energy Harvesting},
  pages = {2876-2889},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2381658},
  author = {Yi Xiang and Sudeep Pasricha}
}
@article{journals/tvlsi/Rakhmatov08,
  title = {Energy Budget Approximations for Battery-Powered Systems With a Fixed Schedule of Active Intervals},
  pages = {985-998},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000725},
  author = {Daler N. Rakhmatov}
}
@article{journals/tvlsi/LiMCDMSMJVSS12,
  title = {Reliability Modeling and Management of Nanophotonic On-Chip Networks},
  pages = {98-111},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2089072},
  author = {Zheng Li and Moustafa Mohamed and Xi Chen and Eric Dudley and Ke Meng and Li Shang and Alan Rolf Mickelson and Russ Joseph and Manish Vachharajani and Brian Schwartz and Yihe Sun}
}
@article{journals/tvlsi/KirovskiPG00,
  title = {Cut-based functional debugging for programmable systems-on-chip},
  pages = {40-51},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820760},
  author = {Darko Kirovski and Miodrag Potkonjak and Lisa M. Guerra}
}
@article{journals/tvlsi/KumarKS08,
  title = {Body Bias Voltage Computations for Process and Temperature Compensation},
  pages = {249-262},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.912137},
  author = {Sanjay V. Kumar and Chris H. Kim and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/ChenSAGNY09,
  title = {Passivity Compensation Algorithm for Method-of-Characteristics-Based Multiconductor Transmission Line Interconnect Macromodels},
  pages = {1061-1072},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2019795},
  author = {Changzhong Chen and Dharmendra Saraswat and Ramachandra Achar and Emad Gad and Michel S. Nakhla and Mustapha Chérif-Eddine Yagoub}
}
@article{journals/tvlsi/HuangH11,
  title = {ADC/DAC Loopback Linearity Testing by DAC Output Offsetting and Scaling},
  pages = {1765-1774},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2063443},
  author = {Xuan-Lun Huang and Jiun-Lang Huang}
}
@article{journals/tvlsi/BanerjeeC15a,
  title = {Automatic Test Stimulus Generation for Diagnosis of RF Transceivers Using Model Parameter Estimation},
  pages = {3114-3118},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2385863},
  author = {Aritra Banerjee and Abhijit Chatterjee}
}
@article{journals/tvlsi/SalehiSNAPF11,
  title = {Dynamic Voltage and Frequency Scheduling for Embedded Processors Considering Power/Performance Tradeoffs},
  pages = {1931-1935},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2057520},
  author = {Mostafa E. Salehi and Mehrzad Samadi and Mehrdad Najibi and Ali Afzali-Kusha and Massoud Pedram and Sied Mehdi Fakhraie}
}
@article{journals/tvlsi/SasakiKN09,
  title = {Energy-Efficient Dynamic Instruction Scheduling Logic Through Instruction Grouping},
  pages = {848-852},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2013397},
  author = {Hiroshi Sasaki and Masaaki Kondo and Hiroshi Nakamura}
}
@article{journals/tvlsi/HungW14,
  title = {Incremental Trace-Buffer Insertion for FPGA Debug},
  pages = {850-863},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2255071},
  author = {Eddie Hung and Steven J. E. Wilton}
}
@article{journals/tvlsi/ShibataONS15,
  title = {An STM-16 Frame Termination VLSI With 2.5-Gb/s/Pin Input/Output Buffers: High-Speed and Low-Power Multi-𝕍DD CMOS/SIMOX Techniques},
  pages = {1089-1102},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2333589},
  author = {Nobutaro Shibata and Yusuke Ohtomo and Mika Nishisaka and Yasuhiro Sato}
}
@article{journals/tvlsi/RanM06a,
  title = {Via-Configurable Routing Architectures and Fast Design Mappability Estimation for Regular Fabrics},
  pages = {998-1009},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884051},
  author = {Yajun Ran and Malgorzata Marek-Sadowska}
}
@article{journals/tvlsi/WangM12a,
  title = {Applying Effective Dynamic Frequency Scaling Method in Contactless Smart Card},
  pages = {1828-1834},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2164560},
  author = {Mingyu Wang and Hao Min}
}
@article{journals/tvlsi/LiuYTZ14,
  title = {Integrated Algorithm for 3-D IC Through-Silicon Via Assignment},
  pages = {655-666},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2246876},
  author = {Xiaodong Liu and Gary K. Yeap and Jun Tao and Xuan Zeng}
}
@article{journals/tvlsi/JinT07,
  title = {Low-Power Limited-Search Parallel State Viterbi Decoder Implementation Based on Scarce State Transition},
  pages = {1172-1176},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.903957},
  author = {Jie Jin and Chi-Ying Tsui}
}
@article{journals/tvlsi/WangW10,
  title = {Modeling of Distributed RLC Interconnect and Transmission Line via Closed Forms and Recursive Algorithms},
  pages = {119-130},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2008439},
  author = {Sheng-Guo Wang and Ben Wang}
}
@article{journals/tvlsi/SuyamaYSN01,
  title = {Solving satisfiability problems using reconfigurable computing},
  pages = {109-116},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920826},
  author = {Takayuki Suyama and Makoto Yokoo and Hiroshi Sawada and Akira Nagoya}
}
@article{journals/tvlsi/XuC11,
  title = {Fast Waveform Estimation (FWE) for Timing Analysis},
  pages = {846-856},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2041801},
  author = {Jingye Xu and Masud H. Chowdhury}
}
@article{journals/tvlsi/HuangML14,
  title = {Design of a Low-Voltage Low-Dropout Regulator},
  pages = {1308-1313},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2265499},
  author = {Chung-Hsun Huang and Ying-Ting Ma and Wei-Chen Liao}
}
@article{journals/tvlsi/JakushokasF13,
  title = {Power Network Optimization Based on Link Breaking Methodology},
  pages = {983-987},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2201186},
  author = {Renatas Jakushokas and Eby G. Friedman}
}
@article{journals/tvlsi/ChandramouliS04,
  title = {Multimode power modeling and maximum-likelihood estimation},
  pages = {1244-1248},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836319},
  author = {Ramamurti Chandramouli and Vamsi K. Srikantam}
}
@article{journals/tvlsi/BurnsBKY11,
  title = {Security Evaluation of Balanced 1-of- n Circuits},
  pages = {2135-2139},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2064793},
  author = {Frank P. Burns and Alexandre V. Bystrov and Albert Koelmans and Alexandre Yakovlev}
}
@article{journals/tvlsi/ChoLKE14,
  title = {High Fill Factor Low-Voltage CMOS Image Sensor Based on Time-to-Threshold PWM VLSI Architecture},
  pages = {1548-1556},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2275161},
  author = {Kyoung-Rok Cho and Sang-Jin Lee and Omid Kavehei and Kamran Eshraghian}
}
@article{journals/tvlsi/WiltonRV01,
  title = {Structural analysis and generation of synthetic digital circuits with memory},
  pages = {223-226},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920838},
  author = {Steven J. E. Wilton and Jonathan Rose and Zvonko G. Vranesic}
}
@article{journals/tvlsi/WangHZFLL015,
  title = {Economizing TSV Resources in 3-D Network-on-Chip Design},
  pages = {493-506},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2311835},
  author = {Ying Wang and Yinhe Han and Lei Zhang and Binzhang Fu and Cheng Liu and Huawei Li and Xiaowei Li 0001}
}
@article{journals/tvlsi/ZhangB10,
  title = {Compressive Acquisition CMOS Image Sensor: From the Algorithm to Hardware Implementation},
  pages = {490-500},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011489},
  author = {Milin Zhang and Amine Bermak}
}
@article{journals/tvlsi/ShiueLJL14,
  title = {Design and Implementation of Power-Efficient K-Best MIMO Detector for Configurable Antennas},
  pages = {2418-2422},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2288574},
  author = {Muh-Tian Shiue and Syu-Siang Long and Chin-Kuo Jao and Shih-Kun Lin}
}
@article{journals/tvlsi/LiuYPLW15,
  title = {Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures},
  pages = {2581-2594},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2371854},
  author = {Dajiang Liu and Shouyi Yin and Yu Peng and Leibo Liu and Shaojun Wei}
}
@article{journals/tvlsi/ChenZX07,
  title = {Relaxed K-Best MIMO Signal Detector Design and VLSI Implementation},
  pages = {328-337},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.893621},
  author = {Sizhong Chen and Tong Zhang 0002 and Yan Xin 0001}
}
@article{journals/tvlsi/RossiCOMC09,
  title = {Accurate Linear Model for SET Critical Charge Estimation},
  pages = {1161-1166},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2020391},
  author = {Daniele Rossi and José Manuel Cazeaux and Martin Omaña and Cecilia Metra and Abhijit Chatterjee}
}
@article{journals/tvlsi/Yoon04,
  title = {Sequence-switch coding for low-power data transmission},
  pages = {1381-1385},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837995},
  author = {Myungchul Yoon}
}
@article{journals/tvlsi/ManthenaDBY12,
  title = {A Low-Power Single-Phase Clock Multiband Flexible Divider},
  pages = {376-380},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2100052},
  author = {Manthena Vamshi Krishna and Manh Anh Do and Chirn Chye Boon and Kiat Seng Yeo}
}
@article{journals/tvlsi/PantDC98,
  title = {Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits},
  pages = {538-545},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736125},
  author = {P. Pant and Vivek K. De and A. Chatterjee}
}
@article{journals/tvlsi/LinB08,
  title = {A Design-Specific and Thermally-Aware Methodology for Trading-Off Power and Performance in Leakage-Dominant CMOS Technologies},
  pages = {1488-1498},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2001060},
  author = {Sheng-Chih Lin and Kaustav Banerjee}
}
@article{journals/tvlsi/DeHonR04,
  title = {Design of FPGA interconnect for multilevel metallization},
  pages = {1038-1050},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827562},
  author = {André DeHon and Raphael Rubin}
}
@article{journals/tvlsi/AshoueiCS10,
  title = {Post-Manufacture Tuning for Nano-CMOS Yield Recovery Using Reconfigurable Logic},
  pages = {675-679},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2014559},
  author = {Maryam Ashouei and Abhijit Chatterjee and Adit D. Singh}
}
@article{journals/tvlsi/HongCF14,
  title = {14 GSps Four-Bit Noninterleaved Data Converter Pair in 90 nm CMOS With Built-In Eye Diagram Testability},
  pages = {1238-1247},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2270362},
  author = {Hao-Chiao Hong and Yung-Shun Chen and Wei-Chieh Fang}
}
@article{journals/tvlsi/LoghiAP09,
  title = {Tag Overflow Buffering: Reducing Total Memory Energy by Reduced-Tag Matching},
  pages = {728-732},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2016720},
  author = {Mirko Loghi and Paolo Azzoni and Massimo Poncino}
}
@article{journals/tvlsi/KermaniR11,
  title = {A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields},
  pages = {85-91},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2031651},
  author = {Mehran Mozaffari Kermani and Arash Reyhani-Masoleh}
}
@article{journals/tvlsi/GogniatWBDBV08,
  title = {Reconfigurable Hardware for High-Security/ High-Performance Embedded Systems: The SAFES Perspective},
  pages = {144-155},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912030},
  author = {Guy Gogniat and Tilman Wolf and Wayne P. Burleson and Jean-Philippe Diguet and Lilian Bossuet and Romain Vaslin}
}
@article{journals/tvlsi/DuarteVI02,
  title = {A clock power model to evaluate impact of architectural and technology optimizations},
  pages = {844-855},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808433},
  author = {D. E. Duarte and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@article{journals/tvlsi/SarwateS01,
  title = {High-speed architectures for Reed-Solomon decoders},
  pages = {641-655},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953498},
  author = {Dilip V. Sarwate and Naresh R. Shanbhag}
}
@article{journals/tvlsi/ChenC07,
  title = {A Low-Power Multiplier With the Spurious Power Suppression Technique},
  pages = {846-850},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899242},
  author = {Kuan-Hung Chen and Yuan-Sun Chu}
}
@article{journals/tvlsi/Aguado-RuizLLR14,
  title = {Power Efficient Class AB Op-Amps With High and Symmetrical Slew Rate},
  pages = {943-947},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2256946},
  author = {Jesús Aguado Ruiz and Antonio J. López-Martín and Javier López-Lemus and Jaime Ramírez-Angulo}
}
@article{journals/tvlsi/YangKNKLLHLHPK00,
  title = {MetaCore: an application-specific programmable DSP development system},
  pages = {173-183},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831437},
  author = {Jin-Hyuk Yang and Byoung-Woon Kim and Sang-Joon Nam and Young-Su Kwon and Dae-Hyun Lee and Jong-Yeol Lee and Chan-Soo Hwang and Yong Hoon Lee and Seung Ho Hwang and In-Cheol Park and Chong-Min Kyung}
}
@article{journals/tvlsi/KaraklajicSV13,
  title = {Hardware Designer's Guide to Fault Attacks},
  pages = {2295-2306},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2231707},
  author = {Dusko Karaklajic and Jörn-Marc Schmidt and Ingrid Verbauwhede}
}
@article{journals/tvlsi/ChangKL02,
  title = {Cycle-accurate energy measurement and characterization with a case study of the ARM7TDMI [microprocessors]},
  pages = {146-154},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994992},
  author = {Naehyuck Chang and Kwanho Kim and Hyung Gyu Lee}
}
@article{journals/tvlsi/TawfikK09,
  title = {Low Power and High Speed Multi Threshold Voltage Interface Circuits},
  pages = {638-645},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.2006793},
  author = {Sherif A. Tawfik and Volkan Kursun}
}
@article{journals/tvlsi/BhaumikC10,
  title = {New Architectural Design of CA-Based Codec},
  pages = {1139-1144},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2020396},
  author = {Jaydeb Bhaumik and Dipanwita Roy Chowdhury}
}
@article{journals/tvlsi/AnisAE02,
  title = {Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies},
  pages = {71-78},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994977},
  author = {Mohab Anis and Mohamed W. Allam and Mohamed I. Elmasry}
}
@article{journals/tvlsi/OzevO04,
  title = {Design of concurrent test Hardware for Linear analog circuits with constrained hardware overhead},
  pages = {756-765},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827597},
  author = {Sule Ozev and Alex Orailoglu}
}
@article{journals/tvlsi/TrippGH08,
  title = {A Case Study of Hardware/Software Partitioning of Traffic Simulation on the Cray XD1},
  pages = {66-74},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912126},
  author = {Justin L. Tripp and Maya Gokhale and Anders A. Hansson}
}
@article{journals/tvlsi/BhattacharyaR11,
  title = {Placement for Immunity of Transient Faults in Cell-Based Design of Nanometer Circuits},
  pages = {918-923},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2040295},
  author = {Koustav Bhattacharya and N. Ranganathan}
}
@article{journals/tvlsi/RossiOMP15,
  title = {Impact of Bias Temperature Instability on Soft Error Susceptibility},
  pages = {743-751},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2320307},
  author = {Daniele Rossi and Martin Omaña and Cecilia Metra and Alessandro Paccagnella}
}
@article{journals/tvlsi/LoL14,
  title = {1-V 365-µW 2.5-MHz Channel Selection Filter for 3G Wireless Receiver in 55-nm CMOS},
  pages = {1164-1169},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2260187},
  author = {Tien-Yu Lo and Chi-Hsiang Lo}
}
@article{journals/tvlsi/McGregorL03,
  title = {Architectural techniques for accelerating subword permutations with repetitions},
  pages = {325-335},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812318},
  author = {John Patrick McGregor and Ruby B. Lee}
}
@article{journals/tvlsi/DingHT13,
  title = {Cell-Based Process Resilient Multiphase Clock Generation},
  pages = {2348-2352},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2230347},
  author = {Ruo-Ting Ding and Shi-Yu Huang and Chao-Wen Tzeng}
}
@article{journals/tvlsi/SinghK03,
  title = {Fault-sensitivity analysis and reliability enhancement of analog-to-digital converters},
  pages = {839-852},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812376},
  author = {Mandeep Singh and Israel Koren}
}
@article{journals/tvlsi/BahukudumbiC09,
  title = {Power Management Using Test-Pattern Ordering for Wafer-Level Test During Burn-In},
  pages = {1730-1741},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2006679},
  author = {Sudarshan Bahukudumbi and Krishnendu Chakrabarty}
}
@article{journals/tvlsi/WangLHY15,
  title = {A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT},
  pages = {973-977},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2319335},
  author = {Ze-ke Wang and Xue Liu and Bingsheng He and Feng Yu}
}
@article{journals/tvlsi/LeePP08,
  title = {GOP-Level Dynamic Thermal Management in MPEG-2 Decoding},
  pages = {662-672},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000251},
  author = {Wonbok Lee and Kimish Patel and Massoud Pedram}
}
@article{journals/tvlsi/DebonoMM02,
  title = {On the design of low-voltage, low-power CMOS analog multipliers for RF applications},
  pages = {168-174},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994995},
  author = {Carl James Debono and Franco Maloberti and Joseph Micallef}
}
@article{journals/tvlsi/RamprasadSH99a,
  title = {Information-theoretic bounds on average signal transition activity [VLSI systems]},
  pages = {359-368},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.784097},
  author = {Sumant Ramprasad and Naresh R. Shanbhag and Ibrahim N. Hajj}
}
@article{journals/tvlsi/Van02,
  title = {A new 2-D systolic digital filter architecture without global broadcast},
  pages = {477-486},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800531},
  author = {L.-D. Van}
}
@article{journals/tvlsi/MassoudW02,
  title = {Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit crosstalk},
  pages = {286-291},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043331},
  author = {Yehia Massoud and Jacob K. White}
}
@article{journals/tvlsi/KimSC05,
  title = {Pipelining with common operands for power-efficient linear systems},
  pages = {1023-1034},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857146},
  author = {Daehong Kim and Dongwan Shin and Kiyoung Choi}
}
@article{journals/tvlsi/LeeHC13,
  title = {Board- and Chip-Aware Package Wire Planning},
  pages = {1377-1387},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2212288},
  author = {Ren-Jie Lee and Hsin-Wu Hsu and Hung-Ming Chen}
}
@article{journals/tvlsi/BowmanASW09,
  title = {Impact of Die-to-Die and Within-Die Parameter Variations on the Clock Frequency and Throughput of Multi-Core Processors},
  pages = {1679-1690},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2006057},
  author = {Keith A. Bowman and Alaa R. Alameldeen and Srikanth T. Srinivasan and Chris Wilkerson}
}
@article{journals/tvlsi/KoKN11,
  title = {Design-for-Debug Architecture for Distributed Embedded Logic Analysis},
  pages = {1380-1393},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2050501},
  author = {Ho Fai Ko and Adam B. Kinsman and Nicola Nicolici}
}
@article{journals/tvlsi/HanWHYZ13,
  title = {Parallelization of Radix-2 Montgomery Multiplication on Multicore Platform},
  pages = {2325-2330},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2228677},
  author = {Jun Han and Shuai Wang and Wei Huang and Zhiyi Yu and Xiaoyang Zeng}
}
@article{journals/tvlsi/JungB98,
  title = {Efficient VLSI for Lempel-Ziv compression in wireless data communication networks},
  pages = {475-483},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711318},
  author = {Bongjin Jung and Wayne P. Burleson}
}
@article{journals/tvlsi/ChangC08,
  title = {Design Migration From Peripheral ASIC Design to Area-I/O Flip-Chip Design by Chip I/O Planning and Legalization},
  pages = {108-112},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912202},
  author = {C.-Y. Chang and H.-M. Chen}
}
@article{journals/tvlsi/ShaerAL00,
  title = {Partitioning sequential circuits for pseudoexhaustive testing},
  pages = {534-541},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894159},
  author = {Bassam Shaer and Sami A. Al-Arian and David L. Landis}
}
@article{journals/tvlsi/ConstantinidesCL05,
  title = {Optimum and heuristic synthesis of multiple word-length architectures},
  pages = {39-57},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840398},
  author = {George A. Constantinides and Peter Y. K. Cheung and Wayne Luk}
}
@article{journals/tvlsi/ChenZ08,
  title = {Fast Estimation of Timing Yield Bounds for Process Variations},
  pages = {241-248},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.915398},
  author = {Ruiming Chen and Hai Zhou}
}
@article{journals/tvlsi/HamzaogluYKZNBSD02,
  title = {Analysis of dual-VT SRAM cells with full-swing single-ended bit line sensing for on-chip cache},
  pages = {91-95},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994983},
  author = {Fatih Hamzaoglu and Yibin Ye and Ali Keshavarzi and Kevin Zhang and Siva Narendra and Shekhar Borkar and Mircea R. Stan and Vivek De}
}
@article{journals/tvlsi/NemethMJH11,
  title = {Location Cache Design and Performance Analysis for Chip Multiprocessors},
  pages = {104-117},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2028429},
  author = {Jason Nemeth and Rui Min and Wen-Ben Jone and Yiming Hu}
}
@article{journals/tvlsi/WangSHWH10,
  title = {Single- and Multi-core Configurable AES Architectures for Flexible Security},
  pages = {541-552},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2013231},
  author = {Mao-Yin Wang and Chih-Pin Su and Chia-Lung Horng and Cheng-Wen Wu and Chih-Tsun Huang}
}
@article{journals/tvlsi/ToalMSY09,
  title = {Design and Implementation of a Field Programmable CRC Circuit Architecture},
  pages = {1142-1147},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2008741},
  author = {Ciaran Toal and Kieran McLaughlin and Sakir Sezer and Xin Yang}
}
@article{journals/tvlsi/KumarS07,
  title = {VLSI-Efficient Scheme and FPGA Realization for Robotic Mapping in a Dynamic Environment},
  pages = {118-123},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2007.891100},
  author = {P. Rajesh Kumar and K. Sridharan}
}
@article{journals/tvlsi/WangHLC08,
  title = {A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic},
  pages = {594-598},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.917561},
  author = {Chua-Chin Wang and Chi-Chun Huang and Ching-Li Lee and Tsai-Wen Cheng}
}
@article{journals/tvlsi/DengC13a,
  title = {A SET/MOS Hybrid Multiplier Using Frequency Synthesis},
  pages = {1738-1742},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2218264},
  author = {Guoqing Deng and Chunhong Chen}
}
@article{journals/tvlsi/ChenBW11,
  title = {A CMOS Image Sensor With On-Chip Image Compression Based on Predictive Boundary Adaptation and Memoryless QTD Algorithm},
  pages = {538-547},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2038388},
  author = {Shoushun Chen and Amine Bermak and Yan Wang}
}
@article{journals/tvlsi/HaoSTT13,
  title = {Symbolic Moment Computation for Statistical Analysis of Large Interconnect Networks},
  pages = {944-957},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2197835},
  author = {Zhigang Hao and Guoyong Shi and Sheldon X.-D. Tan and Esteban Tlelo-Cuautle}
}
@article{journals/tvlsi/PasrichaDBB06,
  title = {FABSYN: floorplan-aware bus architecture synthesis},
  pages = {241-253},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.871763},
  author = {Sudeep Pasricha and Nikil D. Dutt and Elaheh Bozorgzadeh and Mohamed Ben-Romdhane}
}
@article{journals/tvlsi/ChenCL11,
  title = {High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree},
  pages = {709-714},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2037968},
  author = {Yuan-Ho Chen and Tsin-Yuan Chang and Chung-Yi Li}
}
@article{journals/tvlsi/PasrichaPKD10,
  title = {CAPPS: A Framework for Power-Performance Tradeoffs in Bus-Matrix-Based On-Chip Communication Architecture Synthesis},
  pages = {209-221},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2009304},
  author = {Sudeep Pasricha and Young-Hwan Park and Fadi J. Kurdahi and Nikil D. Dutt}
}
@article{journals/tvlsi/TsaiDVI04,
  title = {Characterization and modeling of run-time techniques for leakage power reduction},
  pages = {1221-1233},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836315},
  author = {Yuh-Fang Tsai and D. E. Duarte and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@article{journals/tvlsi/AcarO07,
  title = {Go/No-Go Testing of VCO Modulation RF Transceivers Through the Delayed-RF Setup},
  pages = {37-47},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2007.891082},
  author = {Erkan Acar and Sule Ozev}
}
@article{journals/tvlsi/AlimohammadFCS08,
  title = {A Compact and Accurate Gaussian Variate Generator},
  pages = {517-527},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.917552},
  author = {Amirhossein Alimohammad and Saeed Fouladi Fard and Bruce F. Cockburn and Christian Schlegel}
}
@article{journals/tvlsi/KimCYHJC12,
  title = {A Hierarchical Self-Repairing Architecture for Fast Fault Recovery of Digital Systems Inspired From Paralogous Gene Regulatory Circuits},
  pages = {2315-2328},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2176544},
  author = {Sokehwan Kim and Hyunho Chu and Isaak Yang and Sanghoon Hong and Sung Hoon Jung and Kwang-Hyun Cho}
}
@article{journals/tvlsi/LiYWSPZ12,
  title = {Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction},
  pages = {1346-1350},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2154369},
  author = {Li Li 0003 and Bo Yuan and Zhongfeng Wang and Jin Sha and Hongbing Pan and Weishan Zheng}
}
@article{journals/tvlsi/YangT13,
  title = {Improved Trace Buffer Observation via Selective Data Capture Using 2-D Compaction for Post-Silicon Debug},
  pages = {320-328},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2183399},
  author = {Joon-Sung Yang and Nur A. Touba}
}
@article{journals/tvlsi/ChenSM13,
  title = {Reconfigurable Accelerator for the Word-Matching Stage of BLASTN},
  pages = {659-669},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2196060},
  author = {Yupeng Chen and Bertil Schmidt and Douglas L. Maskell}
}
@article{journals/tvlsi/AlupoaeiK04,
  title = {Ant colony system application to macrocell overlap removal},
  pages = {1118-1123},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.832926},
  author = {Stelian Alupoaei and Srinivas Katkoori}
}
@article{journals/tvlsi/OhlendorfMWH08,
  title = {A Processing Path Dispatcher in Network Processor MPSoCs},
  pages = {1335-1345},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2002048},
  author = {Rainer Ohlendorf and Michael Meitinger and Thomas Wild and Andreas Herkersdorf}
}
@article{journals/tvlsi/NielsenNSB94,
  title = {Low-power operation using self-timed circuits and adaptive scaling of the supply voltage},
  pages = {391-397},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335008},
  author = {Lars Skovby Nielsen and C. Niessen and Jens Sparsø and Kees van Berkel}
}
@article{journals/tvlsi/NdaiGR10,
  title = {A Scalable Circuit-Architecture Co-Design to Improve Memory Yield for High-Performance Processors},
  pages = {1209-1219},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2022628},
  author = {Patrick Ndai and Ashish Goel and Kaushik Roy}
}
@article{journals/tvlsi/ThibeaultH11,
  title = {CDelta IDDQ : Improving Current-Based Testing and Diagnosis Through Modified Test Pattern Generation},
  pages = {130-141},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2029113},
  author = {Claude Thibeault and Yassine Hariri}
}
@article{journals/tvlsi/KurdahiR93,
  title = {Evaluating layout area tradeoffs for high level applications},
  pages = {46-55},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.219906},
  author = {Fadi J. Kurdahi and Champaka Ramachandran}
}
@article{journals/tvlsi/ChenSW02,
  title = {A low-power adder operating on effective dynamic data ranges},
  pages = {435-453},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.809138},
  author = {Oscal T.-C. Chen and Robin R.-B. Sheen and S. Wang}
}
@article{journals/tvlsi/OmanaRGMMRT15,
  title = {Low-Cost On-Chip Clock Jitter Measurement Scheme},
  pages = {435-443},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2312431},
  author = {Martin Omaña and Daniele Rossi and Daniele Giaffreda and Cecilia Metra and T. M. Mak and Asifur Rahman and Simon Tam}
}
@article{journals/tvlsi/PouyanAR15,
  title = {Adaptive Proactive Reconfiguration: A Technique for Process-Variability- and Aging-Aware SRAM Cache Design},
  pages = {1951-1955},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2355873},
  author = {Peyman Pouyan and Esteve Amat and Antonio Rubio}
}
@article{journals/tvlsi/FangCSCC94,
  title = {VLSI systolic binary tree-searched vector quantizer for image compression},
  pages = {33-44},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273148},
  author = {Wai-Chi Fang and Chi-Yung Chang and Bing J. Sheu and Oscal T.-C. Chen and John C. Curlander}
}
@article{journals/tvlsi/WalravensD14,
  title = {Low-Power Digital Signal Processor Architecture for Wireless Sensor Nodes},
  pages = {313-321},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2238645},
  author = {Cedric Walravens and Wim Dehaene}
}
@article{journals/tvlsi/PanD013,
  title = {Error Rate-Based Wear-Leveling for nand Flash Memory at Highly Scaled Technology Nodes},
  pages = {1350-1354},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2210256},
  author = {Yangyang Pan and Guiqiang Dong and Tong Zhang 0002}
}
@article{journals/tvlsi/Hsia03,
  title = {Parallel VLSI design for a real-time video-impulse noise-reduction processor},
  pages = {651-658},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816135},
  author = {Shih-Chang Hsia}
}
@article{journals/tvlsi/El-MoursyF04,
  title = {Power characteristics of inductive interconnect},
  pages = {1295-1306},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.834227},
  author = {Magdy A. El-Moursy and Eby G. Friedman}
}
@article{journals/tvlsi/JiangH01,
  title = {Statistical skew modeling for general clock distribution networks in presence of process variations},
  pages = {704-717},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953503},
  author = {Xiaohong Jiang and Susumu Horiguchi}
}
@article{journals/tvlsi/BrewerH02,
  title = {Symbolic NFA scheduling of a RISC microprocessor},
  pages = {429-434},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.807349},
  author = {Forrest Brewer and Steve Haynal}
}
@article{journals/tvlsi/SunLCW12,
  title = {Voltage Driven Nondestructive Self-Reference Sensing Scheme of Spin-Transfer Torque Memory},
  pages = {2020-2030},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2166282},
  author = {Zhenyu Sun and Hai Li and Yiran Chen and Xiaobin Wang}
}
@article{journals/tvlsi/ParsanAS14,
  title = {Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits},
  pages = {99-112},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2231889},
  author = {Farhad Alibeygi Parsan and Waleed K. Al-Assadi and Scott C. Smith}
}
@article{journals/tvlsi/YangK06,
  title = {A low-power ROM using single charge-sharing capacitor and hierarchical bit line},
  pages = {313-322},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.874303},
  author = {Byung-Do Yang and Lee-Sup Kim}
}
@article{journals/tvlsi/TsaiCLB98,
  title = {Efficient test-point selection for scan-based BIST},
  pages = {667-676},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736140},
  author = {Huan-Chih Tsai and Kwang-Ting Cheng and Chih-Jen Lin and Sudipta Bhawmik}
}
@article{journals/tvlsi/KuI07,
  title = {Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits},
  pages = {963-970},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900749},
  author = {Ja Chun Ku and Yehea I. Ismail}
}
@article{journals/tvlsi/MahmoodLPM14,
  title = {Energy/Lifetime Cooptimization by Cache Partitioning With Graceful Performance Degradation},
  pages = {1705-1715},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278549},
  author = {Haroon Mahmood and Mirko Loghi and Massimo Poncino and Enrico Macii}
}
@article{journals/tvlsi/TsuiMPDDL96,
  title = {Correction to "Power Estimation Methods for Sequential Logic Circuits" [Correspondence]},
  pages = {495},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.1996.544414},
  author = {Chi-Ying Tsui and José C. Monteiro and Massoud Pedram and Srinivas Devadas and Alvin M. Despain and Bill Lin}
}
@article{journals/tvlsi/KimK02,
  title = {Exploiting intellectual properties with imprecise design costs for system-on-chip synthesis},
  pages = {240-252},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043327},
  author = {Byoung-Woon Kim and Chong-Min Kyung}
}
@article{journals/tvlsi/ElesDPP00,
  title = {Scheduling with bus access optimization for distributed embedded systems},
  pages = {472-491},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894152},
  author = {Petru Eles and Alex Doboli and Paul Pop and Zebo Peng}
}
@article{journals/tvlsi/RudnickCBP95,
  title = {Sequential circuit testability enhancement using a nonscan approach},
  pages = {333-338},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386233},
  author = {Elizabeth M. Rudnick and Vivek Chickermane and Prithviraj Banerjee and Janak H. Patel}
}
@article{journals/tvlsi/ChangLY04,
  title = {Zero-aware asymmetric SRAM cell for reducing cache power in writing zero},
  pages = {827-836},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.831471},
  author = {Yen-Jen Chang and Feipei Lai and Chia-Lin Yang}
}
@article{journals/tvlsi/MaestreKFHBS01,
  title = {A formal approach to context scheduling for multicontext reconfigurable architectures},
  pages = {173-185},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920831},
  author = {Rafael Maestre and F. Kurdahl and Milagros Fernández and Román Hermida and Nader Bagherzadeh and Hartej Singh}
}
@article{journals/tvlsi/KobayashiHK09,
  title = {Optimal Periodic Memory Allocation for Image Processing With Multiple Windows},
  pages = {403-416},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2004547},
  author = {Yasuhiro Kobayashi and Masanori Hariyama and Michitaka Kameyama}
}
@article{journals/tvlsi/WangZLZJG14,
  title = {Low-Cost Low-Power ASIC Solution for Both DAB+ and DAB Audio Decoding},
  pages = {913-921},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2253812},
  author = {Guoyu Wang and Hongsheng Zhang and Mingying Lu and Chao Zhang and Tao Jiang and Guangyu Guo}
}
@article{journals/tvlsi/RoyD11,
  title = {Efficient Delay and Crosstalk Modeling of RLC Interconnects Using Delay Algebraic Equations},
  pages = {342-346},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2032288},
  author = {Sourajeet Roy and Anestis Dounavis}
}
@article{journals/tvlsi/BloughKO99,
  title = {High-level synthesis of recoverable VLSI microarchitectures},
  pages = {401-410},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.805747},
  author = {Douglas M. Blough and Fadi J. Kurdahi and Seong Yong Ohm}
}
@article{journals/tvlsi/ChenLRK09,
  title = {Gated Decap: Gate Leakage Control of On-Chip Decoupling Capacitors in Scaled Technologies},
  pages = {1749-1752},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2007843},
  author = {Yiran Chen and Hai Li and Kaushik Roy and Cheng-Kok Koh}
}
@article{journals/tvlsi/OkazakiNMFMY98,
  title = {Sampling phase detector using a resonant tunneling high electron mobility transistor for microwave phase-locked oscillators},
  pages = {39-42},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661243},
  author = {H. Okazaki and T. Nakagawa and M. Muraguchi and H. Fukuyama and K. Maezawa and Masafumi Yamamoto}
}
@article{journals/tvlsi/SinhaWC02,
  title = {Energy scalable system design},
  pages = {135-145},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994990},
  author = {Amit Sinha and Alice Wang and Anantha Chandrakasan}
}
@article{journals/tvlsi/DambreVSC03,
  title = {A comparison of various terminal-gate relationships for interconnect prediction in VLSI circuits},
  pages = {24-34},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808454},
  author = {J. Dambre and Peter Verplaetse and Dirk Stroobandt and Jan Van Campenhout}
}
@article{journals/tvlsi/DavoodiKS04,
  title = {Empirical models for net-length probability distribution and applications},
  pages = {1066-1075},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.834235},
  author = {Azadeh Davoodi and Vishal Khandelwal and Ankur Srivastava}
}
@article{journals/tvlsi/KinLMP01,
  title = {Exploring the diversity of multimedia systems},
  pages = {474-485},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.929581},
  author = {Johnson Kin and Chunho Lee and William H. Mangione-Smith and Miodrag Potkonjak}
}
@article{journals/tvlsi/Mei08,
  title = {Timing Jitter and Power Spectral Density of Random Walk Noise in VCO},
  pages = {770-774},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000362},
  author = {Shizhong Mei}
}
@article{journals/tvlsi/JunH96,
  title = {Automatic synthesis of dynamically configured pipelines supporting variable data initiation intervals},
  pages = {279-285},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502200},
  author = {Hong Shin Jun and Sun Young Hwang}
}
@article{journals/tvlsi/DasSZIK11,
  title = {FA-STAC: An Algorithmic Framework for Fast and Accurate Coupling Aware Static Timing Analysis},
  pages = {443-456},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2035323},
  author = {Debasish Das and Ahmed Shebaita and Hai Zhou and Yehea I. Ismail and Kip Killpack}
}
@article{journals/tvlsi/MaheshwariBT04,
  title = {Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits},
  pages = {299-311},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  author = {Atul Maheshwari and Wayne Burleson and Russell Tessier}
}
@article{journals/tvlsi/VemuriK95,
  title = {Generation of design verification tests from behavioral VHDL programs using path enumeration and constraint programming},
  pages = {201-214},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386221},
  author = {Ranga Vemuri and R. Kalyanaraman}
}
@article{journals/tvlsi/OhLY13,
  title = {1.2-mW Online Learning Mixed-Mode Intelligent Inference Engine for Low-Power Real-Time Object Recognition Processor},
  pages = {921-933},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2198249},
  author = {Jinwook Oh and Seungjin Lee and Hoi-Jun Yoo}
}
@article{journals/tvlsi/SuCHLCL14,
  title = {Pseudo-Ramp Current Balance (PRCB) Technique With Offset Cancellation Control (OCC) in Dual-Phase DC-DC Buck Converter},
  pages = {2192-2205},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2283606},
  author = {Yi-Ping Su and Wei-Chung Chen and Yu-Ping Huang and Yu-Huei Lee and Ke-Horng Chen and Hsin-Yu Luo}
}
@article{journals/tvlsi/TaoF13,
  title = {PWM Control Architecture With Constant Cycle Frequency Hopping and Phase Chopping for Spur-Free Operation in Buck Regulators},
  pages = {1596-1607},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2217515},
  author = {Chengwu Tao and Ayman A. Fayed}
}
@article{journals/tvlsi/GoyalSCHC12,
  title = {A New Self-Healing Methodology for RF Amplifier Circuits Based on Oscillation Principles},
  pages = {1835-1848},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2163953},
  author = {Abhilash Goyal and Madhavan Swaminathan and Abhijit Chatterjee and Duane C. Howard and John D. Cressler}
}
@article{journals/tvlsi/ParkP12,
  title = {Low-Complexity Tone Reservation for PAPR Reduction in OFDM Communication Systems},
  pages = {1919-1923},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2164104},
  author = {Kangwoo Park and In-Cheol Park}
}
@article{journals/tvlsi/BashirCMKL14,
  title = {Backend Dielectric Reliability Full Chip Simulator},
  pages = {1750-1762},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2277856},
  author = {Muhammad Muqarrab Bashir and Chang-Chih Chen and Linda Milor and Dae Hyun Kim and Sung Kyu Lim}
}
@article{journals/tvlsi/WuM13,
  title = {A Low-Cost, Systematic Methodology for Soft Error Robustness of Logic Circuits},
  pages = {367-379},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2184145},
  author = {Kai-Chiang Wu and Diana Marculescu}
}
@article{journals/tvlsi/SongKAPK13,
  title = {10-315-MHz Cascaded Hybrid Phase-Locked Loop for Pixel Clock Generation},
  pages = {2080-2093},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227068},
  author = {Minyoung Song and Young-Ho Kwak and Sunghoon Ahn and Hojin Park and Chulwoo Kim}
}
@article{journals/tvlsi/WeyW12,
  title = {Low-Error and Hardware-Efficient Fixed-Width Multiplier by Using the Dual-Group Minor Input Correction Vector to Lower Input Correction Vector Compensation Error},
  pages = {1923-1928},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2165228},
  author = {I-Chyn Wey and Chun-Chien Wang}
}
@article{journals/tvlsi/HobeikaTB15,
  title = {Functional Constraint Extraction From Register Transfer Level for ATPG},
  pages = {407-412},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2309439},
  author = {Christelle Hobeika and Claude Thibeault and Jean-François Boland}
}
@article{journals/tvlsi/PhamSPK13,
  title = {Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip},
  pages = {173-177},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2181545},
  author = {Phi-Hung Pham and Junyoung Song and Jongsun Park and Chulwoo Kim}
}
@article{journals/tvlsi/HuangW94,
  title = {Performance-driven synthesis in controller-datapath systems},
  pages = {68-80},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273151},
  author = {Steve C.-Y. Huang and Wayne Wolf}
}
@article{journals/tvlsi/Sanchez-Rodriguez15,
  title = {A 1.2-V 450-μW Gm-C Bluetooth Channel Filter Using a Novel Gain-Boosted Tunable Transconductor},
  pages = {1572-1576},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2341929},
  author = {Trinidad Sanchez-Rodriguez and Juan Antonio Gómez Galán and Ramón González Carvajal and Manuel Sanchez-Raya and Fernando Muñoz Chavero and Jaime Ramírez-Angulo}
}
@article{journals/tvlsi/ShabanyYG13,
  title = {High-Throughput 0.13-µm CMOS Lattice Reduction Core Supporting 880 Mb/s Detection},
  pages = {848-861},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2198927},
  author = {Mahdi Shabany and Ameer Youssef and P. Glenn Gulak}
}
@article{journals/tvlsi/ChenSS12,
  title = {Resource-Efficient FPGA Architecture and Implementation of Hough Transform},
  pages = {1419-1428},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2160002},
  author = {Zhong-Ho Chen and Alvin Wen-Yu Su and Ming-Ting Sun}
}
@article{journals/tvlsi/ChenF06,
  title = {Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints},
  pages = {161-172},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863750},
  author = {Guoqing Chen and Eby G. Friedman}
}
@article{journals/tvlsi/Mansour09,
  title = {A Parallel Pruned Bit-Reversal Interleaver},
  pages = {1147-1151},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2008831},
  author = {Mohammad M. Mansour}
}
@article{journals/tvlsi/RahmanKH15,
  title = {Recursive Approach to the Design of a Parallel Self-Timed Adder},
  pages = {213-217},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2303809},
  author = {Mohammed Ziaur Rahman and Lindsay Kleeman and Mohammad Ashfak Habib}
}
@article{journals/tvlsi/BarceloGBS14,
  title = {Sensitization Input Vector Impact on Propagation Delay for Nanometer CMOS ICs: Analysis and Solutions},
  pages = {1557-1569},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2276738},
  author = {Salvador Barcelo and Xavier Gili and Sebastiàn A. Bota and Jaume Segura}
}
@article{journals/tvlsi/ChenHL15a,
  title = {On the Restore Operation in MTJ-Based Nonvolatile SRAM Cells},
  pages = {2695-2699},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2375333},
  author = {Ke Chen and Jie Han and Fabrizio Lombardi}
}
@article{journals/tvlsi/KwokL08,
  title = {Effective Uses of FPGAs for Brute-Force Attack on RC4 Ciphers},
  pages = {1096-1100},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000670},
  author = {Sammy H. M. Kwok and Edmund Y. Lam}
}
@article{journals/tvlsi/AggarwalMK12,
  title = {Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection},
  pages = {1542-1546},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2158459},
  author = {Supriya Aggarwal and Pramod Kumar Meher and Kavita Khare}
}
@article{journals/tvlsi/LeeSIDV09,
  title = {Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications},
  pages = {1343-1347},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2002427},
  author = {Kyoungwoo Lee and Aviral Shrivastava and Ilya Issenin and Nikil D. Dutt and Nalini Venkatasubramanian}
}
@article{journals/tvlsi/BhattacharyaRK09,
  title = {A Framework for Correction of Multi-Bit Soft Errors in L2 Caches Based on Redundancy},
  pages = {194-206},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2003236},
  author = {Koustav Bhattacharya and Nagarajan Ranganathan and Soontae Kim}
}
@article{journals/tvlsi/ZhouSLC11,
  title = {Floorplanning Considering IR Drop in Multiple Supply Voltages Island Designs},
  pages = {638-646},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2037428},
  author = {Qiang Zhou and Jin Shi and Bin Liu 0007 and Yici Cai}
}
@article{journals/tvlsi/YangCCHL12,
  title = {Testing Methodology of Embedded DRAMs},
  pages = {1715-1728},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2161785},
  author = {Hao-Yu Yang and Chi-Min Chang and Mango Chia-Tso Chao and Rei-Fu Huang and Shih-Chin Lin}
}
@article{journals/tvlsi/KulkarniS04,
  title = {High performance level conversion for dual VDD design},
  pages = {926-936},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.833667},
  author = {Sarvesh H. Kulkarni and Dennis Sylvester}
}
@article{journals/tvlsi/RejimonLB09,
  title = {Probabilistic Error Modeling for Nano-Domain Logic Circuits},
  pages = {55-65},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2003167},
  author = {Thara Rejimon and Karthikeyan Lingasubramanian and Sanjukta Bhanja}
}
@article{journals/tvlsi/DeB93,
  title = {PREST: a system for logic partitioning and resynthesis for testability},
  pages = {514-525},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250199},
  author = {K. De and P. Banerjee}
}
@article{journals/tvlsi/DingHHLW16,
  title = {Test Pattern Modification for Average IR-Drop Reduction},
  pages = {38-49},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2391291},
  author = {Wei-Sheng Ding and Hung-Yi Hsieh and Cheng-Yu Han and James Chien-Mo Li and Xiaoqing Wen}
}
@article{journals/tvlsi/LinCW11,
  title = {Area-Efficient Scalable MAP Processor Design for High-Throughput Multistandard Convolutional Turbo Decoding},
  pages = {305-318},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2032553},
  author = {Cheng-Hung Lin and Chun-Yu Chen and An-Yeu Wu}
}
@article{journals/tvlsi/JeongAMHK16,
  title = {All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications},
  pages = {363-367},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2394486},
  author = {Chan-Hui Jeong and Ammar Abdullah and Young-Jae Min and In-Chul Hwang and Soo-Won Kim}
}
@article{journals/tvlsi/XuZC10,
  title = {Design of Spin-Torque Transfer Magnetoresistive RAM and CAM/TCAM with High Sensing and Search Speed},
  pages = {66-74},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2007735},
  author = {Wei Xu and Tong Zhang 0002 and Yiran Chen}
}
@article{journals/tvlsi/NikaraVTL04,
  title = {Multiple-symbol parallel decoding for variable length codes},
  pages = {676-685},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.825840},
  author = {Jari Nikara and Stamatis Vassiliadis and Jarmo Takala and Petri Liuha}
}
@article{journals/tvlsi/TaskinK04,
  title = {Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits},
  pages = {12-27},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  author = {Baris Taskin and Ivan S. Kourtev}
}
@article{journals/tvlsi/VerplaetseSC01,
  title = {A stochastic model for the interconnection topology of digital circuits},
  pages = {938-942},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974907},
  author = {Peter Verplaetse and Dirk Stroobandt and Jan M. Van Campenhout}
}
@article{journals/tvlsi/OzdagB06,
  title = {An Asynchronous Low-Power High-Performance Sequential Decoder Implemented With QDI Templates},
  pages = {975-985},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884049},
  author = {Recep O. Ozdag and Peter A. Beerel}
}
@article{journals/tvlsi/ZhangS11,
  title = {Accurate Temperature Estimation Using Noisy Thermal Sensors for Gaussian and Non-Gaussian Cases},
  pages = {1617-1626},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2051567},
  author = {Yufu Zhang and Ankur Srivastava}
}
@article{journals/tvlsi/SchlottmannH14,
  title = {High-Level Modeling of Analog Computational Elements for Signal Processing Applications},
  pages = {1945-1953},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280718},
  author = {Craig R. Schlottmann and Jennifer Hasler}
}
@article{journals/tvlsi/LinLCCLW07,
  title = {A Multilayer Data Copy Test Data Compression Scheme for Reducing Shifting-in Power for Multiple Scan Design},
  pages = {767-776},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899232},
  author = {S.-P. Lin and C.-L. Lee and J.-E. Chen and J.-J. Chen and K.-L. Luo and W.-C. Wu}
}
@article{journals/tvlsi/HuCJC04,
  title = {Analog-to-digital converter based on single-electron tunneling transistors},
  pages = {1209-1213},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836313},
  author = {Chaohong Hu and Sorin Dan Cotofana and Jianfei Jiang and Qiyu Cai}
}
@article{journals/tvlsi/GhaiMK09,
  title = {Design of Parasitic and Process-Variation Aware Nano-CMOS RF Circuits: A VCO Case Study},
  pages = {1339-1342},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2002046},
  author = {Dhruva Ghai and Saraju P. Mohanty and Elias Kougianos}
}
@article{journals/tvlsi/KimHTY00,
  title = {A new approach to built-in self-testable datapath synthesis based on integer linear programming},
  pages = {594-605},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894164},
  author = {Han Bin Kim and Dong Sam Ha and Takeshi Takahashi and Takahiro J. Yamaguchi}
}
@article{journals/tvlsi/LiLL12,
  title = {Ground Switching Load Modulation With Ground Isolation for Passive HF RFID Transponders},
  pages = {1443-1452},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2160102},
  author = {Yunlei Li and Jin Liu and Hoi Lee}
}
@article{journals/tvlsi/GayasenVKR08,
  title = {Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues},
  pages = {882-893},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000456},
  author = {Aman Gayasen and Narayanan Vijaykrishnan and Mahmut T. Kandemir and Arifur Rahman}
}
@article{journals/tvlsi/NoguchiN07,
  title = {An On-Chip Multichannel Waveform Monitor for Diagnosis of Systems-on-a-Chip Integration},
  pages = {1101-1110},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.903921},
  author = {Koichiro Noguchi and Makoto Nagata}
}
@article{journals/tvlsi/KimRL15,
  title = {An Effective Combination of Power Scaling for H.264/AVC Compression},
  pages = {2685-2689},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2369520},
  author = {Hyun Kim and Chae-Eun Rhee and Hyuk-Jae Lee}
}
@article{journals/tvlsi/LeglWE98,
  title = {Computing support-minimal subfunctions during functional decomposition},
  pages = {354-363},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711307},
  author = {Christian Legl and Bernd Wurth and Klaus Eckl}
}
@article{journals/tvlsi/RitheCGWDGBC12,
  title = {The Effect of Random Dopant Fluctuations on Logic Timing at Low Voltage},
  pages = {911-924},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2124477},
  author = {Rahul Rithe and Sharon Chou and Jie Gu and Alice Wang and Satyendra Datla and Gordon Gammie and Dennis Buss and Anantha Chandrakasan}
}
@article{journals/tvlsi/BoemoLM98,
  title = {Some experiments about wave pipelining on FPGA's},
  pages = {232-237},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678876},
  author = {Eduardo I. Boemo and Sergio López-Buedo and Juan M. Meneses}
}
@article{journals/tvlsi/SungH00,
  title = {Memory efficient software synthesis with mixed coding style from dataflow graphs},
  pages = {522-526},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894156},
  author = {Wonyong Sung and Soonhoi Ha}
}
@article{journals/tvlsi/ChenWW13,
  title = {Write Current Self-Configuration Scheme for MRAM Yield Improvement},
  pages = {1260-1270},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2207136},
  author = {Ching-Yi Chen and Sheng-Hung Wang and Cheng-Wen Wu}
}
@article{journals/tvlsi/TsaiDHL14,
  title = {Transient IR-Drop Analysis for At-Speed Testing Using Representative Random Walk},
  pages = {1980-1989},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280616},
  author = {Ming-Hong Tsai and Wei-Sheng Ding and Hung-Yi Hsieh and James Chien-Mo Li}
}
@article{journals/tvlsi/WangPCG16,
  title = {PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices},
  pages = {192-205},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2393852},
  author = {Shaodi Wang and Andrew Pan and Chi On Chui and Puneet Gupta}
}
@article{journals/tvlsi/SehgalOC06,
  title = {Test infrastructure design for mixed-signal SOCs with wrapped analog cores},
  pages = {292-304},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.871758},
  author = {Anuja Sehgal and Sule Ozev and Krishnendu Chakrabarty}
}
@article{journals/tvlsi/TodriBDGV13,
  title = {Uncorrelated Power Supply Noise and Ground Bounce Consideration for Test Pattern Generation},
  pages = {958-970},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2197427},
  author = {Aida Todri and Alberto Bosio and Luigi Dilillo and Patrick Girard and Arnaud Virazel}
}
@article{journals/tvlsi/ZeinolabedinZLK15,
  title = {An Area- and Energy-Efficient FIFO Design Using Error-Reduced Data Compression and Near-Threshold Operation for Image/Video Applications},
  pages = {2408-2416},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2369052},
  author = {Seyed Mohammad Ali Zeinolabedin and Jun Zhou and Xin Liu and Tony Tae-Hyoung Kim}
}
@article{journals/tvlsi/TurnerW04,
  title = {Highly efficient, limited range multipliers for LUT-based FPGA architectures},
  pages = {1113-1118},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.833399},
  author = {Richard H. Turner and Roger F. Woods}
}
@article{journals/tvlsi/FongGKPYA13,
  title = {Integrated Energy-Harvesting Photodiodes With Diffractive Storage Capacitance},
  pages = {486-497},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2189898},
  author = {Erin G. Fong and Nathaniel J. Guilar and Travis Kleeburg and Hai Pham and Diego R. Yankelevich and Rajeevan Amirtharajah}
}
@article{journals/tvlsi/Coudert97,
  title = {Gate sizing for constrained delay/power/area optimization},
  pages = {465-472},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645073},
  author = {Olivier Coudert}
}
@article{journals/tvlsi/DuanCK09,
  title = {Efficient On-Chip Crosstalk Avoidance CODEC Design},
  pages = {551-560},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2005313},
  author = {Chunjie Duan and Victor H. Cordero Calle and Sunil P. Khatri}
}
@article{journals/tvlsi/PelletierM94,
  title = {Loop based design for wafer scale systems},
  pages = {354-357},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311643},
  author = {R. V. Pelletier and Robert D. McLeod}
}
@article{journals/tvlsi/BalasaZL07,
  title = {Computation of Storage Requirements for Multi-Dimensional Signal Processing Applications},
  pages = {447-460},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.895246},
  author = {Florin Balasa and Hongwei Zhu 0001 and Ilie I. Luican}
}
@article{journals/tvlsi/MohammadSI15,
  title = {Design Methodologies for Yield Enhancement and Power Efficiency in SRAM-Based SoCs},
  pages = {2054-2064},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2360319},
  author = {Baker S. Mohammad and Hani H. Saleh and Mohammed Ismail}
}
@article{journals/tvlsi/TawfikK11,
  title = {Multi-Threshold Voltage FinFET Sequential Circuits},
  pages = {151-156},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2028028},
  author = {Sherif A. Tawfik and Volkan Kursun}
}
@article{journals/tvlsi/AbramoviciS01,
  title = {BIST-based test and diagnosis of FPGA logic blocks},
  pages = {159-172},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920830},
  author = {Miron Abramovici and Charles E. Stroud}
}
@article{journals/tvlsi/HessabiOE95,
  title = {Differential BiCMOS logic circuits: fault characterization and design-for-testability},
  pages = {437-445},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.407001},
  author = {Shaahin Hessabi and M. Y. Osman and Mohamed I. Elmasry}
}
@article{journals/tvlsi/PomeranzR98,
  title = {On methods to match a test pattern generator to a circuit-under-test},
  pages = {432-444},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711314},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/KantawalaT97,
  title = {Design, analysis, and evaluation of concurrent checking sorting networks},
  pages = {338-343},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.609877},
  author = {Kamal Kantawala and D. L. Tao}
}
@article{journals/tvlsi/WuHSCZ15,
  title = {An I/O Efficient Model Checking Algorithm for Large-Scale Systems},
  pages = {905-915},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2330061},
  author = {Lijun Wu and Huijia Huang and Kaile Su and Shaowei Cai and Xiaosong Zhang}
}
@article{journals/tvlsi/DattaBCMR08,
  title = {Profit Aware Circuit Design Under Process Variations Considering Speed Binning},
  pages = {806-815},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000364},
  author = {Animesh Datta and Swarup Bhunia and Jung Hwan Choi and Saibal Mukhopadhyay and Kaushik Roy}
}
@article{journals/tvlsi/HoyerYS02,
  title = {Locally clocked pipelines and dynamic logic},
  pages = {58-62},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.988731},
  author = {G. N. Hoyer and Gin Yee and Carl Sechen}
}
@article{journals/tvlsi/LeeKCLCKBS13,
  title = {Low-Power Circuit Analysis and Design Based on Heterojunction Tunneling Transistors (HETTs)},
  pages = {1632-1643},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2213103},
  author = {Yoonmyung Lee and Daeyeon Kim and Jin Cai and Isaac Lauer and Leland Chang and Steven J. Koester and David Blaauw and Dennis Sylvester}
}
@article{journals/tvlsi/AamirAW14,
  title = {1.2-V Analog Interface for a 300-MSps HD Video Digitizer in Core 65-nm CMOS},
  pages = {888-898},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2252635},
  author = {Syed Ahmed Aamir and Pavel Angelov and J. Jacob Wikner}
}
@article{journals/tvlsi/WangLLZ15,
  title = {VLSI Design for SVM-Based Speaker Verification System},
  pages = {1355-1359},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2335112},
  author = {Jia-Ching Wang and Li-Xun Lian and Yan-Yu Lin and Jia Hao Zhao}
}
@article{journals/tvlsi/MarquardtBR00,
  title = {Speed and area tradeoffs in cluster-based FPGA architectures},
  pages = {84-93},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820764},
  author = {Alexander Marquardt and Vaughn Betz and Jonathan Rose}
}
@article{journals/tvlsi/AksoyLCFM13,
  title = {Design of Digit-Serial FIR Filters: Algorithms, Architectures, and a CAD Tool},
  pages = {498-511},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2188917},
  author = {Levent Aksoy and Cristiano Lazzari and Eduardo Costa and Paulo F. Flores and José Monteiro}
}
@article{journals/tvlsi/MitraRB96,
  title = {A new algorithm for implementation of design functions by available devices},
  pages = {170-180},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502190},
  author = {Raj S. Mitra and Partha S. Roop and Anupam Basu}
}
@article{journals/tvlsi/LevittRA94,
  title = {BiCMOS logic testing},
  pages = {241-248},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285749},
  author = {Marc E. Levitt and Kaushik Roy and Jacob A. Abraham}
}
@article{journals/tvlsi/ChenWR01,
  title = {On effective IDDQ testing of low-voltage CMOS circuits using leakage control techniques},
  pages = {718-725},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953504},
  author = {Zhanping Chen and Liqiong Wei and Kaushik Roy}
}
@article{journals/tvlsi/CamposA08,
  title = {A Novel Mutation-Based Validation Paradigm for High-Level Hardware Descriptions},
  pages = {1499-1512},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2001134},
  author = {Jorge Campos and Hussain Al-Asaad}
}
@article{journals/tvlsi/ChenL00,
  title = {An FIR processor with programmable dynamic data ranges},
  pages = {440-446},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863625},
  author = {Oscal T.-C. Chen and Wei-Lung Liu}
}
@article{journals/tvlsi/MajumdarV93,
  title = {Analysis of signal probability in logic circuits using stochastic models},
  pages = {365-379},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238448},
  author = {Amitava Majumdar and Sarma B. K. Vrudhula}
}
@article{journals/tvlsi/VoyiatzisE14,
  title = {Input Vector Monitoring Concurrent BIST Architecture Using SRAM Cells},
  pages = {1625-1629},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2278439},
  author = {Ioannis Voyiatzis and Costas Efstathiou}
}
@article{journals/tvlsi/XuM07,
  title = {Efficient Modeling of Transmission Lines With Electromagnetic Wave Coupling by Using the Finite Difference Quadrature Method},
  pages = {1289-1302},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.904105},
  author = {Qinwei Xu and Pinaki Mazumder}
}
@article{journals/tvlsi/DongZ09,
  title = {Nanowire Crossbar Logic and Standard Cell-Based Integration},
  pages = {997-1007},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2002303},
  author = {Mian Dong and Lin Zhong}
}
@article{journals/tvlsi/WangS15,
  title = {Decoupling Capacitor Topologies for TSV-Based 3-D ICs With Power Gating},
  pages = {2983-2991},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2386253},
  author = {Hailang Wang and Emre Salman}
}
@article{journals/tvlsi/JiaM09,
  title = {A DLL Design for Testing I/O Setup and Hold Times},
  pages = {1579-1592},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2005522},
  author = {Cheng Jia and Linda Milor}
}
@article{journals/tvlsi/AthasSKTC94,
  title = {Low-power digital systems based on adiabatic-switching principles},
  pages = {398-407},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335009},
  author = {William C. Athas and Lars J. Svensson and Jefferey G. Koller and Nestoras Tzartzanis and E. Ying-Chin Chou}
}
@article{journals/tvlsi/JahinuzzamanSS09,
  title = {An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs},
  pages = {1187-1195},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2003511},
  author = {Shah M. Jahinuzzaman and Mohammad Sharifkhani and Manoj Sachdev}
}
@article{journals/tvlsi/LiYT08,
  title = {Energy-Aware Flash Memory Management in Virtual Memory System},
  pages = {952-964},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000517},
  author = {Han-Lin Li and Chia-Lin Yang and Hung-Wei Tseng}
}
@article{journals/tvlsi/ZhouPKS14,
  title = {Distributed On-Chip Switched-Capacitor DC-DC Converters Supporting DVFS in Multicore Systems},
  pages = {1954-1967},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280139},
  author = {Pingqiang Zhou and Ayan Paul and Chris H. Kim and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/YunLY15,
  title = {Dynamic Wear Leveling for Phase-Change Memories With Endurance Variations},
  pages = {1604-1615},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2350073},
  author = {Joosung Yun and Sunggu Lee and Sungjoo Yoo}
}
@article{journals/tvlsi/GutierrezV11,
  title = {Low Cost Hardware Implementation of Logarithm Approximation},
  pages = {2326-2330},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2081387},
  author = {Roberto Gutierrez and Javier Valls}
}
@article{journals/tvlsi/PhamPMK12,
  title = {Design and Implementation of Backtracking Wave-Pipeline Switch to Support Guaranteed Throughput in Network-on-Chip},
  pages = {270-283},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2096520},
  author = {Phi-Hung Pham and Jongsun Park and Phuong Mau and Chulwoo Kim}
}
@article{journals/tvlsi/BacheluL93,
  title = {A study of the use of local interconnect in CMOS leaf cell design},
  pages = {566-571},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250205},
  author = {C. Bachelu and Martin Lefebvre}
}
@article{journals/tvlsi/WuHH06,
  title = {Instruction buffering for nested loops in low-power design},
  pages = {780-784},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878348},
  author = {Chi Ta Wu and Ang-Chih Hsieh and TingTing Hwang}
}
@article{journals/tvlsi/KimK09,
  title = {A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems},
  pages = {517-528},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2007958},
  author = {Kyung Ki Kim and Yong-Bin Kim}
}
@article{journals/tvlsi/ZhaoDC04,
  title = {Double sampling data checking technique: an online testing solution for multisource noise-induced errors on on-chip interconnects and buses},
  pages = {746-755},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.826197},
  author = {Yi Zhao and Sujit Dey and Li Chen}
}
@article{journals/tvlsi/ZhangKCT14,
  title = {Static Power Reduction Using Variation-Tolerant and Reconfigurable Multi-Mode Power Switches},
  pages = {13-26},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2233505},
  author = {Zhaobo Zhang and Xrysovalantis Kavousianos and Krishnendu Chakrabarty and Yiorgos Tsiatouhas}
}
@article{journals/tvlsi/WuCNG08,
  title = {A Novel Delta Sigma Control System Processor and Its VLSI Implementation},
  pages = {217-228},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.915396},
  author = {Xiaofeng Wu and Vassilios A. Chouliaras and José L. Núñez-Yáñez and Roger M. Goodall}
}
@article{journals/tvlsi/ChenCLH12,
  title = {A Physical-Location-Aware X-Bit Redistribution for Maximum IR-Drop Reduction},
  pages = {2255-2264},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2173361},
  author = {Fu-Wei Chen and Shih-Liang Chen and Yung-Sheng Lin and TingTing Hwang}
}
@article{journals/tvlsi/BahariAE10,
  title = {Interframe Bus Encoding Technique and Architecture for MPEG-4 AVC/H.264 Video Compression},
  pages = {831-835},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2015324},
  author = {Asral Bahari and Tughrul Arslan and Ahmet T. Erdogan}
}
@article{journals/tvlsi/ReehalI14,
  title = {A Systematic Design Methodology for Low-Power NoCs},
  pages = {2585-2595},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2296742},
  author = {Gursharan Reehal and Mohammed Ismail}
}
@article{journals/tvlsi/TorbeyK01,
  title = {Multiclock selection and synthesis for CDFGs using optimal clock sets and genetic algorithms},
  pages = {599-607},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953494},
  author = {Elie Torbey and John P. Knight}
}
@article{journals/tvlsi/MizunoI99,
  title = {A separated bit-line unified cache: Conciliating small on-chip cache die-area and low miss ratio},
  pages = {139-144},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748213},
  author = {Hiroyuki Mizuno and Koichiro Ishibashi}
}
@article{journals/tvlsi/LajoloRDL02,
  title = {Cosimulation-based power estimation for system-on-chip design},
  pages = {253-266},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043328},
  author = {Marcello Lajolo and Anand Raghunathan and Sujit Dey and Luciano Lavagno}
}
@article{journals/tvlsi/ChenSBM10,
  title = {Yield-Driven Near-Threshold SRAM Design},
  pages = {1590-1598},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2009.2025766},
  author = {Gregory K. Chen and Dennis Sylvester and David Blaauw and Trevor N. Mudge}
}
@article{journals/tvlsi/MojumderMKCR10,
  title = {Self-Repairing SRAM Using On-Chip Detection and Compensation},
  pages = {75-84},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2008808},
  author = {Niladri Narayan Mojumder and Saibal Mukhopadhyay and Jae-Joon Kim and Ching-Te Chuang and Kaushik Roy}
}
@article{journals/tvlsi/LinCJ13,
  title = {Optimized Quantum Gate Library for Various Physical Machine Descriptions},
  pages = {2055-2068},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227518},
  author = {Chia-Chun Lin and Amlan Chakrabarti and Niraj K. Jha}
}
@article{journals/tvlsi/LiuC05,
  title = {Design and analysis of compact dictionaries for diagnosis in scan-BIST},
  pages = {979-984},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853624},
  author = {Chunsheng Liu and Krishnendu Chakrabarty}
}
@article{journals/tvlsi/SinghKBS12,
  title = {Compact Degradation Sensors for Monitoring NBTI and Oxide Degradation},
  pages = {1645-1655},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2161784},
  author = {Prashant Singh and Eric Karl and David Blaauw and Dennis Sylvester}
}
@article{journals/tvlsi/VassiliadisTN09,
  title = {The ARISE Approach for Extending Embedded Processors With Arbitrary Hardware Accelerators},
  pages = {221-233},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2004482},
  author = {Nikolaos Vassiliadis and George Theodoridis and Spiridon Nikolaidis}
}
@article{journals/tvlsi/ShiWY14,
  title = {Improved Analytical Delay Models for RC-Coupled Interconnects},
  pages = {1639-1644},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2275071},
  author = {Feng Shi and Xuebin Wu and Zhiyuan Yan}
}
@article{journals/tvlsi/ChangGZ05,
  title = {A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits},
  pages = {686-695},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848806},
  author = {Chip-Hong Chang and Jiangmin Gu and Mingyan Zhang}
}
@article{journals/tvlsi/McGeerSBS93,
  title = {ESPRESSO-SIGNATURE: a new exact minimizer for logic functions},
  pages = {432-440},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250190},
  author = {Patrick C. McGeer and Jagesh V. Sanghavi and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tvlsi/CaiDZYNS15,
  title = {Obstacle-Avoiding and Slew-Constrained Clock Tree Synthesis With Efficient Buffer Insertion},
  pages = {142-155},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2300174},
  author = {Yici Cai and Chao Deng and Qiang Zhou and Hailong Yao and Feifei Niu and Cliff N. Sze}
}
@article{journals/tvlsi/ChenWLXYZ10,
  title = {Design Margin Exploration of Spin-Transfer Torque RAM (STT-RAM) in Scaled Technologies},
  pages = {1724-1734},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2032192},
  author = {Yiran Chen and Xiaobin Wang and Hai Li and Haiwen Xi and Yuan Yan and Wenzhong Zhu}
}
@article{journals/tvlsi/LiL14,
  title = {2.4-GHz High-Efficiency Adaptive Power},
  pages = {434-438},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2238264},
  author = {Cheng-Jyun Li and Tai-Cheng Lee}
}
@article{journals/tvlsi/AlrimeihR14,
  title = {Fast and Flexible Hardware Support for ECC Over Multiple Standard Prime Fields},
  pages = {2661-2674},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2294649},
  author = {Hamad Alrimeih and Daler N. Rakhmatov}
}
@article{journals/tvlsi/NogueraB06,
  title = {System-level power-performance tradeoffs for reconfigurable computing},
  pages = {730-739},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878343},
  author = {Juanjo Noguera and Rosa M. Badia}
}
@article{journals/tvlsi/LapotreMGBHD16,
  title = {A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding},
  pages = {383-387},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2396941},
  author = {Vianney Lapotre and Purushotham Murugappa and Guy Gogniat and Amer Baghdadi and Michael Hübner and Jean-Philippe Diguet}
}
@article{journals/tvlsi/ZhaoY15,
  title = {Supply-Noise Interactions Among Submodules Inside a Charge-Pump PLL},
  pages = {771-775},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2317710},
  author = {Bo Zhao and Huazhong Yang}
}
@article{journals/tvlsi/WeyPL15,
  title = {Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block},
  pages = {78-87},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2303487},
  author = {I-Chyn Wey and Chien-Chang Peng and Feng-Yu Liao}
}
@article{journals/tvlsi/GschwindSM01,
  title = {FPGA prototyping of a RISC processor core for embedded applications},
  pages = {241-250},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924027},
  author = {Michael Gschwind and Valentina Salapura and Dietmar Maurer}
}
@article{journals/tvlsi/LimS97,
  title = {Statistical estimation of delay-dependent switching activities in embedded CMOS combinational circuits},
  pages = {309-319},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.609874},
  author = {Yong Je Lim and Mani Soma}
}
@article{journals/tvlsi/HwangHKPM12,
  title = {Resource Efficient Implementation of Low Power MB-OFDM PHY Baseband Modem With Highly Parallel Architecture},
  pages = {1248-1261},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2148132},
  author = {Seokjoong Hwang and Youngsun Han and Seon Wook Kim and Jongsun Park and Byung Gueon Min}
}
@article{journals/tvlsi/SimaCVEV04,
  title = {Pel reconstruction on FPGA-augmented TriMedia},
  pages = {622-635},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827594},
  author = {Mihai Sima and Sorin Dan Cotofana and Stamatis Vassiliadis and Jos T. J. van Eijndhoven and Kees A. Vissers}
}
@article{journals/tvlsi/DasSA93,
  title = {Accurate computation of field reject ratio based on fault latency},
  pages = {537-545},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250201},
  author = {D. Das and Sharad C. Seth and Vishwani D. Agrawal}
}
@article{journals/tvlsi/TawfikK10,
  title = {Dual Supply Voltages and Dual Clock Frequencies for Lower Clock Power and Suppressed Temperature-Gradient-Induced Clock Skew},
  pages = {347-355},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2010549},
  author = {Sherif A. Tawfik and Volkan Kursun}
}
@article{journals/tvlsi/Chatterjee93,
  title = {Concurrent error detection and fault-tolerance in linear analog circuits using continuous checksums},
  pages = {138-150},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238422},
  author = {A. Chatterjee}
}
@article{journals/tvlsi/XuWNLLY15,
  title = {A Supply Voltage and Temperature Variation-Tolerant Relaxation Oscillator for Biomedical Systems Based on Dynamic Threshold and Switched Resistors},
  pages = {786-790},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2317722},
  author = {Zhentao Xu and Wei Wang and Ning Ning and Wei Meng Lim and Yang Liu and Qi Yu}
}
@article{journals/tvlsi/KahngLW07,
  title = {Stochastic Power/Ground Supply Voltage Prediction and Optimization Via Analytical Placement},
  pages = {904-912},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900745},
  author = {Andrew B. Kahng and Bao Liu and Qinke Wang}
}
@article{journals/tvlsi/NgKW11,
  title = {A Sub-1 V, 26 muW, Low-Output-Impedance CMOS Bandgap Reference With a Low Dropout or Source Follower Mode},
  pages = {1305-1309},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2046658},
  author = {David C. W. Ng and David K. K. Kwong and Ngai Wong}
}
@article{journals/tvlsi/FisherDRF97,
  title = {A programmable temperature monitoring device for tagging small fish: a prototype chip development},
  pages = {401-407},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645066},
  author = {Godi Fischer and James C. Daly and Conrad W. Recksiek and Kevin D. Friedland}
}
@article{journals/tvlsi/LuTK11,
  title = {Vibration Energy Scavenging System With Maximum Power Tracking for Micropower Applications},
  pages = {2109-2119},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2069574},
  author = {Chao Lu and Chi-Ying Tsui and Wing-Hung Ki}
}
@article{journals/tvlsi/KeaneKK10,
  title = {An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation},
  pages = {947-956},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017751},
  author = {John Keane and Tony Tae-Hyoung Kim and Chris H. Kim}
}
@article{journals/tvlsi/KuoHW06,
  title = {A power-driven multiplication instruction-set design method for ASIPs},
  pages = {81-85},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863186},
  author = {Wu-An Kuo and TingTing Hwang and Allen C.-H. Wu}
}
@article{journals/tvlsi/WootersCQWMCSB12,
  title = {Tracking On-Chip Age Using Distributed, Embedded Sensors},
  pages = {1974-1985},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2168246},
  author = {Stuart N. Wooters and Adam C. Cabe and Zhenyu Qi and Jiajing Wang and Randy W. Mann and Benton H. Calhoun and Mircea R. Stan and Travis N. Blalock}
}
@article{journals/tvlsi/ChengP02,
  title = {Power-optimal encoding for a DRAM address bus},
  pages = {109-118},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994988},
  author = {Wei-Chung Cheng and Massoud Pedram}
}
@article{journals/tvlsi/Chen05,
  title = {On the impact of on-chip inductance on signal nets under the influence of power grid noise},
  pages = {339-348},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842893},
  author = {T. Chen}
}
@article{journals/tvlsi/JavidH14,
  title = {Design and Implementation of a CMOS 4-Bit 12-GS/s Data Acquisition System-On-Chip},
  pages = {2164-2175},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2287261},
  author = {Behrooz Javid and Payam Heydari}
}
@article{journals/tvlsi/Wang07,
  title = {High-Speed Recursion Architectures for MAP-Based Turbo Decoders},
  pages = {470-474},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.893668},
  author = {Z. Wang}
}
@article{journals/tvlsi/Davis04,
  title = {Guest Editorial},
  pages = {337-338},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {Jeff Alan Davis}
}
@article{journals/tvlsi/HuDBC13,
  title = {Modeling and Analysis of Power Distribution Networks in 3-D ICs},
  pages = {354-366},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2183904},
  author = {Xiang Hu and Peng Du and James F. Buckwalter and Chung-Kuan Cheng}
}
@article{journals/tvlsi/SuTWHCWLK08,
  title = {Write Disturbance Modeling and Testing for MRAM},
  pages = {277-288},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.915402},
  author = {Chin-Lung Su and Chih-Wea Tsai and Cheng-Wen Wu and Chien-Chung Hung and Young-Shying Chen and Ding-Yeong Wang and Yuan-Jen Lee and Ming-Jer Kao}
}
@article{journals/tvlsi/ChatterjeeL93,
  title = {Gigabit age microelectronics and their manufacture},
  pages = {7-21},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.219903},
  author = {Pallab K. Chatterjee and G. B. Larrabee}
}
@article{journals/tvlsi/LeongSWWYL01,
  title = {A bitstream reconfigurable FPGA implementation of the WSAT algorithm},
  pages = {197-201},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920833},
  author = {Philip Heng Wai Leong and C. W. Sham and W. C. Wong and H. Y. Wong and Wing Seung Yuen and Monk-Ping Leong}
}
@article{journals/tvlsi/MasselosMTSG03,
  title = {Power efficient data path synthesis of sum-of-products computations},
  pages = {446-450},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812368},
  author = {Kostas Masselos and Panagiotis Merakos and S. Theoharis and Thanos Stouraitis and Constantinos E. Goutis}
}
@article{journals/tvlsi/WuytackCJM99,
  title = {Minimizing the required memory bandwidth in VLSI system realizations},
  pages = {433-441},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.805750},
  author = {Sven Wuytack and Francky Catthoor and Gjalt G. de Jong and Hugo De Man}
}
@article{journals/tvlsi/LauwersG02,
  title = {Power estimation methods for analog circuits for architectural exploration of integrated systems},
  pages = {155-162},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994993},
  author = {Erik Lauwers and Georges G. E. Gielen}
}
@article{journals/tvlsi/DongPXVZ12,
  title = {Estimating Information-Theoretical nand Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration},
  pages = {1705-1714},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2160747},
  author = {Guiqiang Dong and Yangyang Pan and Ningde Xie and Chandra Varanasi and Tong Zhang 0002}
}
@article{journals/tvlsi/LiuWCMXY15,
  title = {Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis},
  pages = {1842-1853},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2354347},
  author = {Wulong Liu and Yu Wang 0002 and Guoqing Chen and Yuchun Ma and Yuan Xie 0001 and Huazhong Yang}
}
@article{journals/tvlsi/MohantyRN05a,
  title = {A VLSI architecture for visible watermarking in a secure still digital camera (S/sup 2/DC) design (Corrected)*},
  pages = {1002-1012},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857991},
  author = {Saraju P. Mohanty and Nagarajan Ranganathan and Ravi Namballa}
}
@article{journals/tvlsi/BohannonUPNGM10,
  title = {Passive and Active Reduction Techniques for On-Chip High-Frequency Digital Power Supply Noise},
  pages = {157-161},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2008305},
  author = {Eric Bohannon and Christopher Urban and Mark Pude and Yoshinori Nishi and Anand Gopalan and Ponnathpur R. Mukund}
}
@article{journals/tvlsi/Jha07,
  title = {Editorial},
  pages = {249-261},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.894700},
  author = {Niraj K. Jha}
}
@article{journals/tvlsi/YingG93,
  title = {Automated pin grid array package routing on multilayer ceramic substrates},
  pages = {571-575},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250206},
  author = {C. Ying and J. Gu}
}
@article{journals/tvlsi/MarkandeyaIR15,
  title = {Low-Energy Two-Stage Algorithm for High Efficacy Epileptic Seizure Detection},
  pages = {208-212},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2302798},
  author = {Himanshu Markandeya and Pedro P. Irazoqui and Kaushik Roy}
}
@article{journals/tvlsi/AppelloBGSR09,
  title = {Effective Diagnostic Pattern Generation Strategy for Transition-Delay Faults in Full-Scan SOCs},
  pages = {1654-1659},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2006177},
  author = {Davide Appello and Paolo Bernardi and Michelangelo Grosso and Ernesto Sánchez and Matteo Sonza Reorda}
}
@article{journals/tvlsi/LeeCV07,
  title = {A Flexible Architecture for Precise Gamma Correction},
  pages = {474-478},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.893671},
  author = {Dong-U Lee and Ray C. C. Cheung and John D. Villasenor}
}
@article{journals/tvlsi/ChenP00,
  title = {Synthesis of custom interleaved memory systems},
  pages = {74-83},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820763},
  author = {Song Chen and Adam Postula}
}
@article{journals/tvlsi/WeiZRCJ02,
  title = {Vertically integrated SOI circuits for low-power and high-performance applications},
  pages = {351-362},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043338},
  author = {Liqiong Wei and Rongtian Zhang and Kaushik Roy and Zhanping Chen and David B. Janes}
}
@article{journals/tvlsi/ZhangXG09,
  title = {Variable-Bin-Rate CABAC Engine for H.264/AVC High Definition Real-Time Decoding},
  pages = {417-426},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2005286},
  author = {Peng Zhang and Don Xie and Wen Gao}
}
@article{journals/tvlsi/MarculescuMP00,
  title = {Theoretical bounds for switching activity analysis in finite-state machines},
  pages = {335-339},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845899},
  author = {Diana Marculescu and Radu Marculescu and Massoud Pedram}
}
@article{journals/tvlsi/HegdeS01,
  title = {Soft digital signal processing},
  pages = {813-823},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974895},
  author = {Rajamohana Hegde and Naresh R. Shanbhag}
}
@article{journals/tvlsi/GericotaASF08,
  title = {Reliability and Availability in Reconfigurable Computing: A Basis for a Common Solution},
  pages = {1545-1558},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2001141},
  author = {Manuel G. Gericota and Gustavo R. Alves and Miguel L. Silva and José M. Ferreira}
}
@article{journals/tvlsi/GonciariAN05,
  title = {Synchronization overhead in SOC compressed test},
  pages = {140-152},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.834238},
  author = {Paul Theo Gonciari and Bashir M. Al-Hashimi and Nicola Nicolici}
}
@article{journals/tvlsi/RoyL00,
  title = {Guest editorial: low-power electronics and design},
  pages = {233-234},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2000.845890},
  author = {K. Roy and D. T. Lee}
}
@article{journals/tvlsi/DarakGPL14,
  title = {Low-Complexity Reconfigurable Fast Filter Bank for Multi-Standard Wireless Receivers},
  pages = {1202-1206},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2263813},
  author = {Sumit Jagdish Darak and Smitha Kavallur Pisharath Gopi and Achutavarrier Prasad Vinod and Edmund Ming-Kit Lai}
}
@article{journals/tvlsi/LuoCTGFCCTIL14,
  title = {Fast Transistor Threshold Voltage Measurement Method for High-Speed, High-Accuracy Advanced Process Characterization},
  pages = {1138-1149},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2265299},
  author = {Tseng-Chin Luo and Mango Chia-Tso Chao and Huan-Chi Tseng and Masaharu Goto and Philip A. Fisher and Yuan-Yao Chang and Chi-Min Chang and Takayuki Takao and Katsuhito Iwasaki and Cheng Mao Lee}
}
@article{journals/tvlsi/HuXPXZS15,
  title = {Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems},
  pages = {654-663},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2321571},
  author = {Jingtong Hu and Mimi Xie and Chen Pan and Chun Jason Xue and Qingfeng Zhuge and Edwin Hsing-Mean Sha}
}
@article{journals/tvlsi/HuangL09,
  title = {Full-Chip Thermal Analysis for the Early Design Stage via Generalized Integral Transforms},
  pages = {613-626},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.2006043},
  author = {Pei-Yu Huang and Yu-Min Lee}
}
@article{journals/tvlsi/ThiedeZSLLLNHRLSKBHHKRSJSB98,
  title = {Mixed signal integrated circuits based on GaAs HEMTs},
  pages = {6-17},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661240},
  author = {Andreas Thiede and Zhi-Gong Wang and Michael Schlechtweg and M. Lang and P. Leber and Zhihao Lao and Ulrich Nowotny and Volker Hurm and M. Rieger-Motzer and M. Ludwig and M. Sedler and K. Kohler and W. Bronner and J. Hornung and Axel Hülsmann and G. Kaufel and B. Raynor and J. Schneider and T. Jakobus and J. Schroth and Manfred Berroth}
}
@article{journals/tvlsi/AntaoB95a,
  title = {Behavioral simulation for analog system design verification},
  pages = {417-429},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.406999},
  author = {Brian A. A. Antao and Arthur J. Brodersen}
}
@article{journals/tvlsi/BadarogluPWDGM06,
  title = {SWAN: high-level simulation methodology for digital substrate noise generation},
  pages = {23-33},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863191},
  author = {Mustafa Badaroglu and Geert Van der Plas and Piet Wambacq and Stéphane Donnay and Georges G. E. Gielen and Hugo De Man}
}
@article{journals/tvlsi/Ykman-CouvreurLVCSHW02,
  title = {Dynamic memory management methodology applied to embedded telecom network systems},
  pages = {650-667},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801602},
  author = {Chantal Ykman-Couvreur and J. Lambrecht and Diederik Verkest and Francky Catthoor and Bengt Svantesson and Ahmed Hemani and F. Wolf}
}
@article{journals/tvlsi/ChenYW11,
  title = {Efficient Modulo 2n+1 Multipliers},
  pages = {2149-2157},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2080330},
  author = {Jian Wen Chen and Ruo He Yao and Wei Jing Wu}
}
@article{journals/tvlsi/LiBCRV04,
  title = {DCG: deterministic clock-gating for low-power microprocessor design},
  pages = {245-254},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  author = {Hai Li and Swarup Bhunia and Yiran Chen and Kaushik Roy and T. N. Vijaykumar}
}
@article{journals/tvlsi/ShamsEE98,
  title = {Modeling and comparing CMOS implementations of the C-element},
  pages = {563-567},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736128},
  author = {Maitham Shams and Jo C. Ebergen and Mohamed I. Elmasry}
}
@article{journals/tvlsi/LysaghtS96,
  title = {A simulation tool for dynamically reconfigurable field programmable gate arrays},
  pages = {381-390},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.532038},
  author = {Patrick Lysaght and Jon Stockwood}
}
@article{journals/tvlsi/MyllylaCJ11,
  title = {Architecture Design and Implementation of the Metric First List Sphere Detector Algorithm},
  pages = {895-899},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2041800},
  author = {Markus Myllylä and Joseph R. Cavallaro and Markku J. Juntti}
}
@article{journals/tvlsi/TangLL95,
  title = {A practical current sensing technique for IDDQ testing},
  pages = {302-310},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386229},
  author = {Jing-Jou Tang and Kuen-Jong Lee and Bin-Da Liu}
}
@article{journals/tvlsi/ChangCCWC15,
  title = {Low-Complexity Hardware Design for Fast Solving LSPs With Coordinated Polynomial Solution},
  pages = {230-243},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2305699},
  author = {Chung-Hsien Chang and Bo-Wei Chen and Shi-Huang Chen and Jhing-Fa Wang and Yu-Hao Chiu}
}
@article{journals/tvlsi/ShinK95,
  title = {Performance-oriented technology mapping for LUT-based FPGA's},
  pages = {323-327},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386231},
  author = {Hyunchul Shin and Chunghee Kim}
}
@article{journals/tvlsi/KraljicQZ96,
  title = {From real-time emulation to ASIC integration for image processing applications},
  pages = {391-404},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.532039},
  author = {Ivan C. Kraljic and Georges Quénot and Bertrand Zavidovique}
}
@article{journals/tvlsi/CheltonB08,
  title = {Fast Elliptic Curve Cryptography on FPGA},
  pages = {198-205},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912228},
  author = {William N. Chelton and Mohammed Benaissa}
}
@article{journals/tvlsi/LinLLZL09,
  title = {Realizing a Sub-Linear Time String-Matching Algorithm With a Hardware Accelerator Using Bloom Filters},
  pages = {1008-1020},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2012011},
  author = {Po-Ching Lin and Ying-Dar Lin and Yuan-Cheng Lai and Yi-Jun Zheng and Tsern-Huei Lee}
}
@article{journals/tvlsi/SinkarGSKK14,
  title = {Low-Cost Per-Core Voltage Domain Support for Power-Constrained High-Performance Processors},
  pages = {747-758},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2257900},
  author = {Abhishek A. Sinkar and Hamid Reza Ghasemi and Michael J. Schulte and Ulya R. Karpuzcu and Nam Sung Kim}
}
@article{journals/tvlsi/RuaroCM15,
  title = {Runtime Adaptive Circuit Switching and Flow Priority in NoC-Based MPSoCs},
  pages = {1077-1088},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2331135},
  author = {Marcelo Ruaro and Everton Alceu Carara and Fernando Gehm Moraes}
}
@article{journals/tvlsi/SinanogluA09,
  title = {X-Align: Improving the Scan Cell Observability of Response Compactors},
  pages = {1392-1404},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2004589},
  author = {Ozgur Sinanoglu and Sobeeh Almukhaizim}
}
@article{journals/tvlsi/ChenWLW15,
  title = {A Voltage Monitoring IC With HV Multiplexer and HV Transceiver for Battery Management Systems},
  pages = {244-253},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2303989},
  author = {Chih-Lin Chen and Deng-Shian Wang and Jie-Jyun Li and Chua-Chin Wang}
}
@article{journals/tvlsi/FennBT96,
  title = {Finite field inversion over the dual basis},
  pages = {134-137},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486087},
  author = {Sebastian T. J. Fenn and Mohammed Benaissa and David Taylor}
}
@article{journals/tvlsi/HeFR06,
  title = {Highly-Parallel Decoding Architectures for Convolutional Turbo Codes},
  pages = {1147-1151},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884172},
  author = {Zhiyong He and Paul Fortier and Sébastien Roy 0002}
}
@article{journals/tvlsi/MerlinoA09,
  title = {A Fully Pipelined Architecture for the LOCO-I Compression Algorithm},
  pages = {967-971},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2009188},
  author = {Pierantonio Merlino and Antonio Abramo}
}
@article{journals/tvlsi/BarazaGBGG08,
  title = {Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code},
  pages = {693-706},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000254},
  author = {Juan Carlos Baraza and Joaquin Gracia and Sara Blanc and Daniel Gil and Pedro J. Gil}
}
@article{journals/tvlsi/IsmailK02,
  title = {Guest editorial: special issue on on-chip inductance in high-speed integrated circuits},
  pages = {683-684},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.808778},
  author = {Yehea I. Ismail and Byron Krauter}
}
@article{journals/tvlsi/HonkoteT12,
  title = {ZeROA: Zero Clock Skew Rotary Oscillatory Array},
  pages = {1528-1532},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2158458},
  author = {Vinayak Honkote and Baris Taskin}
}
@article{journals/tvlsi/SaldanaSYBCC07,
  title = {Routability of Network Topologies in FPGAs},
  pages = {948-951},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900746},
  author = {Manuel Saldaña and Lesley Shannon and Jia Shuo Yue and Sikang Bian and John Craig and Paul Chow}
}
@article{journals/tvlsi/MajhiAJP00,
  title = {Line coverage of path delay faults},
  pages = {610-614},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894166},
  author = {Ananta K. Majhi and V. D. Agrawak and James Jacob and Lalit M. Patnaik}
}
@article{journals/tvlsi/KuangZYD10,
  title = {Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS Circuits},
  pages = {410-422},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011554},
  author = {Weidong Kuang and Peiyi Zhao and Jiann S. Yuan and Ronald F. DeMara}
}
@article{journals/tvlsi/ObergKH00,
  title = {Grammar-based hardware synthesis from port-size independent specifications},
  pages = {184-194},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831438},
  author = {Johnny Öberg and Anshul Kumar and Ahmed Hemani}
}
@article{journals/tvlsi/Savir98,
  title = {Redundancy revisited},
  pages = {620-624},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736135},
  author = {Jacob Savir}
}
@article{journals/tvlsi/ShaoTK09,
  title = {The Design of a Micro Power Management System for Applications Using Photovoltaic Cells With the Maximum Output Power Control},
  pages = {1138-1142},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2001083},
  author = {Hui Shao and Chi-Ying Tsui and Wing-Hung Ki}
}
@article{journals/tvlsi/ReviriegoPSM14,
  title = {A Method to Extend Orthogonal Latin Square Codes},
  pages = {1635-1639},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2275036},
  author = {Pedro Reviriego and Salvatore Pontarelli and Alfonso Sánchez-Macián and Juan Antonio Maestro}
}
@article{journals/tvlsi/ChenYSDBL13,
  title = {Cross-Coupled Current Conveyor Based CMOS Transimpedance Amplifier for Broadband Data Transmission},
  pages = {1516-1525},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2211086},
  author = {Dandan Chen and Kiat Seng Yeo and Xiaomeng Shi and Manh Anh Do and Chirn Chye Boon and Wei Meng Lim}
}
@article{journals/tvlsi/ZhouMH10,
  title = {Complexity Analysis and Efficient Implementations of Bit Parallel Finite Field Multipliers Based on Karatsuba-Ofman Algorithm on FPGAs},
  pages = {1057-1066},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2020088},
  author = {Gang Zhou and Harald Michalik and László Hinsenkamp}
}
@article{journals/tvlsi/LearySMC09,
  title = {Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique},
  pages = {674-687},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.2011205},
  author = {Glenn Leary and Krishnan Srinivasan and Krishna Mehta and Karam S. Chatha}
}
@article{journals/tvlsi/FarzanJ06,
  title = {Coding schemes for chip-to-chip interconnect applications},
  pages = {393-406},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.874369},
  author = {Kamran Farzan and David A. Johns}
}
@article{journals/tvlsi/LekatsasHW05,
  title = {Approximate arithmetic coding for bus transition reduction in low power designs},
  pages = {696-707},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848803},
  author = {Haris Lekatsas and Jörg Henkel and Wayne Wolf}
}
@article{journals/tvlsi/WuD00,
  title = {Guest editorial 11th international symposium on system-level synthesis and design (ISSS'98)},
  pages = {469-471},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2000.894151},
  author = {Allen C.-H. Wu and Nikil D. Dutt}
}
@article{journals/tvlsi/AlnuweiriS95,
  title = {Efficient network folding techniques for routing permutations in VLSI},
  pages = {254-263},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386225},
  author = {Hussein M. Alnuweiri and Sadiq M. Sait}
}
@article{journals/tvlsi/LeeJ09,
  title = {Hardware Acceleration for Media/Transaction Applications in Network Processors},
  pages = {1691-1697},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2006847},
  author = {Byeong Kil Lee and Lizy K. John}
}
@article{journals/tvlsi/SunLXZZZ12,
  title = {Using Magnetic RAM to Build Low-Power and Soft Error-Resilient L1 Cache},
  pages = {19-28},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2090914},
  author = {Hongbin Sun and Chuanyin Liu and Wei Xu and Jizhong Zhao and Nanning Zheng and Tong Zhang 0002}
}
@article{journals/tvlsi/HsiaoRP00,
  title = {Peak power estimation of VLSI circuits: new peak power measures},
  pages = {435-439},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863624},
  author = {Michael S. Hsiao and Elizabeth M. Rudnick and Janak H. Patel}
}
@article{journals/tvlsi/AliotoPP10,
  title = {Understanding the Effect of Process Variations on the Delay of Static and Domino Logic},
  pages = {697-710},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2015455},
  author = {Massimo Alioto and Gaetano Palumbo and Melita Pennisi}
}
@article{journals/tvlsi/PalaniappanP13,
  title = {A Design Methodology for Power Efficiency Optimization of High-Speed Equalized-Electrical I/O Architectures},
  pages = {1421-1431},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2211628},
  author = {Arun Palaniappan and Samuel Palermo}
}
@article{journals/tvlsi/SeomunS11,
  title = {Design and Optimization of Power-Gated Circuits With Autonomous Data Retention},
  pages = {227-236},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2033356},
  author = {Jun Seomun and Youngsoo Shin}
}
@article{journals/tvlsi/CherkauerF94,
  title = {Channel width tapering of serially connected MOSFET's with emphasis on power dissipation},
  pages = {100-114},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273155},
  author = {Brian S. Cherkauer and Eby G. Friedman}
}
@article{journals/tvlsi/YangTC13,
  title = {MDC FFT/IFFT Processor With Variable Length for MIMO-OFDM Systems},
  pages = {720-731},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2194315},
  author = {Kai-Jiun Yang and Shang-Ho Tsai and Gene C. H. Chuang}
}
@article{journals/tvlsi/SuHCW99,
  title = {An improved Montgomery's algorithm for high-speed RSA public-key cryptosystem},
  pages = {280-284},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766756},
  author = {Chih-Yuang Su and Shih-Am Hwang and Po-Song Chen and Cheng-Wen Wu}
}
@article{journals/tvlsi/MaVW07,
  title = {Low-Latency Factorization Architecture for Algebraic Soft-Decision Decoding of Reed-Solomon Codes},
  pages = {1225-1238},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2007.904173},
  author = {Jun Ma and Alexander Vardy and Zhongfeng Wang}
}
@article{journals/tvlsi/HarrisP08,
  title = {Guest Editorial Special Section on Design Verification and Validation},
  pages = {337-338},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.919691},
  author = {I. Harris and D. Pradhan}
}
@article{journals/tvlsi/WooLKJK14,
  title = {1.2 V 10-bit 75 MS/s Pipelined ADC With Phase-Dependent Gain-Transition CDS},
  pages = {585-592},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2251019},
  author = {Jong-Kwan Woo and Hyunjoong Lee and Hwi-Cheol Kim and Deog-Kyoon Jeong and Suhwan Kim}
}
@article{journals/tvlsi/NeophytouM12,
  title = {Test Pattern Generation of Relaxed n-Detect Test Sets},
  pages = {410-423},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2010.2102056},
  author = {Stelios Neophytou and Maria K. Michael}
}
@article{journals/tvlsi/HameenanttilaCL96,
  title = {Fast coupled noise estimation for crosstalk avoidance in the MCG multichip module autorouter},
  pages = {356-368},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.532036},
  author = {Tom Hameenanttila and Jo Dale Carothers and Donghui Li}
}
@article{journals/tvlsi/DasLWLL11,
  title = {An Analytical Model Relating FPGA Architecture to Logic Density and Depth},
  pages = {2229-2242},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2079339},
  author = {Joydip Das and Andrew Lam and Steven J. E. Wilton and Philip Heng Wai Leong and Wayne Luk}
}
@article{journals/tvlsi/WolfEY01,
  title = {Path clustering in software timing analysis},
  pages = {773-782},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974891},
  author = {Fabian Wolf and Rolf Ernst and Wei Ye}
}
@article{journals/tvlsi/WangXZWYWNW15,
  title = {Actively Alleviate Power Gating-Induced Power/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC},
  pages = {266-279},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2306959},
  author = {Xuan Wang and Jiang Xu and Wei Zhang and Xiaowen Wu and Yaoyao Ye and Zhehui Wang and Mahdi Nikdast and Zhe Wang}
}
@article{journals/tvlsi/KursunNDF03,
  title = {Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor},
  pages = {514-522},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812289},
  author = {Volkan Kursun and Siva G. Narendra and Vivek De and Eby G. Friedman}
}
@article{journals/tvlsi/Pomeranz14a,
  title = {Test Compaction by Sharing of Transparent-Scan Sequences Among Logic Blocks},
  pages = {792-802},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2256438},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/ConteMST00,
  title = {System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design},
  pages = {129-137},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831433},
  author = {Thomas M. Conte and Kishore N. Menezes and Sumedh W. Sathaye and Mark C. Toburen}
}
@article{journals/tvlsi/WuSL12,
  title = {Direct Compare of Information Coded With Error-Correcting Codes},
  pages = {2147-2151},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2169094},
  author = {Wei Wu and Dinesh Somasekhar and Shih-Lien Lu}
}
@article{journals/tvlsi/SatagopanBASK07,
  title = {DFT Techniques and Automation for Asynchronous NULL Conventional Logic Circuits},
  pages = {1155-1159},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.903945},
  author = {Venkat Satagopan and Bonita Bhaskaran and Waleed K. Al-Assadi and Scott C. Smith and Sindhu Kakarla}
}
@article{journals/tvlsi/OMeliaE10,
  title = {Enhancing the Performance of Symmetric-Key Cryptography via Instruction Set Extensions},
  pages = {1505-1518},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2009.2025171},
  author = {Sean O'Melia and Adam J. Elbirt}
}
@article{journals/tvlsi/GuptaS12,
  title = {Compact Current Source Models for Timing Analysis Under Temperature and Body Bias Variations},
  pages = {2104-2117},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2169686},
  author = {Saket Gupta and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/Harris15,
  title = {Sequential Element Timing Parameter Definition Considering Clock Uncertainty},
  pages = {2705-2708},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2364991},
  author = {David Money Harris}
}
@article{journals/tvlsi/LiLSC09,
  title = {A Unified Detection Scheme for Crosstalk Effects in Interconnection Bus},
  pages = {306-311},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2004548},
  author = {Katherine Shu-Min Li and Chung-Len Lee and Chauchin Su and Jwu E. Chen}
}
@article{journals/tvlsi/LuoLS15,
  title = {Efficient Memory-Addressing Algorithms for FFT Processor Design},
  pages = {2162-2172},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2361209},
  author = {Hsin-Fu Luo and Yi-Jun Liu and Ming-Der Shieh}
}
@article{journals/tvlsi/JhaD93,
  title = {Rapid estimation for parameterized components in high-level synthesis},
  pages = {296-303},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238443},
  author = {Pradip K. Jha and Nikil D. Dutt}
}
@article{journals/tvlsi/YoussefZAE10,
  title = {On the Power Management of Simultaneous Multithreading Processors},
  pages = {1243-1248},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2020727},
  author = {Ahmed Youssef and Mohamed Zahran and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/tvlsi/ChanR04,
  title = {A jitter characterization system using a component-invariant Vernier delay line},
  pages = {79-95},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  author = {Antonio H. Chan and Gordon W. Roberts}
}
@article{journals/tvlsi/LawGC11,
  title = {Modeling and Synthesis of Asynchronous Pipelines},
  pages = {682-695},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2039501},
  author = {Chong-Fatt Law and Bah-Hwee Gwee and Joseph Sylvester Chang}
}
@article{journals/tvlsi/Parhi99,
  title = {Low-energy CSMT carry generators and binary adders},
  pages = {450-462},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.805752},
  author = {Keshab K. Parhi}
}
@article{journals/tvlsi/AzarkhishRLB15,
  title = {A Modular Shared L2 Memory Design for 3-D Integration},
  pages = {1485-1498},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2340013},
  author = {Erfan Azarkhish and Davide Rossi and Igor Loi and Luca Benini}
}
@article{journals/tvlsi/BhatiaH00,
  title = {Resource requirements and layouts for field programmable interconnection chips},
  pages = {346-355},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845901},
  author = {Dinesh Bhatia and James Haralambides}
}
@article{journals/tvlsi/HoHLC04,
  title = {An orthogonal simulated annealing algorithm for large floorplanning problems},
  pages = {874-877},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.831464},
  author = {Shinn-Ying Ho and Shinn-Jang Ho and Yi-Kuang Lin and W. C.-C. Chu}
}
@article{journals/tvlsi/KimPKKCJ14,
  title = {CMOS Charge Pump With No Reversion Loss and Enhanced Drivability},
  pages = {1441-1445},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2267214},
  author = {Joung-Yeal Kim and Su-Jin Park and Kee-Won Kwon and Bai-Sun Kong and Joo-Sun Choi and Young-Hyun Jun}
}
@article{journals/tvlsi/ChaoCW13,
  title = {Routing-Based Traffic Migration and Buffer Allocation Schemes for 3-D Network-on-Chip Systems With Thermal Limit},
  pages = {2118-2131},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227852},
  author = {Chih-Hao Chao and Kun-Chih Chen and An-Yeu Wu}
}
@article{journals/tvlsi/SinghD93,
  title = {A heuristic for decomposition in multilevel logic optimization},
  pages = {441-445},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250191},
  author = {Vinaya Kumar Singh and A. A. Diwan}
}
@article{journals/tvlsi/BergamaschiRNT97,
  title = {Control-flow versus data-flow-based scheduling: combining both approaches in an adaptive scheduling system},
  pages = {82-100},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555989},
  author = {Reinaldo A. Bergamaschi and Salil Raje and Indira Nair and Louise Trevillyan}
}
@article{journals/tvlsi/YunBVDA98,
  title = {The design and verification of a high-performance low-control-overhead asynchronous differential equation solver},
  pages = {643-655},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736138},
  author = {Kenneth Y. Yun and Peter A. Beerel and Vida Vakilotojar and Ayoob E. Dooply and Julio Arceo}
}
@article{journals/tvlsi/AnJRWJ15,
  title = {An Energy-Efficient All-Digital Time-Domain-Based CMOS Temperature Sensor for SoC Thermal Management},
  pages = {1508-1517},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2344112},
  author = {Young-Jae An and Dong-Hoon Jung and Kyungho Ryu and Seung-Han Woo and Seong-Ook Jung}
}
@article{journals/tvlsi/LuoJP07,
  title = {Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems},
  pages = {427-437},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.893660},
  author = {Jiong Luo and Niraj K. Jha and Li-Shiuan Peh}
}
@article{journals/tvlsi/OlivieriM14,
  title = {Logic Drivers: A Propagation Delay Modeling Paradigm for Statistical Simulation of Standard Cell Designs},
  pages = {1429-1440},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2269838},
  author = {Mauro Olivieri and Antonio Mastrandrea}
}
@article{journals/tvlsi/IsmailF00,
  title = {Effects of inductance on the propagation delay and repeater insertion in VLSI circuits},
  pages = {195-206},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831439},
  author = {Yehea I. Ismail and Eby G. Friedman}
}
@article{journals/tvlsi/ThongN09,
  title = {Time-Efficient Single Constant Multiplication Based on Overlapping Digit Patterns},
  pages = {1353-1357},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2003004},
  author = {Jason Thong and Nicola Nicolici}
}
@article{journals/tvlsi/LamK10,
  title = {CMOS Bandgap References With Self-Biased Symmetrically Matched Current-Voltage Mirror and Extension of Sub-1-V Design},
  pages = {857-865},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2016204},
  author = {Yat-Hei Lam and Wing-Hung Ki}
}
@article{journals/tvlsi/ShihHJ09,
  title = {Automatic Verification Stimulus Generation for Interface Protocols Modeled With Non-Deterministic Extended FSM},
  pages = {723-727},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.2006042},
  author = {Che-Hua Shih and Juinn-Dar Huang and Jing-Yang Jou}
}
@article{journals/tvlsi/MaLPCKKP97,
  title = {Graded-channel MOSFET (GCMOSFET) for high performance, low voltage DSP applications},
  pages = {352-359},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645061},
  author = {Jun Ma and Han-Bin Liang and R. A. Pryor and Sunny Cheng and M. H. Kaneshiro and C. S. Kyono and Ken Papworth}
}
@article{journals/tvlsi/SinghISF06,
  title = {Instruction-Based Self-Testing of Delay Faults in Pipelined Processors},
  pages = {1203-1215},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886412},
  author = {Virendra Singh and Michiko Inoue and Kewal K. Saluja and Hideo Fujiwara}
}
@article{journals/tvlsi/LuedersEGHKZSB14,
  title = {Architectural and Circuit Design Techniques for Power Management of Ultra-Low-Power MCU Systems},
  pages = {2287-2296},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2290083},
  author = {Michael Lueders and Björn Eversmann and Johannes Gerber and Korbinian Huber and Rüdiger Kuhn and Michael Zwerg and Doris Schmitt-Landsiedel and Ralf Brederlow}
}
@article{journals/tvlsi/FilhoMSR09,
  title = {CGADL: An Architecture Description Language for Coarse-Grained Reconfigurable Arrays},
  pages = {1247-1259},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2002429},
  author = {Julio A. de Oliveira Filho and Stephan Masekowsky and Thomas Schweizer and Wolfgang Rosenstiel}
}
@article{journals/tvlsi/ChenP04,
  title = {Small area parallel Chien search architectures for long BCH codes},
  pages = {545-549},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  author = {Yanni Chen and Keshab K. Parhi}
}
@article{journals/tvlsi/JiangKC00,
  title = {Estimation for maximum instantaneous current through supply lines for CMOS circuits},
  pages = {61-73},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820762},
  author = {Yi-Min Jiang and Angela Krstic and Kwang-Ting Cheng}
}
@article{journals/tvlsi/ZhangHDEBC11,
  title = {Prediction and Comparison of High-Performance On-Chip Global Interconnection},
  pages = {1154-1166},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2047415},
  author = {Yulei Zhang and Xiang Hu and Alina Deutsch and A. Ege Engin and James F. Buckwalter and Chung-Kuan Cheng}
}
@article{journals/tvlsi/LinH12,
  title = {SKB-Tree: A Fixed-Outline Driven Representation for Modern Floorplanning Problems},
  pages = {473-484},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2011.2104983},
  author = {Jai-Ming Lin and Zhi-Xiong Hung}
}
@article{journals/tvlsi/RyanF98,
  title = {Dynamic fault dictionaries and two-stage fault isolation},
  pages = {176-180},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661261},
  author = {Paul G. Ryan and W. Kent Fuchs}
}
@article{journals/tvlsi/WangGS15,
  title = {WCET-Aware Energy-Efficient Data Allocation on Scratchpad Memory for Real-Time Embedded Systems},
  pages = {2700-2704},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2379635},
  author = {Zhu Wang and Zonghua Gu and Zili Shao}
}
@article{journals/tvlsi/ZhuGDSK09,
  title = {Characterization of Single-Electron Tunneling Transistors for Designing Low-Power Embedded Systems},
  pages = {646-659},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.2009013},
  author = {Changyun Zhu and Zhengyu Gu and Robert P. Dick and Li Shang and Robert G. Knobel}
}
@article{journals/tvlsi/SasanAHEK12,
  title = {Variation Trained Drowsy Cache (VTD-Cache): A History Trained Variation Aware Drowsy Cache for Fine Grain Voltage Scaling},
  pages = {630-642},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2106523},
  author = {Avesta Sasan and Kiarash Amiri and Houman Homayoun and Ahmed M. Eltawil and Fadi J. Kurdahi}
}
@article{journals/tvlsi/RahmaniPM16,
  title = {Efficient Selection of Trace and Scan Signals for Post-Silicon Debug},
  pages = {313-323},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2396083},
  author = {Kamran Rahmani and Sudhi Proch and Prabhat Mishra}
}
@article{journals/tvlsi/GuptaWP98,
  title = {Analytic termination metrics for pin-to-pin lossy transmission lines with nonlinear drivers},
  pages = {457-463},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711316},
  author = {Rohini Gupta and John Willis and Lawrence T. Pileggi}
}
@article{journals/tvlsi/FasthuberRPC15,
  title = {A Scalable MIMO Detector Processor With Near-ASIC Energy Efficiency},
  pages = {1973-1986},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2360066},
  author = {Robert Fasthuber and Praveen Raghavan and Liesbet Van der Perre and Francky Catthoor}
}
@article{journals/tvlsi/KagarisT93,
  title = {Cost-effective LFSR synthesis for optimal pseudoexhaustive BIST test sets},
  pages = {526-536},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250200},
  author = {Dimitrios Kagaris and Spyros Tragoudas}
}
@article{journals/tvlsi/WangR99,
  title = {An activity-driven encoding scheme for power optimization in microprogrammed control unit},
  pages = {130-134},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748210},
  author = {C.-Y. Wang and K. Roy}
}
@article{journals/tvlsi/SrinivasanGB98,
  title = {Bounds on pseudoexhaustive test lengths},
  pages = {420-431},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711313},
  author = {Rajagopalan Srinivasan and Sandeep K. Gupta and Melvin A. Breuer}
}
@article{journals/tvlsi/SchlottmannPH12,
  title = {A High-Level Simulink-Based Tool for FPAA Configuration},
  pages = {10-18},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2091687},
  author = {Craig Schlottmann and Csaba Petre and Paul E. Hasler}
}
@article{journals/tvlsi/MoradiKEP12,
  title = {Masked Dual-Rail Precharge Logic Encounters State-of-the-Art Power Analysis Methods},
  pages = {1578-1589},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2160375},
  author = {Amir Moradi and Mario Kirschbaum and Thomas Eisenbarth and Christof Paar}
}
@article{journals/tvlsi/BjureusJ01,
  title = {Modeling of mixed control and dataflow systems in MASCOT},
  pages = {690-703},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953502},
  author = {Per Bjuréus and Axel Jantsch}
}
@article{journals/tvlsi/HentschkeNJR09,
  title = {Maze Routing Steiner Trees With Delay Versus Wire Length Tradeoff},
  pages = {1073-1086},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2019798},
  author = {Renato Fernandes Hentschke and Jagannathan Narasimhan and Marcelo O. Johann and Ricardo Reis}
}
@article{journals/tvlsi/ShinLK01,
  title = {A hardware cost minimized fast Phong shader},
  pages = {297-304},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924048},
  author = {Hyunchul Shin and Jin-Aeon Lee and Lee-Sup Kim}
}
@article{journals/tvlsi/TheodorouKPG13,
  title = {Software-Based Self Test Methodology for On-Line Testing of L1 Caches in Multithreaded Multicore Architectures},
  pages = {786-790},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2191000},
  author = {Giorgos Theodorou and Nektarios Kranitis and Antonis M. Paschalis and Dimitris Gizopoulos}
}
@article{journals/tvlsi/AklB08,
  title = {Transition Skew Coding for Global On-Chip Interconnect},
  pages = {1091-1096},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000596},
  author = {Miriam J. Akl and Magdy A. Bayoumi}
}
@article{journals/tvlsi/ZhangGR00,
  title = {Low-swing on-chip signaling techniques: effectiveness and robustness},
  pages = {264-272},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845893},
  author = {Hui Zhang 0008 and George Varghese and Jan M. Rabaey}
}
@article{journals/tvlsi/Pomeranz15,
  title = {Skewed-Load Test Cubes Based on Functional Broadside Tests for a Low-Power Test Set},
  pages = {593-597},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2311170},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/QuintonW09,
  title = {Programmable Logic Core Enhancements for High-Speed On-Chip Interfaces},
  pages = {1334-1339},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2001427},
  author = {Bradley R. Quinton and Steven J. E. Wilton}
}
@article{journals/tvlsi/VenkateswaranM93,
  title = {Coprocessor design for multilayer surface-mounted PCB routing},
  pages = {31-45},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.219905},
  author = {Raja Venkateswaran and Pinaki Mazumder}
}
@article{journals/tvlsi/NevesF96,
  title = {Design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew},
  pages = {286-291},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502201},
  author = {José Luis Neves and Eby G. Friedman}
}
@article{journals/tvlsi/SuWCM11,
  title = {Performance Optimization Using Variable-Latency Design Style},
  pages = {1874-1883},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2058874},
  author = {Yu-Shih Su and Da-Chung Wang and Shih-Chieh Chang and Malgorzata Marek-Sadowska}
}
@article{journals/tvlsi/Olivieri01a,
  title = {Correction to "design of synchronous and asynchronous variable-latency pipelined multipliers"},
  pages = {558-559},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2001.931231},
  author = {Mauro Olivieri}
}
@article{journals/tvlsi/XuBH14,
  title = {A 65-nm CMOS 10-GS/s 4-bit Background-Calibrated Noninterleaved Flash ADC for Radio Astronomy},
  pages = {2316-2325},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2291563},
  author = {Yongsheng Xu and Leonid Belostotski and James W. Haslett}
}
@article{journals/tvlsi/ChenDZM00,
  title = {A compact physical via blockage model},
  pages = {689-692},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902263},
  author = {Qiang Chen and Jeffrey A. Davis and Payman Zarkesh-Ha and James D. Meindl}
}
@article{journals/tvlsi/ImranLD13,
  title = {Fault Demotion Using Reconfigurable Slack (FaDReS)},
  pages = {1364-1368},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2206836},
  author = {Naveed Imran and Jooheung Lee and Ronald F. DeMara}
}
@article{journals/tvlsi/DaiG014,
  title = {Exploiting Early Tag Access for Reducing L1 Data Cache Energy in Embedded Processors},
  pages = {396-407},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2241088},
  author = {Jianwei Dai and Menglong Guan and Lei Wang 0003}
}
@article{journals/tvlsi/TungLLH12,
  title = {Standard Cell Like Via-Configurable Logic Blocks for Structured ASIC in an Industrial Design Flow},
  pages = {2184-2197},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2170712},
  author = {Hui-Hsiang Tung and Rung-Bin Lin and Mei-Chen Li and Tsung-Han Heish}
}
@article{journals/tvlsi/PomeranzR11a,
  title = {Input Necessary Assignments for Testing of Path Delay Faults in Standard-Scan Circuits},
  pages = {333-337},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2031865},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/Jha10,
  title = {Editorial: New Associate Editor Appointments},
  pages = {345-346},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2039658},
  author = {Niraj K. Jha}
}
@article{journals/tvlsi/LeeC11,
  title = {Efficient Package Pin-Out Planning With System Interconnects Optimization for Package-Board Codesign},
  pages = {904-909},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2041562},
  author = {Ren-Jie Lee and Hung-Ming Chen}
}
@article{journals/tvlsi/JiangCJ09,
  title = {A 2.5-GHz Built-in Jitter Measurement System in a Serial-Link Transceiver},
  pages = {1698-1708},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2006476},
  author = {Shu-Yu Jiang and Kuo-Hsing Cheng and Pei-Yi Jian}
}
@article{journals/tvlsi/Zarkesh-HaDM00,
  title = {Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip},
  pages = {649-659},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902259},
  author = {Payman Zarkesh-Ha and Jeffrey A. Davis and James D. Meindl}
}
@article{journals/tvlsi/KimZP03,
  title = {A true single-phase energy-recovery multiplier},
  pages = {194-207},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810795},
  author = {Suhwan Kim and Conrad H. Ziesler and Marios C. Papaefthymiou}
}
@article{journals/tvlsi/BhattacharyaBJ15,
  title = {Design of Efficient Content Addressable Memories in High-Performance FinFET Technology},
  pages = {963-967},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2319192},
  author = {Debajit Bhattacharya and Ajay N. Bhoj and Niraj K. Jha}
}
@article{journals/tvlsi/Li05,
  title = {Diagnosis of single stuck-at faults and multiple timing faults in scan chains},
  pages = {708-718},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848800},
  author = {James Chien-Mo Li}
}
@article{journals/tvlsi/Izydorczyk10,
  title = {Three Steps to the Thermal Noise Death of Moore's Law},
  pages = {161-165},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2008809},
  author = {Jacek Izydorczyk}
}
@article{journals/tvlsi/IwasakiNNNYONTOIMEY07,
  title = {Single-Chip MPEG-2 422P@HL CODEC LSI With Multichip Configuration for Large Scale Processing Beyond HDTV Level},
  pages = {1055-1059},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2007.902212},
  author = {Hiroe Iwasaki and Jiro Naganuma and Koyo Nitta and Ken Nakamura and Takeshi Yoshitome and Mitsuo Ogura and Yasuyuki Nakajima and Yutaka Tashiro and Takayuki Onishi and Mitsuo Ikeda and Toshihiro Minami and Makoto Endo and Yoshiyuki Yashima}
}
@article{journals/tvlsi/GortPKAHWY12,
  title = {Formal-Analysis-Based Trace Computation for Post-Silicon Debug},
  pages = {1997-2010},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2166416},
  author = {Marcel Gort and Flavio M. de Paula and Johnny J. W. Kuan and Tor M. Aamodt and Alan J. Hu and Steven J. E. Wilton and Jin Yang}
}
@article{journals/tvlsi/LiTH10,
  title = {Reliability-Enhancement and Self-Repair Schemes for SRAMs With Static and Dynamic Faults},
  pages = {1361-1366},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2022363},
  author = {Jin-Fu Li and Tsu-Wei Tseng and Chih-Sheng Hou}
}
@article{journals/tvlsi/RamakrishnanH14,
  title = {Vector-Matrix Multiply and Winner-Take-All as an Analog Classifier},
  pages = {353-361},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2245351},
  author = {Shubha Ramakrishnan and Jennifer Hasler}
}
@article{journals/tvlsi/LinG09,
  title = {A Low-Power Field-Programmable Gate Array Routing Fabric},
  pages = {1481-1494},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2005098},
  author = {Mingjie Lin and Abbas El Gamal}
}
@article{journals/tvlsi/BoleyBC15,
  title = {Virtual Prototyper (ViPro): An SRAM Design Tool for Yield Constrained Optimization},
  pages = {3109-3113},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2385832},
  author = {Jim Boley and Peter Beshay and Benton H. Calhoun}
}
@article{journals/tvlsi/BenkridC04,
  title = {From application descriptions to hardware in seconds: a logic-based approach to bridging the gap},
  pages = {420-436},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {Khaled Benkrid and Danny Crookes}
}
@article{journals/tvlsi/InamoriNE99,
  title = {A memory-based architecture for MPEG2 system protocol LSIs},
  pages = {339-344},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.784095},
  author = {Minoru Inamori and Jiro Naganuma and Makoto Endo}
}
@article{journals/tvlsi/ChatterjeeRYM11,
  title = {A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective},
  pages = {809-817},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2041476},
  author = {Subho Chatterjee and Mitchelle Rasquinha and Sudhakar Yalamanchili and Saibal Mukhopadhyay}
}
@article{journals/tvlsi/HassanAE05,
  title = {MOS current mode circuits: analysis, design, and variability},
  pages = {885-898},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853609},
  author = {Hassan Hassan and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/tvlsi/YangWL04,
  title = {High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme},
  pages = {218-226},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  author = {Meng-Da Yang and An-Yeu Wu and Jyh-Ting Lai}
}
@article{journals/tvlsi/SamiSSZZ02,
  title = {Low-power data forwarding for VLIW embedded architectures},
  pages = {614-622},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801617},
  author = {Mariagiovanna Sami and Donatella Sciuto and Cristina Silvano and Vittorio Zaccaria and Roberto Zafalon}
}
@article{journals/tvlsi/Zyuban03,
  title = {Optimization of scannable latches for low energy},
  pages = {778-788},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.814322},
  author = {Victor V. Zyuban}
}
@article{journals/tvlsi/HuaQ05,
  title = {Voltage Setup Problem for Embedded Systems With Multiple Voltages},
  pages = {869-872},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850122},
  author = {S. Hua and G. Qu}
}
@article{journals/tvlsi/KulkarniGNR11,
  title = {A Read-Disturb-Free, Differential Sensing 1R/1W Port, 8T Bitcell Array},
  pages = {1727-1730},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2055169},
  author = {Jaydeep P. Kulkarni and Ashish Goel and Patrick Ndai and Kaushik Roy}
}
@article{journals/tvlsi/TzengHC14,
  title = {Parameterized All-Digital PLL Architecture and its Compiler to Support Easy Process Migration},
  pages = {621-630},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2248070},
  author = {Chao-Wen Tzeng and Shi-Yu Huang and Pei-Ying Chao}
}
@article{journals/tvlsi/HsuT96,
  title = {Guest Editorial Introduction to the Special Issue on the 1995 IEEE ASIC Conference},
  pages = {305},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.1996.532031},
  author = {K. W. Hsu and Cherrice Traver}
}
@article{journals/tvlsi/EsmaeildoustSJSN13,
  title = {Efficient RNS Implementation of Elliptic Curve Point Multiplication Over $\rm GF(p)$},
  pages = {1545-1549},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2210916},
  author = {Mohammad Esmaeildoust and Dimitrios Schinianakis and Hamid Javashi and Thanos Stouraitis and Keivan Navi}
}
@article{journals/tvlsi/ChungA13,
  title = {Concurrent Path Selection Algorithm in Statistical Timing Analysis},
  pages = {1715-1726},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2218136},
  author = {Jaeyong Chung and Jacob A. Abraham}
}
@article{journals/tvlsi/SaeedS14,
  title = {Design for Testability Support for Launch and Capture Power Reduction in Launch-Off-Shift and Launch-Off-Capture Testing},
  pages = {516-521},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2248764},
  author = {Samah Mohamed Saeed and Ozgur Sinanoglu}
}
@article{journals/tvlsi/MondalESS10,
  title = {Design and Implementation of a Sort-Free K-Best Sphere Decoder},
  pages = {1497-1501},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2025168},
  author = {Sudip Mondal and Ahmed M. Eltawil and Chung-An Shen and Khaled N. Salama}
}
@article{journals/tvlsi/ShiH10,
  title = {EMPIRE: An Efficient and Compact Multiple-Parameterized Model-Order Reduction Method for Physical Optimization},
  pages = {108-118},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2007842},
  author = {Yiyu Shi and Lei He}
}
@article{journals/tvlsi/EguiaTSLPTW12,
  title = {General Parameterized Thermal Modeling for High-Performance Microprocessor Design},
  pages = {211-224},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2098054},
  author = {Thom Jefferson A. Eguia and Sheldon X.-D. Tan and Ruijing Shen and Duo Li and Eduardo H. Pacheco and Murli Tirumala and Lingli Wang}
}
@article{journals/tvlsi/Hobson07,
  title = {A New Single-Ended SRAM Cell With Write-Assist},
  pages = {173-181},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.893580},
  author = {Richard F. Hobson}
}
@article{journals/tvlsi/ChiuKSC15,
  title = {Delay-Lock-Loop-Based Inductorless and Electrolytic Capacitorless Pseudo-Sine-Current Controller in LED Lighting Systems},
  pages = {2852-2861},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2368175},
  author = {Shao-Wei Chiu and Chun-Chieh Kuo and Yi-Ping Su and Ke-Horng Chen}
}
@article{journals/tvlsi/Stroobandt03,
  title = {A priori wire length distribution models with multiterminal nets},
  pages = {35-43},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810002},
  author = {Dirk Stroobandt}
}
@article{journals/tvlsi/BerkelR09,
  title = {Scalable Multi-Input-Multi-Output Queues With Application to Variation-Tolerant Architectures},
  pages = {920-923},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2012929},
  author = {C. H. van Berkel and T. A. van Roermund}
}
@article{journals/tvlsi/TailleferR05,
  title = {Reducing Measurement Uncertainty in a DSP-Based Mixed-Signal Test Environment Without Increasing Test Time},
  pages = {852-860},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850113},
  author = {Christopher S. Taillefer and Gordon W. Roberts}
}
@article{journals/tvlsi/RaoDBS05,
  title = {Bus encoding for total power reduction using a leakage-aware buffer configuration},
  pages = {1376-1383},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.862718},
  author = {Rajeev R. Rao and Harmander Deogun and David Blaauw and Dennis Sylvester}
}
@article{journals/tvlsi/ThomasL13a,
  title = {Multiplierless Algorithm for Multivariate Gaussian Random Number Generation in FPGAs},
  pages = {2193-2205},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2228017},
  author = {David B. Thomas and Wayne Luk}
}
@article{journals/tvlsi/FanHL15,
  title = {VLSI Design of a Depth Map Estimation Circuit Based on Structured Light Algorithm},
  pages = {2281-2294},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2357844},
  author = {Yu-Cheng Fan and Pin-Kang Huang and Hung-Kuan Liu}
}
@article{journals/tvlsi/KoziolBH14,
  title = {A Neuromorphic Approach to Path Planning Using a Reconfigurable Neuron Array IC},
  pages = {2724-2737},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2297056},
  author = {Scott Koziol and Stephen Brink and Jennifer Hasler}
}
@article{journals/tvlsi/XiuY02,
  title = {A "flying-adder" architecture of frequency and phase synthesis with scalability},
  pages = {637-649},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801607},
  author = {Liming Xiu and Zhihong You}
}
@article{journals/tvlsi/KoBL95,
  title = {Low-power design techniques for high-performance CMOS adders},
  pages = {327-333},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386232},
  author = {Uming Ko and T. Balsara and Wai Lee}
}
@article{journals/tvlsi/ChungLS02,
  title = {A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops},
  pages = {913-918},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808429},
  author = {Wai Chung and Timothy Lo and Manoj Sachdev}
}
@article{journals/tvlsi/ZhangWBLXF09,
  title = {A 32-Gb/s On-Chip Bus With Driver Pre-Emphasis Signaling},
  pages = {1267-1274},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2002682},
  author = {Liang Zhang and John M. Wilson 0002 and Rizwan Bashirullah and Lei Luo and Jian Xu and Paul D. Franzon}
}
@article{journals/tvlsi/KangPKR10,
  title = {On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures},
  pages = {270-280},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2010399},
  author = {Kunhyuk Kang and Sang Phill Park and Keejong Kim and Kaushik Roy}
}
@article{journals/tvlsi/MagosVT11,
  title = {An Accumulator - Based Test-Per-Clock Scheme},
  pages = {1090-1094},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2043452},
  author = {Dimitris Magos and Ioannis Voyiatzis and Steffen Tarnick}
}
@article{journals/tvlsi/AliotoP06,
  title = {Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison},
  pages = {1322-1335},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2006.887809},
  author = {Massimo Alioto and Gaetano Palumbo}
}
@article{journals/tvlsi/AndresRGG08,
  title = {Fault Emulation for Dependability Evaluation of VLSI Systems},
  pages = {422-431},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.917428},
  author = {David de Andrés and Juan Carlos Ruiz and Daniel Gil and Pedro J. Gil}
}
@article{journals/tvlsi/HanKC10,
  title = {DSP-Driven Self-Tuning of RF Circuits for Process-Induced Performance Variability},
  pages = {305-314},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2009454},
  author = {Donghoon Han and Byung-Sung Kim and Abhijit Chatterjee}
}
@article{journals/tvlsi/KongP04,
  title = {Low-latency architectures for high-throughput rate Viterbi decoders},
  pages = {642-651},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827600},
  author = {Jun Jin Kong and Keshab K. Parhi}
}
@article{journals/tvlsi/FelicijanF03,
  title = {An asynchronous ternary logic signaling system},
  pages = {1114-1119},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.819571},
  author = {T. Felicijan and Stephen B. Furber}
}
@article{journals/tvlsi/LyseckyCV04,
  title = {A fast on-chip profiler memory using a pipelined binary tree},
  pages = {120-122},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  author = {Roman L. Lysecky and Susan Cotterell and Frank Vahid}
}
@article{journals/tvlsi/ShimH13,
  title = {Boostable Repeater Design for Variation Resilience in VLSI Interconnects},
  pages = {1619-1631},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2212733},
  author = {Kyu-Nam Shim and Jiang Hu}
}
@article{journals/tvlsi/KarmakarCJ13,
  title = {Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs},
  pages = {793-806},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2198248},
  author = {Supriya Karmakar and John A. Chandy and Faquir C. Jain}
}
@article{journals/tvlsi/AmaravatiDBS15,
  title = {A Fully On-Chip PT-Invariant Transconductor},
  pages = {1961-1964},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2347346},
  author = {Anvesha Amaravati and Marshnil Vipin Dave and Maryam Shojaei Baghini and Dinesh Kumar Sharma}
}
@article{journals/tvlsi/MittalZTB07,
  title = {An Overview of a Compiler for Mapping Software Binaries to Hardware},
  pages = {1177-1190},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2007.904095},
  author = {Gaurav Mittal and David Zaretsky and Xiaoyong Tang and Prithviraj Banerjee}
}
@article{journals/tvlsi/QianBZZ15,
  title = {Automated Technology Migration Methodology for Mixed-Signal Circuit Based on Multistart Optimization Framework},
  pages = {2595-2605},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2377013},
  author = {Liuxi Qian and Zhaori Bi and Dian Zhou and Xuan Zeng}
}
@article{journals/tvlsi/KhellahE01,
  title = {A low-power high-performance current-mode multiport SRAM},
  pages = {590-598},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953493},
  author = {Muhammad M. Khellah and Mohamed I. Elmasry}
}
@article{journals/tvlsi/PaulANN14,
  title = {Addressing Partitioning Issues in Parallel Circuit Simulation},
  pages = {2713-2723},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2295358},
  author = {Douglas Paul and Ramachandra Achar and Michel S. Nakhla and Natalie Nakhla}
}
@article{journals/tvlsi/NakataHMMMM14,
  title = {Increase in Read Noise Margin of Single-Bit-Line SRAM Using Adiabatic Change of Word Line Voltage},
  pages = {686-690},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2247642},
  author = {Shunji Nakata and Hiroki Hanazono and Hiroshi Makino and Hiroki Morimura and Masayuki Miyama and Yoshio Matsuda}
}
@article{journals/tvlsi/ChungK15,
  title = {A 9.6-Gb/s 1.22-mW/Gb/s Data-Jitter Mixing Forwarded-Clock Receiver in 65-nm CMOS},
  pages = {2023-2033},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2355840},
  author = {Sang-Hye Chung and Lee-Sup Kim}
}
@article{journals/tvlsi/HoyosTVCAKN12,
  title = {A 15 MHz to 600 MHz, 20 mW, 0.38 mm2 Split-Control, Fast Coarse Locking Digital DLL in 0.13 µ m CMOS},
  pages = {564-568},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2011.2106170},
  author = {Sebastian Hoyos and Cheongyuen W. Tsang and Johan P. Vanderhaegen and Yun Chiu and Yasutoshi Aibara and Haideh Khorramabadi and Borivoje Nikolic}
}
@article{journals/tvlsi/ShoaibJV15,
  title = {Signal Processing With Direct Computations on Compressively Sensed Data},
  pages = {30-43},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2301733},
  author = {Mohammed Shoaib and Niraj K. Jha and Naveen Verma}
}
@article{journals/tvlsi/JeonSH15,
  title = {A Process-Variation Resilient Current Mode Logic With Simultaneous Regulations for Time Constant, Voltage Swing, Level Shifting, and DC Gain Using Time-Reference-Based Adaptive Biasing Chain},
  pages = {198-202},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2301034},
  author = {Hyung-Joon Jeon and José Silva-Martínez and Sebastian Hoyos}
}
@article{journals/tvlsi/KimHSK14,
  title = {An 11.2-Gb/s LVDS Receiver With a Wide Input Range Comparator},
  pages = {2156-2163},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2288420},
  author = {Kyeong-Min Kim and Sewook Hwang and Junyoung Song and Chulwoo Kim}
}
@article{journals/tvlsi/LiangZHYG15,
  title = {Leveraging Hotspots and Improving Chip Reliability via Carbon Nanotube Grid Thermal Structure},
  pages = {731-742},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2321182},
  author = {Hao Liang and Wei Zhang 0002 and Jiale Huang and Shengqi Yang and Pallav Gupta}
}
@article{journals/tvlsi/KruseSJSSMN01,
  title = {Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs},
  pages = {3-14},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920813},
  author = {Lars Kruse and Eike Schmidt and Gerd Jochens and Ansgar Stammermann and Arne Schulz and Enrico Macii and Wolfgang Nebel}
}
@article{journals/tvlsi/KoseTPMF13,
  title = {Active Filter-Based Hybrid On-Chip DC-DC Converter for Point-of-Load Voltage Regulation},
  pages = {680-691},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2190539},
  author = {Selçuk Köse and Simon Tam and Sally Pinzon and Bruce McDermott and Eby G. Friedman}
}
@article{journals/tvlsi/ZhangE97,
  title = {VLSI compressor design with applications to digital neural networks},
  pages = {230-233},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.585226},
  author = {David Zhang and Mohamed I. Elmasry}
}
@article{journals/tvlsi/JafriTHPPET16,
  title = {Polymorphic Configuration Architecture for CGRAs},
  pages = {403-407},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2402392},
  author = {Syed Mohammad Asad Hassan Jafri and Muhammad Adeel Tajammul and Ahmed Hemani and Kolin Paul and Juha Plosila and Peeter Ellervee and Hannu Tenhunen}
}
@article{journals/tvlsi/JamiesonR10,
  title = {Enhancing the Area Efficiency of FPGAs With Hard Circuits Using Shadow Clusters},
  pages = {1696-1709},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2026651},
  author = {Peter A. Jamieson and Jonathan Rose}
}
@article{journals/tvlsi/GuilarKCYA09,
  title = {Integrated Solar Energy Harvesting and Storage},
  pages = {627-637},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.2006792},
  author = {Nathaniel J. Guilar and Travis Kleeburg and Albert Chen and Diego R. Yankelevich and Rajeevan Amirtharajah}
}
@article{journals/tvlsi/WangC07,
  title = {Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes},
  pages = {104-114},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2007.891098},
  author = {Zhongfeng Wang and Zhiqiang Cui}
}
@article{journals/tvlsi/NigussieTPIT12,
  title = {Semi-Serial On-Chip Link Implementation for Energy Efficiency and High Throughput},
  pages = {2265-2277},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2170228},
  author = {Ethiopia Nigussie and Sampo Tuuna and Juha Plosila and Jouni Isoaho and Hannu Tenhunen}
}
@article{journals/tvlsi/ZeinaliMYR14,
  title = {Equalization-Based Digital Background Calibration Technique for Pipelined ADCs},
  pages = {322-333},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2242208},
  author = {Behzad Zeinali and Tohid Moosazadeh and Mohammad Yavari and Ángel Rodríguez-Vázquez}
}
@article{journals/tvlsi/KhanV06,
  title = {Energy management for battery-powered reconfigurable computing platforms},
  pages = {135-147},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863757},
  author = {Jawad Khan and Ranga Vemuri}
}
@article{journals/tvlsi/MeiI04,
  title = {Modeling skin and proximity effects with reduced realizable RL circuits},
  pages = {437-447},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {Shizhong Mei and Yehea I. Ismail}
}
@article{journals/tvlsi/JoneGG95,
  title = {Realizing a high measure of confidence for defect level analysis of random testing [VLSI]},
  pages = {446-450},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.407003},
  author = {Wen-Ben Jone and Paresh Gondalia and Allan Gutjahr}
}
@article{journals/tvlsi/ChaudharyC06,
  title = {Low-power high-performance nand match line content addressable memories},
  pages = {895-905},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878476},
  author = {Vikas Chaudhary and Lawrence T. Clark}
}
@article{journals/tvlsi/ChanGKL14,
  title = {Synthesis and Analysis of Design-Dependent Ring Oscillator (DDRO) Performance Monitors},
  pages = {2117-2130},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2282742},
  author = {Tuck-Boon Chan and Puneet Gupta and Andrew B. Kahng and Liangzhen Lai}
}
@article{journals/tvlsi/Kong04,
  title = {CAD for nanometer silicon design challenges and success},
  pages = {1132-1147},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836294},
  author = {Jeong-Taek Kong}
}
@article{journals/tvlsi/ChenWLG07,
  title = {Software-Based Self-Testing With Multiple-Level Abstractions for Soft Processor Cores},
  pages = {505-517},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.893650},
  author = {Chung-Ho Chen and Chih-Kai Wei and Tai-Hua Lu and Hsun-Wei Gao}
}
@article{journals/tvlsi/SchmidL04,
  title = {Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors},
  pages = {1156-1166},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836292},
  author = {Alexandre Schmid and Yusuf Leblebici}
}
@article{journals/tvlsi/BapatFF14,
  title = {A Generic and Scalable Architecture for a Large Acoustic Model and Large Vocabulary Speech Recognition Accelerator Using Logic on Memory},
  pages = {2701-2712},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2296526},
  author = {Ojas A. Bapat and Paul D. Franzon and Richard M. Fastow}
}
@article{journals/tvlsi/ChippaMRCR14,
  title = {Scalable Effort Hardware Design},
  pages = {2004-2016},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2276759},
  author = {Vinay Kumar Chippa and Debabrata Mohapatra and Kaushik Roy and Srimat T. Chakradhar and Anand Raghunathan}
}
@article{journals/tvlsi/BonnyH08,
  title = {Efficient Code Compression for Embedded Processors},
  pages = {1696-1707},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001950},
  author = {Talal Bonny and Jörg Henkel}
}
@article{journals/tvlsi/AudzevichWWMMM14,
  title = {Power Optimized Transceivers for Future Switched Networks},
  pages = {2081-2092},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2283300},
  author = {Yury Audzevich and Philip M. Watts and Andrew West and Alan Mujumdar and Simon W. Moore and Andrew W. Moore 0002}
}
@article{journals/tvlsi/ZhangP04,
  title = {High-speed VLSI architectures for the AES algorithm},
  pages = {957-967},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.832943},
  author = {Xinmiao Zhang and Keshab K. Parhi}
}
@article{journals/tvlsi/OehlerGW02,
  title = {A methodology for system-level synthesis of mixed-signal applications},
  pages = {935-942},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801577},
  author = {Peter Oehler and Christoph Grimm 0001 and Klaus Waldschmidt}
}
@article{journals/tvlsi/KnezevicKIMSKFKSSVOHA12,
  title = {Fair and Consistent Hardware Evaluation of Fourteen Round Two SHA-3 Candidates},
  pages = {827-840},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2128353},
  author = {Miroslav Knezevic and Kazuyuki Kobayashi and Jun Ikegami and Shin'ichiro Matsuo and Akashi Satoh and Ünal Koçabas and Junfeng Fan and Toshihiro Katashita and Takeshi Sugawara and Kazuo Sakiyama and Ingrid Verbauwhede and Kazuo Ohta and Naofumi Homma and Takafumi Aoki}
}
@article{journals/tvlsi/LiHHTHLMHBTWW13,
  title = {AC-Plus Scan Methodology for Small Delay Testing and Characterization},
  pages = {329-341},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2187223},
  author = {Tsung-Yeh Li and Shi-Yu Huang and Hsuan-Jung Hsu and Chao-Wen Tzeng and Chih-Tsun Huang and Jing-Jia Liou and Hsi-Pin Ma and Po-Chiun Huang and Jenn-Chyou Bor and Ching-Cheng Tien and Chi-Hu Wang and Cheng-Wen Wu}
}
@article{journals/tvlsi/ShamsDB02,
  title = {Performance analysis of low-power 1-bit CMOS full adder cells},
  pages = {20-29},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.988727},
  author = {Ahmed M. Shams and Tarek Darwish and Magdy A. Bayoumi}
}
@article{journals/tvlsi/BiswasBDPI06,
  title = {ISEGEN: an iterative improvement-based ISE generation technique for fast customization of processors},
  pages = {754-762},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878345},
  author = {Partha Biswas and Sudarshan Banerjee and Nikil D. Dutt and Laura Pozzi and Paolo Ienne}
}
@article{journals/tvlsi/WangMPCD05,
  title = {Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs},
  pages = {1127-1135},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859480},
  author = {Hua Wang and Miguel Miranda and Antonis Papanikolaou and Francky Catthoor and Wim Dehaene}
}
@article{journals/tvlsi/McLaughlinSBYKN08,
  title = {A Scalable Packet Sorting Circuit for High-Speed WFQ Packet Scheduling},
  pages = {781-791},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000323},
  author = {Kieran McLaughlin and Sakir Sezer and Holger Blume and Xin Yang and Friederich Kupzog and Tobias G. Noll}
}
@article{journals/tvlsi/BodapatiN01,
  title = {Prelayout estimation of individual wire lengths},
  pages = {943-958},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974908},
  author = {Srinivas Bodapati and Farid N. Najm}
}
@article{journals/tvlsi/AdapaT10,
  title = {Techniques to Prioritize Paths for Diagnosis},
  pages = {658-661},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2013469},
  author = {Rajsekhar Adapa and Spyros Tragoudas}
}
@article{journals/tvlsi/BhuniaR05,
  title = {A novel wavelet transform-based transient current analysis for fault detection and localization},
  pages = {503-507},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842880},
  author = {Swarup Bhunia and Kaushik Roy}
}
@article{journals/tvlsi/ChenC12,
  title = {A High Performance Video Transform Engine by Using Space-Time Scheduling Strategy},
  pages = {655-664},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2110620},
  author = {Yuan-Ho Chen and Tsin-Yuan Chang}
}
@article{journals/tvlsi/EjniouiR01,
  title = {A partitioning algorithm for technoiogy-mapped designs on single-chip emulation systems},
  pages = {407-410},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924064},
  author = {Abdel Ejnioui and N. Ranganathan}
}
@article{journals/tvlsi/YangK03,
  title = {A low-power charge-recycling ROM architecture},
  pages = {590-600},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816138},
  author = {Byung-Do Yang and Lee-Sup Kim}
}
@article{journals/tvlsi/ChenMW15,
  title = {A Highly-Scalable Analog Equalizer Using a Tunable and Current-Reusable for 10-Gb/s I/O Links},
  pages = {978-982},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2318733},
  author = {Yong Chen and Pui-In Mak and Yan Wang}
}
@article{journals/tvlsi/DirilDCS05,
  title = {Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages},
  pages = {1103-1107},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857149},
  author = {Abdulkadir Utku Diril and Yuvraj Singh Dhillon and Abhijit Chatterjee and Adit D. Singh}
}
@article{journals/tvlsi/DegalahalLNKI05,
  title = {Soft errors issues in low-power caches},
  pages = {1157-1166},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859474},
  author = {Vijay Degalahal and Lin Li 0002 and Narayanan Vijaykrishnan and Mahmut T. Kandemir and Mary Jane Irwin}
}
@article{journals/tvlsi/YooYC09,
  title = {Topology/Floorplan/Pipeline Co-Design of Cascaded Crossbar Bus},
  pages = {1034-1047},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2017442},
  author = {Jun-hee Yoo and Sungjoo Yoo and Kiyoung Choi}
}
@article{journals/tvlsi/LeeAPKK15,
  title = {A 6-bit 2.5-GS/s Time-Interleaved Analog-to-Digital Converter Using Resistor-Array Sharing Digital-to-Analog Converter},
  pages = {2371-2383},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2372033},
  author = {Hokyu Lee and Aurangozeb and Sejin Park and Jintae Kim and Chulwoo Kim}
}
@article{journals/tvlsi/WangHZ12,
  title = {Replicating Tag Entries for Reliability Enhancement in Cache Tag Arrays},
  pages = {643-654},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2111469},
  author = {Shuai Wang and Jie S. Hu and Sotirios G. Ziavras}
}
@article{journals/tvlsi/WangYZ14,
  title = {Nonvolatile CBRAM-Crossbar-Based 3-D-Integrated Hybrid Memory for Data Retention},
  pages = {957-970},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2265754},
  author = {Yuhao Wang and Hao Yu and Wei Zhang}
}
@article{journals/tvlsi/PotlapallyRRLJ07,
  title = {Configuration and Extension of Embedded Processors to Optimize IPSec Protocol Execution},
  pages = {605-609},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.896912},
  author = {Nachiketh R. Potlapally and Srivaths Ravi and Anand Raghunathan and Ruby B. Lee and Niraj K. Jha}
}
@article{journals/tvlsi/IsmailFN99,
  title = {Figures of merit to characterize the importance of on-chip inductance},
  pages = {442-449},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.805751},
  author = {Yehea I. Ismail and Eby G. Friedman and José Luis Neves}
}
@article{journals/tvlsi/MukherjeeM06,
  title = {An Integrated Approach to Thermal Management in High-Level Synthesis},
  pages = {1165-1174},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886408},
  author = {Rajarshi Mukherjee and Seda Ogrenci Memik}
}
@article{journals/tvlsi/ZhangCCGHW08,
  title = {Injection-Locked Clocking: A Low-Power Clock Distribution Scheme for High-Performance Microprocessors},
  pages = {1251-1256},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000976},
  author = {Lin Zhang and Aaron Carpenter and Berkehan Ciftcioglu and Alok Garg and Michael C. Huang and Hui Wu}
}
@article{journals/tvlsi/HsuCL10,
  title = {Built-in Self-Detection/Correction Architecture for Motion Estimation Computing Arrays},
  pages = {319-324},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2009452},
  author = {Chun-Lung Hsu and Chang-Hsin Cheng and Yu Liu}
}
@article{journals/tvlsi/KasapB11,
  title = {High Performance Phylogenetic Analysis With Maximum Parsimony on Reconfigurable Hardware},
  pages = {796-808},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2039588},
  author = {Server Kasap and Khaled Benkrid}
}
@article{journals/tvlsi/Jha11,
  title = {Editorial Announcing a New Editor-in-Chief},
  pages = {173-174},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2011.2105170},
  author = {Niraj K. Jha}
}
@article{journals/tvlsi/HansonHAKB03,
  title = {Static energy reduction techniques for microprocessor caches},
  pages = {303-313},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812370},
  author = {Heather Hanson and M. S. Hrishikesh and Vikas Agarwal and Stephen W. Keckler and Doug Burger}
}
@article{journals/tvlsi/BajwaHKGNSSS97,
  title = {Instruction buffering to reduce power in processors for signal processing},
  pages = {417-424},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645068},
  author = {Raminder Singh Bajwa and Mitsuru Hiraki and Hirotsugu Kojima and Douglas J. Gorny and Ken-ichi Nitta and Avadhani Shridhar and Koichi Seki and Katsuro Sasaki}
}
@article{journals/tvlsi/ChaudhuriBW97,
  title = {A solution methodology for exact design space exploration in a three-dimensional design space},
  pages = {69-81},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555988},
  author = {Samit Chaudhuri and S. A. Blthye and Robert A. Walker}
}
@article{journals/tvlsi/BasuM10,
  title = {Test Data Compression Using Efficient Bitmask and Dictionary Selection Methods},
  pages = {1277-1286},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2024116},
  author = {Kanad Basu and Prabhat Mishra}
}
@article{journals/tvlsi/SridharaS05,
  title = {Coding for system-on-chip networks: a unified framework},
  pages = {655-667},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848816},
  author = {Srinivasa R. Sridhara and Naresh R. Shanbhag}
}
@article{journals/tvlsi/JangKYC12,
  title = {A Highly-Digital VCO-Based Analog-to-Digital Converter Using Phase Interpolator and Digital Calibration},
  pages = {1368-1372},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2159635},
  author = {Tae-Kwang Jang and Jaewook Kim and Young-Gyu Yoon and SeongHwan Cho}
}
@article{journals/tvlsi/SotiriadisC02,
  title = {A bus energy model for deep submicron technology},
  pages = {341-350},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043337},
  author = {Paul-Peter Sotiriadis and Anantha P. Chandrakasan}
}
@article{journals/tvlsi/GinesPR15,
  title = {Background Digital Calibration of Comparator Offsets in Pipeline ADCs},
  pages = {1345-1349},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2335233},
  author = {Antonio Jose Ginés and Eduardo J. Peralías and Adoración Rueda}
}
@article{journals/tvlsi/HaWMXCH12,
  title = {Time-Domain CMOS Temperature Sensors With Dual Delay-Locked Loops for Microprocessor Thermal Monitoring},
  pages = {1590-1601},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2161783},
  author = {Dongwan Ha and Kyoungho Woo and Scott Meninger and Thucydides Xanthopoulos and Ethan Crain and Donhee Ham}
}
@article{journals/tvlsi/DeodharT04,
  title = {Implicit deductive fault simulation for complex delay fault models},
  pages = {636-641},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827598},
  author = {J. V. Deodhar and Spyros Tragoudas}
}
@article{journals/tvlsi/HenzlerK08,
  title = {Design and Application of Power Optimized High-Speed CMOS Frequency Dividers},
  pages = {1513-1520},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2001136},
  author = {Stephan Henzler and Siegmar Koeppe}
}
@article{journals/tvlsi/AlexandrovSSYKM14,
  title = {Control Principles and On-Chip Circuits for Active Cooling Using Integrated Superlattice-Based Thin-Film Thermoelectric Devices},
  pages = {1909-1919},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2278951},
  author = {Borislav Alexandrov and Owen Sullivan and William J. Song and Sudhakar Yalamanchili and Satish Kumar and Saibal Mukhopadhyay}
}
@article{journals/tvlsi/KimH06,
  title = {Efficient exploration of bus-based system-on-chip architectures},
  pages = {681-692},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878260},
  author = {Sungchan Kim and Soonhoi Ha}
}
@article{journals/tvlsi/AndoTW05,
  title = {A Case Study: Power and Performance Improvement of a Chip Multiprocessor for Transaction Processing},
  pages = {865-868},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850120},
  author = {H. Ando and Nestoras Tzartzanis and William W. Walker}
}
@article{journals/tvlsi/NahP03,
  title = {A 50-MHz dB-linear programmable-gain amplifier with 98-dB dynamic range and 2-dB gain steps for 3 V power supply},
  pages = {218-223},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810797},
  author = {Kyung-suc Nah and Byeong-ha Park}
}
@article{journals/tvlsi/ShomalnasabZ15,
  title = {New Analytic Model of Coupling and Substrate Capacitance in Nanometer Technologies},
  pages = {1268-1280},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2334492},
  author = {Gholamreza Shomalnasab and Lihong Zhang}
}
@article{journals/tvlsi/HsiehH12a,
  title = {All Digital Linear Voltage Regulator for Super- to Near-Threshold Operation},
  pages = {989-1001},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2143438},
  author = {Wei-Chih Hsieh and Wei Hwang}
}
@article{journals/tvlsi/SinghSBS08,
  title = {Self-Timed Regenerators for High-Speed and Low-Power On-Chip Global Interconnect},
  pages = {673-677},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000250},
  author = {Prashant Singh and Jae-sun Seo and David Blaauw and Dennis Sylvester}
}
@article{journals/tvlsi/WeiCRJYD99,
  title = {Design and optimization of dual-threshold circuits for low-voltage low-power applications},
  pages = {16-24},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748196},
  author = {Liqiong Wei and Zhanping Chen and Kaushik Roy and Mark C. Johnson and Yibin Ye and Vivek De}
}
@article{journals/tvlsi/NdaiRTGBR10,
  title = {Trifecta: A Nonspeculative Scheme to Exploit Common, Data-Dependent Subcritical Paths},
  pages = {53-65},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2007491},
  author = {Patrick Ndai and Nauman Rafique and Mithuna Thottethodi and Swaroop Ghosh and Swarup Bhunia and Kaushik Roy}
}
@article{journals/tvlsi/Mottaghi-DastjerdiAP09,
  title = {BZ-FAD: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture},
  pages = {302-306},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2004544},
  author = {M. Mottaghi-Dastjerdi and Ali Afzali-Kusha and Massoud Pedram}
}
@article{journals/tvlsi/MaL08,
  title = {Robust Multiple-Phase Switched-Capacitor DC-DC Power Converter With Digital Interleaving Regulation Scheme},
  pages = {611-619},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000245},
  author = {Dongsheng Ma and Feng Luo}
}
@article{journals/tvlsi/Khan14,
  title = {Design of Reversible Synchronous Sequential Circuits Using Pseudo Reed-Muller Expressions},
  pages = {2278-2286},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2290293},
  author = {Mozammel H. A. Khan}
}
@article{journals/tvlsi/DouHBYZ14,
  title = {An Efficient Implementation of Montgomery Multiplication on Multicore Platform With Optimized Algorithm, Task Partitioning, and Network Architecture},
  pages = {2245-2255},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2294339},
  author = {Renfeng Dou and Jun Han and Yifan Bo and Zhiyi Yu and Xiaoyang Zeng}
}
@article{journals/tvlsi/YooBHKJ14,
  title = {Linearization Technique for Binary Phase Detectors in a Collaborative Timing Recovery Circuit},
  pages = {1226-1237},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2269616},
  author = {Byoung-Joo Yoo and Woo-Rham Bae and Jiho Han and Jaeha Kim and Deog-Kyoon Jeong}
}
@article{journals/tvlsi/ChristieS00,
  title = {The interpretation and application of Rent's rule},
  pages = {639-648},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902258},
  author = {P. Christie and Dirk Stroobandt}
}
@article{journals/tvlsi/BeniniMMMPS00,
  title = {Glitch power minimization by selective gate freezing},
  pages = {287-298},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845895},
  author = {Luca Benini and Giovanni De Micheli and Alberto Macii and Enrico Macii and Massimo Poncino and Riccardo Scarsi}
}
@article{journals/tvlsi/Plaks08a,
  title = {Guest Editorial Special Section on Configurable Computing Design-II: Hardware Level Reconfiguration},
  pages = {113-114},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.914084},
  author = {Toomas P. Plaks}
}
@article{journals/tvlsi/Meyer-BaseS03,
  title = {New power-of-2 RNS scaling scheme for cell-based IC design},
  pages = {280-283},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810799},
  author = {Uwe Meyer-Bäse and Thanos Stouraitis}
}
@article{journals/tvlsi/NieYXG14,
  title = {Thirty Two-Stage CMOS TDI Image Sensor With On-Chip Analog Accumulator},
  pages = {951-956},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2256809},
  author = {Kaiming Nie and Suying Yao and Jiangtao Xu and Jing Gao}
}
@article{journals/tvlsi/WeiP14,
  title = {Self-Consistency and Consistency-Based Detection and Diagnosis of Malicious Circuitry},
  pages = {1845-1853},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280233},
  author = {Sheng Wei 0001 and Miodrag Potkonjak}
}
@article{journals/tvlsi/ChenY11,
  title = {The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources},
  pages = {283-294},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2029232},
  author = {Ping Chen and Andy Ye}
}
@article{journals/tvlsi/ChakrabortyR13,
  title = {Architecturally Homogeneous Power-Performance Heterogeneous Multicore Systems},
  pages = {670-679},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2199142},
  author = {Koushik Chakraborty and Sanghamitra Roy}
}
@article{journals/tvlsi/ChathaV02,
  title = {Hardware-software partitioning and pipelined scheduling of transformative applications},
  pages = {193-208},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043323},
  author = {Karam S. Chatha and Ranga Vemuri}
}
@article{journals/tvlsi/DumitriuK09,
  title = {Throughput-Oriented NoC Topology Generation and Analysis for High Performance SoCs},
  pages = {1433-1446},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2004592},
  author = {Victor Dumitriu and Gul N. Khan}
}
@article{journals/tvlsi/RoyRK09,
  title = {A Framework for Power-Gating Functional Units in Embedded Microprocessors},
  pages = {1640-1649},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2005774},
  author = {Soumyaroop Roy and Nagarajan Ranganathan and Srinivas Katkoori}
}
@article{journals/tvlsi/KennedyW14,
  title = {Ultra-High Throughput Low-Power Packet Classification},
  pages = {286-299},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2241798},
  author = {Alan Kennedy and Xiaojun Wang}
}
@article{journals/tvlsi/LeeHCHH10,
  title = {On-Chip SOC Test Platform Design Based on IEEE 1500 Standard},
  pages = {1134-1139},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2019978},
  author = {Kuen-Jong Lee and Tong-Yu Hsieh and Chin-Yao Chang and Yu-Ting Hong and Wen-Cheng Huang}
}
@article{journals/tvlsi/WangW15a,
  title = {Frequency-Tuning Negative-Conductance Boosted Structure and Applications for Low-Voltage Low-Power Wide-Tuning-Range VCO},
  pages = {1137-1144},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2333692},
  author = {To-Po Wang and Shih-Yu Wang}
}
@article{journals/tvlsi/VargheseBB93,
  title = {An efficient logic emulation system},
  pages = {171-174},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238418},
  author = {Joseph Varghese and Michael Butts and Jon Batcheller}
}
@article{journals/tvlsi/RyuKJKKJ12,
  title = {A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop},
  pages = {2044-2053},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2172644},
  author = {Kyungho Ryu and Jisu Kim and Jiwan Jung and Jung Pill Kim and Seung-Hyuk Kang and Seong-Ook Jung}
}
@article{journals/tvlsi/ChenCYY16,
  title = {A Fast-Transient Wide-Voltage-Range Digital-Controlled Buck Converter With Cycle-Controlled DPWM},
  pages = {17-25},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2405548},
  author = {Wei-Cheng Chen and Chao-Chyun Chen and Chia-Yu Yao and Rong-Jyi Yang}
}
@article{journals/tvlsi/DambreSC04,
  title = {Toward the accurate prediction of placement wire length distributions in VLSI circuits},
  pages = {339-348},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {Joni Dambre and Dirk Stroobandt and Jan Van Campenhout}
}
@article{journals/tvlsi/HuangZHL16,
  title = {High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array},
  pages = {139-150},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2389260},
  author = {Kejie Huang and Rong Zhao and Wei He and Yong Lian}
}
@article{journals/tvlsi/WangS03,
  title = {Energy-efficiency bounds for deep submicron VLSI systems in the presence of noise},
  pages = {254-269},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810783},
  author = {Lei Wang 0003 and Naresh R. Shanbhag}
}
@article{journals/tvlsi/HassanVS12,
  title = {Impact of Random Dopant Fluctuations on the Timing Characteristics of Flip-Flops},
  pages = {157-161},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2088409},
  author = {Faiz-ul Hassan and Wim Vanderbauwhede and Fernando Rodríguez Salazar}
}
@article{journals/tvlsi/YasunagaHMK98,
  title = {Fault-tolerant self-organizing map implemented by wafer-scale integration},
  pages = {257-265},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678883},
  author = {Moritoshi Yasunaga and I. Hachiya and K. Moki and Jung Hwan Kim}
}
@article{journals/tvlsi/Tahoori11,
  title = {High Resolution Application Specific Fault Diagnosis of FPGAs},
  pages = {1775-1786},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2056941},
  author = {Mehdi Baradaran Tahoori}
}
@article{journals/tvlsi/PapachristouNS99,
  title = {A multiple clocking scheme for low-power RTL design},
  pages = {266-276},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766754},
  author = {Christos A. Papachristou and Mehrdad Nourani and Mark Spining}
}
@article{journals/tvlsi/GongYWH12,
  title = {A Parallel and Incremental Extraction of Variational Capacitance With Stochastic Geometric Moments},
  pages = {1729-1737},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2161352},
  author = {Fang Gong and Hao Yu and Lingli Wang and Lei He}
}
@article{journals/tvlsi/KanYCR13,
  title = {Design of a Practical Nanometer-Scale Redundant Via-Aware Standard Cell Library for Improved Redundant Via1 Insertion Rate},
  pages = {142-147},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2176968},
  author = {Tsang-Chi Kan and Shih-Hsien Yang and Ting-Feng Chang and Shanq-Jang Ruan}
}
@article{journals/tvlsi/LeeSS05,
  title = {Area-efficient high-throughput MAP decoder architectures},
  pages = {921-933},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853604},
  author = {Seok-Jun Lee and Naresh R. Shanbhag and Andrew C. Singer}
}
@article{journals/tvlsi/BalkanQV09,
  title = {Mesh-of-Trees and Alternative Interconnection Networks for Single-Chip Parallelism},
  pages = {1419-1432},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2003999},
  author = {Aydin O. Balkan and Gang Qu and Uzi Vishkin}
}
@article{journals/tvlsi/GuEKK09,
  title = {Sleep Transistor Sizing and Adaptive Control for Supply Noise Minimization Considering Resonance},
  pages = {1203-1211},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2003516},
  author = {Jie Gu and Hanyong Eom and John Keane and Chris H. Kim}
}
@article{journals/tvlsi/RazavipourAP09,
  title = {Design and Analysis of Two Low-Power SRAM Cell Structures},
  pages = {1551-1555},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2004590},
  author = {G. Razavipour and Ali Afzali-Kusha and Massoud Pedram}
}
@article{journals/tvlsi/SuJC15,
  title = {A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs},
  pages = {766-770},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2314740},
  author = {Ming-Chiuan Su and Shyh-Jye Jou and Wei-Zen Chen}
}
@article{journals/tvlsi/BhojJ13,
  title = {Design of Logic Gates and Flip-Flops in High-Performance FinFET Technology},
  pages = {1975-1988},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227850},
  author = {Ajay N. Bhoj and Niraj K. Jha}
}
@article{journals/tvlsi/Laflamme-MayerAVBS13,
  title = {Configurable Input-Output Power Pad for Wafer-Scale Microelectronic Systems},
  pages = {2024-2033},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2223247},
  author = {Nicolas Laflamme-Mayer and Walder Andre and Olivier Valorge and Yves Blaquière and Mohamad Sawan}
}
@article{journals/tvlsi/ShiF95,
  title = {Optimal interconnect diagnosis of wiring networks},
  pages = {430-436},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.407000},
  author = {Weiping Shi and W. Kent Fuchs}
}
@article{journals/tvlsi/ShiTYO12,
  title = {Robust Secure Scan Design Against Scan-Based Differential Cryptanalysis},
  pages = {176-181},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2120635},
  author = {Youhua Shi and Nozomu Togawa and Masao Yanagisawa and Tatsuo Ohtsuki}
}
@article{journals/tvlsi/JoneHWL02,
  title = {An efficient BIST method for distributed small buffers},
  pages = {512-515},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800532},
  author = {Wen-Ben Jone and Der-Cheng Huang and S. C. Wu and Kuen-Jong Lee}
}
@article{journals/tvlsi/ChangL95,
  title = {Design of a static MIMD data flow processor using micropipelines},
  pages = {370-378},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.406995},
  author = {Chih-Ming Chang and Shih-Lien Lu}
}
@article{journals/tvlsi/GhoshalMCS16,
  title = {In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers},
  pages = {393-397},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2393714},
  author = {Bibhas Ghoshal and Kanchan Manna and Santanu Chattopadhyay and Indranil Sengupta}
}
@article{journals/tvlsi/QaziTDSC13,
  title = {Technique for Efficient Evaluation of SRAM Timing Failure},
  pages = {1558-1562},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2212254},
  author = {Masood Qazi and Mehul Tikekar and Lara Dolecek and Devavrat Shah and Anantha P. Chandrakasan}
}
@article{journals/tvlsi/Abdel-HafeezG11,
  title = {A Digital CMOS Parallel Counter Architecture Based on State Look-Ahead Logic},
  pages = {1023-1033},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2044818},
  author = {Saleh Abdel-Hafeez and Ann Gordon-Ross}
}
@article{journals/tvlsi/PhamMKK13,
  title = {An On-Chip Network Fabric Supporting Coarse-Grained Processor Array},
  pages = {178-182},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2181546},
  author = {Phi-Hung Pham and Phuong Mau and Jungmoon Kim and Chulwoo Kim}
}
@article{journals/tvlsi/ShnidmanMP98,
  title = {On-line fault detection for bus-based field programmable gate arrays},
  pages = {656-666},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736139},
  author = {N. R. Shnidman and William H. Mangione-Smith and Miodrag Potkonjak}
}
@article{journals/tvlsi/MeijerG12,
  title = {Body-Bias-Driven Design Strategy for Area- and Performance-Efficient CMOS Circuits},
  pages = {42-51},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2091974},
  author = {Maurice Meijer and José Pineda de Gyvez}
}
@article{journals/tvlsi/BanerjeeC15,
  title = {Signature Driven Hierarchical Post-Manufacture Tuning of RF Systems for Performance and Power},
  pages = {342-355},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2309114},
  author = {Aritra Banerjee and Abhijit Chatterjee}
}
@article{journals/tvlsi/RaoSBS04,
  title = {Statistical analysis of subthreshold leakage current for VLSI circuits},
  pages = {131-139},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  author = {Rajeev R. Rao and Ashish Srivastava and David Blaauw and Dennis Sylvester}
}
@article{journals/tvlsi/ZhuPYWH14,
  title = {A Fast Application-Based Supply Voltage Optimization Method for Dual Voltage FPGA},
  pages = {2629-2634},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2296791},
  author = {Jianfeng Zhu and Liyang Pan and Yaru Yan and Dong Wu and Hu He}
}
@article{journals/tvlsi/AliotoCP11a,
  title = {Analysis and Comparison in the Energy-Delay-Area Domain of Nanometer CMOS Flip-Flops: Part II - Results and Figures of Merit},
  pages = {737-750},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2041377},
  author = {Massimo Alioto and Elio Consoli and Gaetano Palumbo}
}
@article{journals/tvlsi/PomeranzR05,
  title = {Autoscan: a scan design without external scan inputs or outputs},
  pages = {1087-1095},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857157},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/RosenfeldF09,
  title = {Quasi-Resonant Interconnects: A Low Power, Low Latency Design Methodology},
  pages = {181-193},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2011197},
  author = {Jonathan Rosenfeld and Eby G. Friedman}
}
@article{journals/tvlsi/BahukudumbiC07,
  title = {Wafer-Level Modular Testing of Core-Based SoCs},
  pages = {1144-1154},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.903943},
  author = {Sudarshan Bahukudumbi and Krishnendu Chakrabarty}
}
@article{journals/tvlsi/NiM10,
  title = {A Fast Heuristic Algorithm for Multidomain Clock Skew Scheduling},
  pages = {630-637},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2014069},
  author = {Min Ni and Seda Ogrenci Memik}
}
@article{journals/tvlsi/LiSM99,
  title = {Statistical analysis of timing rules for high-speed synchronous VLSI systems},
  pages = {477-482},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.805754},
  author = {Chung-Sheng Li and Kumar N. Sivarajan and David G. Messerschmitt}
}
@article{journals/tvlsi/HoACYCLP13,
  title = {Architecture and Design Flow for a Highly Efficient Structured ASIC},
  pages = {424-433},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2190478},
  author = {S. Man Ho Ho and Yanqing Ai and Thomas Chun-Pong Chau and Steve C. L. Yuen and Oliver Chiu-sing Choy and Philip Heng Wai Leong and Kong-Pang Pun}
}
@article{journals/tvlsi/KhalilSZI09,
  title = {A Timing-Dependent Power Estimation Framework Considering Coupling},
  pages = {843-847},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2008739},
  author = {DiaaEldin Khalil and Debjit Sinha and Hai Zhou and Yehea I. Ismail}
}
@article{journals/tvlsi/Deschacht06,
  title = {DSM interconnects: importance of inductance effects and corresponding range of length},
  pages = {777-779},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878347},
  author = {Denis Deschacht}
}
@article{journals/tvlsi/VillavicencioMF11,
  title = {Electrical Model of Microcontrollers for the Prediction of Electromagnetic Emissions},
  pages = {1205-1217},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2047281},
  author = {Yamarita Villavicencio and Francesco Musolino and Franco Fiori}
}
@article{journals/tvlsi/WangH95,
  title = {Multiprocessor implementation of real-time DSP algorithms},
  pages = {393-403},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.406997},
  author = {Duen-Jeng Wang and Yu Hen Hu}
}
@article{journals/tvlsi/LeeHZ15,
  title = {A Reconfigurable 2×2.5×3×4× SC DC-DC Regulator With Fixed On-Time Control for Transcutaneous Power Transmission},
  pages = {712-722},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2315158},
  author = {Hoi Lee and Zhe Hua and Xiwen Zhang}
}
@article{journals/tvlsi/KorenK97,
  title = {On the effect of floorplanning on the yield of large area integrated circuits},
  pages = {3-14},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555982},
  author = {Zahava Koren and Israel Koren}
}
@article{journals/tvlsi/LiuP03,
  title = {Design of a 20-mb/s 256-state Viterbi decoder},
  pages = {965-975},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817547},
  author = {Xun Liu and Marios C. Papaefthymiou}
}
@article{journals/tvlsi/ShekharKME08,
  title = {Simulation Bounds for Equivalence Verification of Polynomial Datapaths Using Finite Ring Algebra},
  pages = {376-387},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.917409},
  author = {Namrata Shekhar and Priyank Kalla and M. Brandon Meredith and Florian Enescu}
}
@article{journals/tvlsi/MazumderLE09,
  title = {Tunneling-Based Cellular Nonlinear Network Architectures for Image Processing},
  pages = {487-495},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2014771},
  author = {Pinaki Mazumder and Sing-Rong Li and Idongesit E. Ebong}
}
@article{journals/tvlsi/YangJC13,
  title = {Self-Repairing Digital System With Unified Recovery Process Inspired by Endocrine Cellular Communication},
  pages = {1027-1040},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2203618},
  author = {Isaak Yang and Sung Hoon Jung and Kwang-Hyun Cho}
}
@article{journals/tvlsi/BlaauwSO03,
  title = {Driver modeling and alignment for worst-case delay noise},
  pages = {157-166},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808448},
  author = {David Blaauw and Supamas Sirichotiyakul and Chanhee Oh}
}
@article{journals/tvlsi/IshiharaSN04,
  title = {Level conversion for dual-supply systems},
  pages = {185-195},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  author = {Fujio Ishihara and Farhana Sheikh and Borivoje Nikolic}
}
@article{journals/tvlsi/SinghTRRN10,
  title = {An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz},
  pages = {1043-1056},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2019660},
  author = {Montek Singh and José A. Tierno and Alexander Rylyakov and Sergey V. Rylov and Steven M. Nowick}
}
@article{journals/tvlsi/MagnoneCAKJ11,
  title = {Understanding the Potential and the Limits of Germanium pMOSFETs for VLSI Circuits From Experimental Measurements},
  pages = {1569-1582},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2053226},
  author = {Paolo Magnone and Felice Crupi and Massimo Alioto and Ben Kaczer and Brice De Jaeger}
}
@article{journals/tvlsi/KulkarniKJXS12,
  title = {UHF Receiver Front-End: Implementation and Analog Baseband Design Considerations},
  pages = {197-210},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2096438},
  author = {Raghavendra Kulkarni and Jusung Kim and Hyung-Joon Jeon and Jianhong Xiao and José Silva-Martínez}
}
@article{journals/tvlsi/ShinP07,
  title = {SIMD Processor-Based Turbo Decoder Supporting Multiple Third-Generation Wireless Standards},
  pages = {801-810},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899237},
  author = {Myoung-Cheol Shin and In-Cheol Park}
}
@article{journals/tvlsi/GhiasiHJ06,
  title = {Probabilistic delay budget assignment for synthesis of soft real-time applications},
  pages = {843-853},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878472},
  author = {Soheil Ghiasi and Po-Kuan Huang and Roozbeh Jafari}
}
@article{journals/tvlsi/BalakrishnanT06,
  title = {Improving Linear Test Data Compression},
  pages = {1227-1237},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886417},
  author = {Kedarnath J. Balakrishnan and Nur A. Touba}
}
@article{journals/tvlsi/PaulKQKB15,
  title = {MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications},
  pages = {1005-1016},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2332538},
  author = {Somnath Paul and Aswin Raghav Krishna and Wenchao Qian and Robert Karam and Swarup Bhunia}
}
@article{journals/tvlsi/HuangC04,
  title = {Interconnect accelerating techniques for sub-100-nm gigascale systems},
  pages = {1192-1200},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836311},
  author = {Hong-Yi Huang and Shih-Lun Chen}
}
@article{journals/tvlsi/AsadiT07,
  title = {Analytical Techniques for Soft Error Rate Modeling and Mitigation of FPGA-Based Designs},
  pages = {1320-1331},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.909795},
  author = {Hossein Asadi and Mehdi Baradaran Tahoori}
}
@article{journals/tvlsi/AhmadM07,
  title = {An Efficient Approach to On-Chip Logic Minimization},
  pages = {1040-1050},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2007.902202},
  author = {Seraj Ahmad and Rabi N. Mahapatra}
}
@article{journals/tvlsi/KaoTC15,
  title = {A Fault Detection and Tolerance Architecture for Post-Silicon Skew Tuning},
  pages = {1210-1220},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2337661},
  author = {Mac Y. C. Kao and Kun-Ting Tsai and Shih-Chieh Chang}
}
@article{journals/tvlsi/ManoliosS08,
  title = {A Refinement-Based Compositional Reasoning Framework for Pipelined Machine Verification},
  pages = {353-364},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.918120},
  author = {Panagiotis Manolios and Sudarshan K. Srinivasan}
}
@article{journals/tvlsi/Gebotys93,
  title = {Throughput optimized architectural synthesis},
  pages = {254-261},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238439},
  author = {Catherine H. Gebotys}
}
@article{journals/tvlsi/LiuGSLZ09,
  title = {A Low-Noise Multi-GHz CMOS Multiloop Ring Oscillator With Coarse and Fine Frequency Tuning},
  pages = {571-577},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2011206},
  author = {Hai Qi Liu and Wang Ling Goh and Liter Siek and Wei Meng Lim and Yue Ping Zhang}
}
@article{journals/tvlsi/LingappanGJC09,
  title = {Fast Enhancement of Validation Test Sets for Improving the Stuck-at Fault Coverage of RTL Circuits},
  pages = {697-708},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2013981},
  author = {Loganathan Lingappan and Vijay Gangaram and Niraj K. Jha and Sreejit Chakravarty}
}
@article{journals/tvlsi/AcharNDSPN11,
  title = {Parallel and Scalable Transient Simulator for Power Grids via Waveform Relaxation (PTS-PWR)},
  pages = {319-332},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2031605},
  author = {Ramachandra Achar and Michel S. Nakhla and Harjot S. Dhindsa and Arvind R. Sridhar and Douglas Paul and Natalie Nakhla}
}
@article{journals/tvlsi/TsengLH10,
  title = {ReBISR: A Reconfigurable Built-In Self-Repair Scheme for Random Access Memories in SOCs},
  pages = {921-932},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017906},
  author = {Tsu-Wei Tseng and Jin-Fu Li and Chih-Chiang Hsu}
}
@article{journals/tvlsi/MartinS01,
  title = {Nonideal battery and main memory effects on CPU speed-setting for low power},
  pages = {29-34},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920816},
  author = {Thomas L. Martin and Daniel P. Siewiorek}
}
@article{journals/tvlsi/HanWB14,
  title = {0.6-2.7-Gb/s Referenceless Parallel CDR With a Stochastic Dispersion-Tolerant Frequency Acquisition Technique},
  pages = {1219-1225},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2268862},
  author = {Jinho Han and Hyosup Won and Hyeon-Min Bae}
}
@article{journals/tvlsi/ChanKLNP15,
  title = {Optimization of Overdrive Signoff in High-Performance and Low-Power ICs},
  pages = {1552-1556},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2339848},
  author = {Tuck-Boon Chan and Andrew B. Kahng and Jiajia Li and Siddhartha Nath and Bongil Park}
}
@article{journals/tvlsi/XiaHK15,
  title = {Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path},
  pages = {619-630},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2314685},
  author = {Zhengfan Xia and Masanori Hariyama and Michitaka Kameyama}
}
@article{journals/tvlsi/OlivieriPV04,
  title = {Bus-switch coding for reducing power dissipation in off-chip buses},
  pages = {1374-1377},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837998},
  author = {Mauro Olivieri and Francesco Pappalardo 0002 and Giuseppe Visalli}
}
@article{journals/tvlsi/GaoRPXZWM15,
  title = {Fault Tolerant Parallel Filters Based on Error Correction Codes},
  pages = {384-387},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2308322},
  author = {Zhen Gao and Pedro Reviriego and Wen Pan and Zhan Xu and Ming Zhao and Jing Wang 0001 and Juan Antonio Maestro}
}
@article{journals/tvlsi/WangCW10,
  title = {An Efficient Multimode Multiplier Supporting AES and Fundamental Operations of Public-Key Cryptosystems},
  pages = {553-563},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2013958},
  author = {Chen-Hsing Wang and Chieh-Lin Chuang and Cheng-Wen Wu}
}
@article{journals/tvlsi/FilipekMMNRST15,
  title = {Low-Power Programmable PRPG With Test Compression Capabilities},
  pages = {1063-1076},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2332465},
  author = {Michal Filipek and Grzegorz Mrugalski and Nilanjan Mukherjee and Benoit Nadeau-Dostie and Janusz Rajski and Jedrzej Solecki and Jerzy Tyszer}
}
@article{journals/tvlsi/YaghiniEKB15,
  title = {Coupling Mitigation in 3-D Multiple-Stacked Devices},
  pages = {2931-2944},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2379263},
  author = {Pooria M. Yaghini and Ashkan Eghbal and Misagh Khayambashi and Nader Bagherzadeh}
}
@article{journals/tvlsi/AgostinelliAES10,
  title = {Leakage-Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology},
  pages = {232-245},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2009633},
  author = {Matteo Agostinelli and Massimo Alioto and David Esseni and Luca Selmi}
}
@article{journals/tvlsi/RuanWH08,
  title = {Low Power Design of Precomputation-Based Content-Addressable Memory},
  pages = {331-335},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.915514},
  author = {Shanq-Jang Ruan and Chi-Yu Wu and Jui-Yuan Hsieh}
}
@article{journals/tvlsi/ChenL07,
  title = {A 90-dB Omega 10-Gb/s Optical Receiver Analog Front-End in a 0.18µm CMOS Technology},
  pages = {358-365},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.893625},
  author = {Wei-Zen Chen and Da-Shin Lin}
}
@article{journals/tvlsi/KumariB11,
  title = {Landauer Clocking for Magnetic Cellular Automata (MCA) Arrays},
  pages = {714-717},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2036627},
  author = {Anita Kumari and Sanjukta Bhanja}
}
@article{journals/tvlsi/HanchateR04,
  title = {LECTOR: a technique for leakage reduction in CMOS circuits},
  pages = {196-205},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  author = {Narender Hanchate and Nagarajan Ranganathan}
}
@article{journals/tvlsi/Taherzadeh-Sani15,
  title = {A 350-MS/s Continuous-Time Delta-Sigma Modulator With a Digitally Assisted Binary-DAC and a 5-Bits Two-Step-ADC Quantizer in 130-nm CMOS},
  pages = {1914-1919},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2352463},
  author = {Mohammad Taherzadeh-Sani and Frederic Nabki}
}
@article{journals/tvlsi/YuZYZY15,
  title = {Many-Core Processors Granularity Evaluation by Considering Performance, Yield, and Lifetime Reliability},
  pages = {2043-2053},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2359076},
  author = {Jianming Yu and Wei Zhou and Yueming Yang and Xiaodong Zhang and Zhiyi Yu}
}
@article{journals/tvlsi/KaizermanFF13,
  title = {Subthreshold Dual Mode Logic},
  pages = {979-983},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2198678},
  author = {Asaf Kaizerman and Sagi Fisher and Alexander Fish}
}
@article{journals/tvlsi/LiXHL10,
  title = {X-Filling for Simultaneous Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing},
  pages = {1081-1092},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2019980},
  author = {Jia Li and Qiang Xu and Yu Hu and Xiaowei Li 0001}
}
@article{journals/tvlsi/Saiz-AdalidRGPM15,
  title = {MCU Tolerance in SRAMs Through Low-Redundancy Triple Adjacent Error Correction},
  pages = {2332-2336},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2357476},
  author = {Luis J. Saiz-Adalid and Pedro Reviriego and Pedro J. Gil and Salvatore Pontarelli and Juan Antonio Maestro}
}
@article{journals/tvlsi/LeeC08,
  title = {Scalable QoS-Aware Memory Controller for High-Bandwidth Packet Memory},
  pages = {289-301},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.915367},
  author = {Hyuk-Jun Lee and Eui-Young Chung}
}
@article{journals/tvlsi/LightbodyWW03,
  title = {Design of a parameterizable silicon intellectual property core for QR-based RLS filtering},
  pages = {659-678},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816142},
  author = {Gaye Lightbody and Roger F. Woods and Richard L. Walke}
}
@article{journals/tvlsi/Feng14,
  title = {Fast RC Reduction of Flip-Chip Power Grids Using Geometric Templates},
  pages = {2357-2365},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2290104},
  author = {Zhuo Feng}
}
@article{journals/tvlsi/SongAJKK13,
  title = {Piecewise Linear Modulation Technique for Spread Spectrum Clock Generation},
  pages = {1234-1245},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2210290},
  author = {Minyoung Song and Sunghoon Ahn and Inhwa Jung and Yongtae Kim and Chulwoo Kim}
}
@article{journals/tvlsi/WimerK14,
  title = {Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating},
  pages = {771-778},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2253338},
  author = {Shmuel Wimer and Israel Koren}
}
@article{journals/tvlsi/ChoS95,
  title = {A buffer distribution algorithm for high-performance clock net optimization},
  pages = {84-98},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365456},
  author = {Jun Dong Cho and Majid Sarrafzadeh}
}
@article{journals/tvlsi/Parhi05,
  title = {Design of multigigabit multiplexer-loop-based decision feedback equalizers},
  pages = {489-493},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842935},
  author = {Keshab K. Parhi}
}
@article{journals/tvlsi/PaulTB06,
  title = {Scenario-oriented design for single-chip heterogeneous multiprocessors},
  pages = {868-880},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878474},
  author = {JoAnn M. Paul and Donald E. Thomas and Alex Bobrek}
}
@article{journals/tvlsi/ChenLC10,
  title = {A Low-Cost VLSI Implementation for Efficient Removal of Impulse Noise},
  pages = {473-481},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2012263},
  author = {Pei-Yin Chen and Chih-Yuan Lien and Hsu-Ming Chuang}
}
@article{journals/tvlsi/AxelosPG12,
  title = {Efficient Memory Repair Using Cache-Based Redundancy},
  pages = {2278-2288},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2170593},
  author = {Nicholas Axelos and Kiamal Z. Pekmestzi and Dimitris Gizopoulos}
}
@article{journals/tvlsi/HussienAEM15,
  title = {Energy Aware Mapping for Reconfigurable Wireless MPSoCs},
  pages = {392-396},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2309013},
  author = {Amr M. A. Hussien and Rahul Amin and Ahmed M. Eltawil and Jim Martin}
}
@article{journals/tvlsi/ShinCC01a,
  title = {Narrow bus encoding for low-power DSP systems},
  pages = {656-660},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953499},
  author = {Youngsoo Shin and Kiyoung Choi and Young-Hoon Chang}
}
@article{journals/tvlsi/FarahaniS15,
  title = {Design of n-Tier Multilevel Interconnect Architectures by Using Carbon Nanotube Interconnects},
  pages = {2128-2134},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2360713},
  author = {Esmat Kishani Farahani and Reza Sarvari}
}
@article{journals/tvlsi/BiesenackKLLMPPRSWD93,
  title = {The Siemens high-level synthesis system CALLAS},
  pages = {244-253},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238438},
  author = {J. Biesenack and M. Koster and A. Langmaier and S. Ledeux and S. Marz and Michael Payer and Michael Pilsl and S. Rumler and H. Soukup and Norbert Wehn and Peter Duzy}
}
@article{journals/tvlsi/GjanciC11,
  title = {A Hybrid Scheme for On-Chip Voltage Regulation in System-On-a-Chip (SOC)},
  pages = {1949-1959},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2072997},
  author = {Juliana Gjanci and Masud H. Chowdhury}
}
@article{journals/tvlsi/NambaII10,
  title = {Construction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing},
  pages = {1265-1276},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2022083},
  author = {Kazuteru Namba and Takashi Ikeda and Hideo Ito}
}
@article{journals/tvlsi/OwensKIVBY93,
  title = {The design and implementation of the Arithmetic Cube II, a VLSI signal processing system},
  pages = {491-502},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250197},
  author = {Robert Michael Owens and Thomas P. Kelliher and Mary Jane Irwin and Mohan Vishwanath and Raminder Singh Bajwa and Wen-Lin Yang}
}
@article{journals/tvlsi/ArabiKS98,
  title = {On chip testing data converters using static parameters},
  pages = {409-419},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711312},
  author = {Karim Arabi and Bozena Kaminska and Mohamad Sawan}
}
@article{journals/tvlsi/HossainWA94,
  title = {Low power design using double edge triggered flip-flops},
  pages = {261-265},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285754},
  author = {Razak Hossain and Leszek D. Wronski and Alexander Albicki}
}
@article{journals/tvlsi/Christie01,
  title = {A differential equation for placement analysis},
  pages = {913-921},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974904},
  author = {P. Christie}
}
@article{journals/tvlsi/DasAB14,
  title = {Nano Magnetic STT-Logic Partitioning for Optimum Performance},
  pages = {90-98},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2236690},
  author = {Jayita Das and Syed M. Alam and Sanjukta Bhanja}
}
@article{journals/tvlsi/YangWLWVX08,
  title = {Case Study of Reliability-Aware and Low-Power Design},
  pages = {861-873},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000460},
  author = {Shengqi Yang and Wenping Wang and Tiehan Lv and Wayne Wolf and Narayanan Vijaykrishnan and Yuan Xie 0001}
}
@article{journals/tvlsi/BritoRFFM15,
  title = {Quaternary Logic Lookup Table in Standard CMOS},
  pages = {306-316},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2308302},
  author = {Diogo Brito and Taimur Gibran Rabuske and Jorge R. Fernandes and Paulo F. Flores and José C. Monteiro}
}
@article{journals/tvlsi/MondalM06,
  title = {Accurate Loop Self Inductance Bound for Efficient Inductance Screening},
  pages = {1393-1397},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2006.887837},
  author = {Mosin Mondal and Yehia Massoud}
}
@article{journals/tvlsi/PengKLWW15,
  title = {Trainable and Low-Cost SMO Pattern Classifier Implemented via MCMC and SFBS Technologies},
  pages = {2295-2306},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2362150},
  author = {Chih-Hsiang Peng and Ta-Wen Kuan and Po-Chuan Lin and Jhing-Fa Wang and Guo-Ji Wu}
}
@article{journals/tvlsi/RadulovQR15,
  title = {A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC With Signal-Independent Delta-I Noise DfT Scheme},
  pages = {44-53},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2298055},
  author = {Georgi I. Radulov and Patrick J. Quinn and Arthur H. M. van Roermund}
}
@article{journals/tvlsi/Bou-SleimanI14,
  title = {Dynamic Self-Regulated Charge Pump With Improved Immunity to PVT Variations},
  pages = {1716-1726},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278375},
  author = {Sleiman Bou-Sleiman and Mohammed Ismail}
}
@article{journals/tvlsi/ChoSWM11,
  title = {Reconfigurable SRAM Architecture With Spatial Voltage Scaling for Low Power Mobile Multimedia Applications},
  pages = {161-165},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2031468},
  author = {Minki Cho and Jason Schlessman and Wayne Wolf and Saibal Mukhopadhyay}
}
@article{journals/tvlsi/ThirunakkarasuB15,
  title = {Built-in Self-Calibration and Digital-Trim Technique for 14-Bit SAR ADCs Achieving ±1 LSB INL},
  pages = {916-925},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2321761},
  author = {Shankar Thirunakkarasu and Bertan Bakkaloglu}
}
@article{journals/tvlsi/ChaudhuriW96,
  title = {Computing lower bounds on functional units before scheduling},
  pages = {273-279},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502199},
  author = {Samit Chaudhuri and Robert A. Walker}
}
@article{journals/tvlsi/Li13a,
  title = {Oscillation and Transition Tests for Synchronous Sequential Circuits},
  pages = {2338-2343},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2230654},
  author = {Katherine Shu-Min Li}
}
@article{journals/tvlsi/MoreshetB04,
  title = {Effects of speculation on performance and issue queue design},
  pages = {1123-1126},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.834226},
  author = {Tali Moreshet and R. Iris Bahar}
}
@article{journals/tvlsi/YangZSL16,
  title = {Network-on-Chip for Turbo Decoders},
  pages = {338-342},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2390264},
  author = {Qingqing Yang and Xiaofang Zhou and Gerald E. Sobelman and Xinxin Li}
}
@article{journals/tvlsi/Abu-RahmaAY10,
  title = {Reducing SRAM Power Using Fine-Grained Wordline Pulsewidth Control},
  pages = {356-364},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2012511},
  author = {Mohamed H. Abu-Rahma and Mohab Anis and Sei Seung Yoon}
}
@article{journals/tvlsi/PatelRSD06,
  title = {An asynchronous architecture for modeling intersegmental neural communication},
  pages = {97-110},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863762},
  author = {Girish N. Patel and Michael S. Reid and David E. Schimmel and Stephen P. DeWeerth}
}
@article{journals/tvlsi/RossiOGM15,
  title = {Modeling and Detection of Hotspot in Shaded Photovoltaic Cells},
  pages = {1031-1039},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2333064},
  author = {Daniele Rossi and Martin Omaña and Daniele Giaffreda and Cecilia Metra}
}
@article{journals/tvlsi/Pihl00,
  title = {Design automation with the TSPC circuit technique: a high-performance wave digital filter},
  pages = {456-460},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863628},
  author = {J. Pihl}
}
@article{journals/tvlsi/AsgariS04,
  title = {A low-power reduced swing global clocking methodology},
  pages = {538-545},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  author = {Farhad H. A. Asgari and Manoj Sachdev}
}
@article{journals/tvlsi/ChangL07,
  title = {Two New Techniques Integrated for Energy-Efficient TLB Design},
  pages = {13-23},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2006.887813},
  author = {Yen-Jen Chang and Maofeng Lan}
}
@article{journals/tvlsi/Pomeranz13b,
  title = {Broadside and Skewed-Load Tests Under Primary Input Constraints},
  pages = {776-780},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2192300},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/KimBNSJ15,
  title = {A 3.6-mW 50-MHz PN Code Acquisition Filter via Statistical Error Compensation in 180-nm CMOS},
  pages = {598-602},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2311318},
  author = {Eric P. Kim and Daniel J. Baker and Sriram Narayanan and Naresh R. Shanbhag and Douglas L. Jones}
}
@article{journals/tvlsi/FujiwaraNNMMMKY08,
  title = {Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering},
  pages = {620-627},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000249},
  author = {Hidehiro Fujiwara and Koji Nii and Hiroki Noguchi and Junichi Miyakoshi and Yuichiro Murachi and Yasuhiro Morita and Hiroshi Kawaguchi and Masahiko Yoshimoto}
}
@article{journals/tvlsi/ShinK04,
  title = {Tight integration of timing-driven synthesis and placement of parallel multiplier circuits},
  pages = {766-775},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.830914},
  author = {Keoncheol Shin and Taewhan Kim}
}
@article{journals/tvlsi/YangCH10,
  title = {A Reverse-Encoding-Based On-Chip Bus Tracer for Efficient Circular-Buffer Utilization},
  pages = {732-741},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2014872},
  author = {Fu-Ching Yang and Cheng-Lung Chiang and Ing-Jer Huang}
}
@article{journals/tvlsi/PomeranzR08a,
  title = {Improving the Transition Fault Coverage of Functional Broadside Tests by Observation Point Insertion},
  pages = {931-936},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000453},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/JouCY00,
  title = {An adaptive fuzzy logic controller: its VLSI architecture and applications},
  pages = {52-60},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820761},
  author = {Jer-Min Jou and Pei-Yin Chen and Sheng-Fu Yang}
}
@article{journals/tvlsi/KuoWHHL11,
  title = {A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video},
  pages = {925-938},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2045402},
  author = {H.-C. Kuo and L.-C. Wu and H.-T. Huang and S.-T. Hsu and Y.-L. Lin}
}
@article{journals/tvlsi/LiL00,
  title = {HML, a novel hardware description language and its translation to VHDL},
  pages = {1-8},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820756},
  author = {Yanbing Li and Miriam Leeser}
}
@article{journals/tvlsi/WirthlinH98,
  title = {Improving functional density using run-time circuit reconfiguration [FPGAs]},
  pages = {247-256},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678880},
  author = {Michael J. Wirthlin and Brad L. Hutchings}
}
@article{journals/tvlsi/ChaiCH14,
  title = {A 2-D Interpolation-Based QRD Processor With Partial Layer Mapping for MIMO-OFDM Systems},
  pages = {2689-2700},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2297713},
  author = {Li-Wei Chai and Po-Lin Chiu and Yuan-Hao Huang}
}
@article{journals/tvlsi/WuL98,
  title = {Algorithm-based low-power transform coding architectures: the multirate approach},
  pages = {707-718},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736144},
  author = {An-Yeu Wu and K. J. Ray Liu}
}
@article{journals/tvlsi/GolnariSNG15,
  title = {Design and Implementation of Time and Frequency Synchronization in LTE},
  pages = {2970-2982},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2387861},
  author = {Ameneh Golnari and Mahdi Shabany and Alireza Nezamalhosseini and P. Glenn Gulak}
}
@article{journals/tvlsi/LeeNLPLK13,
  title = {IsoNet: Hardware-Based Job Queue Management for Many-Core Architectures},
  pages = {1080-1093},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2202699},
  author = {Junghee Lee and Chrysostomos Nicopoulos and Hyung Gyu Lee and Shreepad Panth and Sung Kyu Lim and Jongman Kim}
}
@article{journals/tvlsi/YuanTK98,
  title = {Statistical estimation of average power dissipation using nonparametric techniques},
  pages = {65-73},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661249},
  author = {Li-Pen Yuan and Chin-Chi Teng and Sung-Mo Kang}
}
@article{journals/tvlsi/BaeP98,
  title = {Synthesis of area-efficient and high-throughput rate data format converters},
  pages = {697-706},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736143},
  author = {Jongwoo Bae and Viktor K. Prasanna}
}
@article{journals/tvlsi/HenkelE01,
  title = {An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques},
  pages = {273-289},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924041},
  author = {Jörg Henkel and Rolf Ernst}
}
@article{journals/tvlsi/Nestor93,
  title = {Visual register-transfer description of VLSI microarchitectures},
  pages = {72-76},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.219909},
  author = {John A. Nestor}
}
@article{journals/tvlsi/SalmanFSH09,
  title = {Identification of Dominant Noise Source and Parameter Sensitivity for Substrate Coupling},
  pages = {1559-1564},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2005195},
  author = {Emre Salman and Eby G. Friedman and Radu M. Secareanu and Olin L. Hartin}
}
@article{journals/tvlsi/LiMN15,
  title = {A Method for Improving Power Grid Resilience to Electromigration-Caused via Failures},
  pages = {118-130},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2301458},
  author = {Di-An Li and Malgorzata Marek-Sadowska and Sani R. Nassif}
}
@article{journals/tvlsi/ZhengLPML13,
  title = {A 5-Gb/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data Communications in 0.13-$\mu\rm m$ CMOS},
  pages = {2274-2285},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2232319},
  author = {Yuxiang Zheng and Jin Liu and Robert Payne and Mark Morgan and Hoi Lee}
}
@article{journals/tvlsi/RabBT14,
  title = {Reducing Cost of Yield Enhancement in 3-D Stacked Memories Via Asymmetric Layer Repair Capability},
  pages = {2017-2024},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280593},
  author = {Muhammad Tauseef Rab and Asad Amin Bawa and Nur A. Touba}
}
@article{journals/tvlsi/XiangSPBZ10,
  title = {An Area-Efficient and Low-Power Multirate Decoder for Quasi-Cyclic Low-Density Parity-Check Codes},
  pages = {1447-1460},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2025169},
  author = {Bo Xiang and Rui Shen and An Pan and Dan Bao and Xiaoyang Zeng}
}
@article{journals/tvlsi/BhojJJ13,
  title = {3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits},
  pages = {2094-2105},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227848},
  author = {Ajay N. Bhoj and Rajiv V. Joshi and Niraj K. Jha}
}
@article{journals/tvlsi/WangW15,
  title = {Range Unlimited Delay-Interleaving and -Recycling Clock Skew Compensation and Duty-Cycle Correction Circuit},
  pages = {856-868},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2320761},
  author = {Yi-Ming Wang and Shih-Nung Wei}
}
@article{journals/tvlsi/LingappanJ07,
  title = {Satisfiability-Based Automatic Test Program Generation and Design for Testability for Microprocessors},
  pages = {518-530},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.896908},
  author = {Loganathan Lingappan and Niraj K. Jha}
}
@article{journals/tvlsi/HwangW01,
  title = {Unified VLSI systolic array design for LZ data compression},
  pages = {489-499},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.931226},
  author = {Shih-Arn Hwang and Cheng-Wen Wu}
}
@article{journals/tvlsi/SchurgersCE01,
  title = {Memory optimization of MAP turbo decoder algorithms},
  pages = {305-312},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924051},
  author = {Curt Schurgers and Francky Catthoor and Marc Engels}
}
@article{journals/tvlsi/WangC07a,
  title = {A Memory Efficient Partially Parallel Decoder Architecture for Quasi-Cyclic LDPC Codes},
  pages = {483-488},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TED.2007.895247},
  author = {Zhongfeng Wang and Zhiqiang Cui}
}
@article{journals/tvlsi/PurohitCMV13,
  title = {Throughput/Resource-Efficient Reconfigurable Processor for Multimedia Applications},
  pages = {1346-1350},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2206063},
  author = {Sohan Purohit and Sai Rahul Chalamalasetti and Martin Margala and Wim Vanderbauwhede}
}
@article{journals/tvlsi/KallakuriD07,
  title = {Customization of Arbitration Policies and Buffer Space Distribution Using Continuous-Time Markov Decision Processes},
  pages = {240-245},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.895003},
  author = {Sankalp S. Kallakuri and Alex Doboli}
}
@article{journals/tvlsi/KimL15,
  title = {A Semiblind Digital-Domain Calibration of Pipelined A/D Converters via Convex Optimization},
  pages = {1375-1379},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2336472},
  author = {Jintae Kim and Minjae Lee}
}
@article{journals/tvlsi/SjogrenM00,
  title = {Interfacing synchronous and asynchronous modules within a high-speed pipeline},
  pages = {573-583},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894162},
  author = {Allen E. Sjogren and Chris J. Myers}
}
@article{journals/tvlsi/LeeHB13,
  title = {2.4-GHz 10-Mb/s BFSK Embedded Transmitter With a Stacked-LC DCO for Wireless Testing Systems},
  pages = {1727-1737},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2217765},
  author = {Chi-Ying Lee and Chih-Cheng Hsieh and Jenn-Chyou Bor}
}
@article{journals/tvlsi/LanYH13,
  title = {A High-Efficiency, Wide Workload Range, Digital Off-Time Modulation (DOTM) DC-DC Converter With Asynchronous Power Saving Technique},
  pages = {67-77},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2177481},
  author = {Po-Hsiang Lan and Tsung-Ju Yang and Po-Chiun Huang}
}
@article{journals/tvlsi/HsiehH12b,
  title = {Run-Time Reconfiguration of Expandable Cache for Embedded Systems},
  pages = {1863-1875},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2163534},
  author = {Ang-Chih Hsieh and TingTing Hwang}
}
@article{journals/tvlsi/SathanurBMMP11,
  title = {Fast Computation of Discharge Current Upper Bounds for Clustered Power Gating},
  pages = {146-151},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2029276},
  author = {Ashoka Visweswara Sathanur and Luca Benini and Alberto Macii and Enrico Macii and Massimo Poncino}
}
@article{journals/tvlsi/AzarderakhshR12,
  title = {Efficient FPGA Implementations of Point Multiplication on Binary Edwards and Generalized Hessian Curves Using Gaussian Normal Basis},
  pages = {1453-1466},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2158595},
  author = {Reza Azarderakhsh and Arash Reyhani-Masoleh}
}
@article{journals/tvlsi/XuK99,
  title = {Accurate prediction of quality metrics for logic level designs targeted toward lookup-table-based FPGAs},
  pages = {411-418},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.805748},
  author = {Min Xu and Fadi J. Kurdahi}
}
@article{journals/tvlsi/AliotoP01,
  title = {Power estimation in adiabatic circuits: a simple and accurate model},
  pages = {608-615},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953495},
  author = {Massimo Alioto and Gaetano Palumbo}
}
@article{journals/tvlsi/KrihelyBF13,
  title = {Efficiency Optimization of a Step-Down Switched Capacitor Converter for Subthreshold},
  pages = {2353-2357},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2231888},
  author = {Natan Krihely and Sam Ben-Yaakov and Alexander Fish}
}
@article{journals/tvlsi/YehK01,
  title = {Cell-based layout techniques supporting gate-level voltage scaling for low power},
  pages = {983-986},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974912},
  author = {Chingwei Yeh and Yin-Shuin Kang}
}
@article{journals/tvlsi/SafarianYH05,
  title = {Design and analysis of an ultrawide-band distributed CMOS mixer},
  pages = {618-629},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844288},
  author = {Amin Q. Safarian and Ahmad Yazdi and Payam Heydari}
}
@article{journals/tvlsi/AlidinaMDGP94,
  title = {Precomputation-based sequential logic optimization for low power},
  pages = {426-436},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335011},
  author = {Mazhar Alidina and José C. Monteiro and Srinivas Devadas and Abhijit Ghosh and Marios C. Papaefthymiou}
}
@article{journals/tvlsi/GuidoY15,
  title = {Design of Self-Timed Reconfigurable Controllers for Parallel Synchronization via Wagging},
  pages = {292-305},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2306176},
  author = {James Sebastian Guido and Alexandre Yakovlev}
}
@article{journals/tvlsi/ChenM15,
  title = {Microprocessor Aging Analysis and Reliability Modeling Due to Back-End Wearout Mechanisms},
  pages = {2065-2076},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2357756},
  author = {Chang-Chih Chen and Linda S. Milor}
}
@article{journals/tvlsi/FangCJPT12,
  title = {Functional Test-Sequence Grading at Register-Transfer Level},
  pages = {1890-1894},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2163651},
  author = {Hongxia Fang and Krishnendu Chakrabarty and Abhijit Jas and Srinivas Patil and Chandra Tirumurti}
}
@article{journals/tvlsi/KangCMR06,
  title = {Layout-driven architecture synthesis for high-speed digital filters},
  pages = {203-207},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863741},
  author = {Dongku Kang and Hunsoo Choo and Khurram Muhammad and Kaushik Roy}
}
@article{journals/tvlsi/ParkMR03,
  title = {High-performance FIR filter design based on sharing multiplication},
  pages = {244-253},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800529},
  author = {Jongsun Park and Khurram Muhammad and Kaushik Roy}
}
@article{journals/tvlsi/Voyiatzis08,
  title = {An Accumulator-Based Compaction Scheme For Online BIST of RAMs},
  pages = {1248-1251},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000868},
  author = {Ioannis Voyiatzis}
}
@article{journals/tvlsi/PaulP11,
  title = {Dynamically Adaptive I-Cache Partitioning for Energy-Efficient Embedded Multitasking},
  pages = {2067-2080},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2066995},
  author = {M. Paul and P. Petrov}
}
@article{journals/tvlsi/DiTomasoMKSL13,
  title = {Extending the Energy Efficiency and Performance With Channel Buffers, Crossbars, and Topology Analysis for Network-on-Chips},
  pages = {2141-2154},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227283},
  author = {Dominic DiTomaso and Randy Morris and Avinash Karanth Kodi and Ashwini Sarathy and Ahmed Louri}
}
@article{journals/tvlsi/Manoli03,
  title = {Special section on the 2001 International Conference on Computer Design (ICCD)},
  pages = {301-302},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.814044},
  author = {Yiannos Manoli}
}
@article{journals/tvlsi/KimLK12,
  title = {PVT Variation Tolerant Current Source With On-Chip Digital Self-Calibration},
  pages = {737-741},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2109971},
  author = {Moo-young Kim and Hokyu Lee and Chulwoo Kim}
}
@article{journals/tvlsi/ChouSA97,
  title = {Scheduling tests for VLSI systems under power constraints},
  pages = {175-185},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.585217},
  author = {Richard M. Chou and Kewal K. Saluja and Vishwani D. Agrawal}
}
@article{journals/tvlsi/KiasariLJ13,
  title = {An Analytical Latency Model for Networks-on-Chip},
  pages = {113-123},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2178620},
  author = {Abbas Eslami Kiasari and Zhonghai Lu and Axel Jantsch}
}
@article{journals/tvlsi/ManohararajahCSB07,
  title = {Predicting Interconnect Delay for Physical Synthesis in a FPGA CAD Flow},
  pages = {895-903},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900744},
  author = {Valavan Manohararajah and Gordon R. Chiu and Deshanand P. Singh and Stephen Dean Brown}
}
@article{journals/tvlsi/MansourS03a,
  title = {High-throughput LDPC decoders},
  pages = {976-996},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817545},
  author = {Mohammad M. Mansour and Naresh R. Shanbhag}
}
@article{journals/tvlsi/GongWJS15,
  title = {TM-RF: Aging-Aware Power-Efficient Register File Design for Modern Microprocessors},
  pages = {1196-1209},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2334136},
  author = {Na Gong and Jinhui Wang and Shixiong Jiang and Ramalingam Sridhar}
}
@article{journals/tvlsi/ChakrabartiM99,
  title = {Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform},
  pages = {289-298},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.784090},
  author = {C. Chakrabarti and C. Mumford}
}
@article{journals/tvlsi/Garcia-HerreroLDV14,
  title = {Multiple-Vote Symbol-Flipping Decoder for Nonbinary LDPC Codes},
  pages = {2256-2267},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2292900},
  author = {Francisco Garcia-Herrero and Erbao Li and David Declercq and Javier Valls}
}
@article{journals/tvlsi/DaveLJ99,
  title = {COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems},
  pages = {92-104},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748204},
  author = {Bharat P. Dave and Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tvlsi/KoB95,
  title = {Short-circuit power driven gate sizing technique for reducing power dissipation},
  pages = {450-455},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.407004},
  author = {Uming Ko and Poras T. Balsara}
}
@article{journals/tvlsi/FerreiraS15,
  title = {A 0.25-V 28-nW 58-dB Dynamic Range Asynchronous Delta Sigma Modulator in 130-nm Digital CMOS Process},
  pages = {926-934},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2330698},
  author = {Luis H. C. Ferreira and Sameer R. Sonkusale}
}
@article{journals/tvlsi/KuanWWLG12,
  title = {VLSI Design of an SVM Learning Core on Sequential Minimal Optimization Algorithm},
  pages = {673-683},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2107533},
  author = {Ta-Wen Kuan and Jhing-Fa Wang and Jia-Ching Wang and Po-Chuan Lin and Gaung-Hui Gu}
}
@article{journals/tvlsi/IsmailFN01,
  title = {Exploiting the on-chip inductance in high-speed clock distribution networks},
  pages = {963-973},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974910},
  author = {Yehea I. Ismail and Eby G. Friedman and José Luis Neves}
}
@article{journals/tvlsi/ShinGDG08,
  title = {An Interactive Design Environment for C-Based High-Level Synthesis of RTL Processors},
  pages = {466-475},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.915390},
  author = {Dongwan Shin and Andreas Gerstlauer and Rainer Dömer and Daniel Gajski}
}
@article{journals/tvlsi/MohammedD10,
  title = {A MIMO Decoder Accelerator for Next Generation Wireless Communications},
  pages = {1544-1555},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2009.2025590},
  author = {Karim Mohammed and Babak Daneshrad}
}
@article{journals/tvlsi/DaiWJ09,
  title = {Analysis of Defect Tolerance in Molecular Crossbar Electronics},
  pages = {529-540},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2008392},
  author = {Jianwei Dai and Lei Wang 0003 and Faquir Jain}
}
@article{journals/tvlsi/DarakVL13,
  title = {Efficient Implementation of Reconfigurable Warped Digital Filters With Variable Low-Pass, High-Pass, Bandpass, and Bandstop Responses},
  pages = {1165-1169},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2203158},
  author = {Sumit Jagdish Darak and A. Prasad Vinod and Edmund Ming-Kit Lai}
}
@article{journals/tvlsi/MukhopadhyayRKC11,
  title = {SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage},
  pages = {24-32},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2029114},
  author = {Saibal Mukhopadhyay and Rahul M. Rao and Jae-Joon Kim and Ching-Te Chuang}
}
@article{journals/tvlsi/PonomarevKEGK03,
  title = {Energy-efficient issue queue design},
  pages = {789-800},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.814321},
  author = {Dmitry V. Ponomarev and Gurhan Kucuk and Oguz Ergin and Kanad Ghose and Peter M. Kogge}
}
@article{journals/tvlsi/TotaCRMZ09,
  title = {A Case Study for NoC-Based Homogeneous MPSoC Architectures},
  pages = {384-388},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011239},
  author = {Sergio Tota and Mario R. Casu and Massimo Ruo Roch and Luca Macchiarulo and Maurizio Zamboni}
}
@article{journals/tvlsi/SultaniaSS05,
  title = {Gate oxide leakage and delay tradeoffs for dual-T/sub ox/ circuits},
  pages = {1362-1375},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.862723},
  author = {Anup Kumar Sultania and Dennis Sylvester and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/HsuYW06,
  title = {Multi-Symbol-Sliced Dynamically Reconfigurable Reed-Solomon Decoder Design Based on Unified Finite-Field Processing Element},
  pages = {489-500},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.876102},
  author = {H.-Y. Hsu and J.-C. Yeo and A.-Y. Wu}
}
@article{journals/tvlsi/KaulSAK05,
  title = {Design and analysis of spatial encoding circuits for peak power reduction in on-chip buses},
  pages = {1225-1238},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859589},
  author = {Himanshu Kaul and Dennis Sylvester and Mark Anders and Ram Krishnamurthy}
}
@article{journals/tvlsi/HuangTC14,
  title = {Memory-Hierarchical and Mode-Adaptive HEVC Intra Prediction Architecture for Quad Full HD Video Decoding},
  pages = {1515-1525},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2275571},
  author = {Chao-Tsung Huang and Mehul Tikekar and Anantha P. Chandrakasan}
}
@article{journals/tvlsi/OmanaRGSMMK13,
  title = {Faults Affecting Energy-Harvesting Circuits of Self-Powered Wireless Sensors and Their Possible Concurrent Detection},
  pages = {2286-2294},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2230036},
  author = {Martin Omaña and Daniele Rossi and Daniele Giaffreda and Roberto Specchia and Cecilia Metra and Marcin Marzencki and Bozena Kaminska}
}
@article{journals/tvlsi/HwangLKCC15,
  title = {A Fast Transient Response Flying-Capacitor Buck-Boost Converter Utilizing Pseudocurrent Dynamic Acceleration Techniques},
  pages = {1155-1159},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2323313},
  author = {Yuh-Shyan Hwang and An Liu and Yi-Tsen Ku and Yuan-Bo Chang and Jiann-Jong Chen}
}
@article{journals/tvlsi/AliotoPR10,
  title = {A General Power Model of Differential Power Analysis Attacks to Static Logic Circuits},
  pages = {711-724},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2015327},
  author = {Massimo Alioto and Massimo Poli and Santina Rocchi}
}
@article{journals/tvlsi/ChakrabartyMI00,
  title = {Deterministic built-in test pattern generation for high-performance circuits using twisted-ring counters},
  pages = {633-636},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894170},
  author = {Krishnendu Chakrabarty and Brian T. Murray and Vikram Iyengar}
}
@article{journals/tvlsi/BayarY15,
  title = {PFMAP: Exploitation of Particle Filters for Network-on-Chip Mapping},
  pages = {2116-2127},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2360791},
  author = {Salih Bayar and Arda Yurdakul}
}
@article{journals/tvlsi/LuCS12,
  title = {Fast Power- and Slew-Aware Gated Clock Tree Synthesis},
  pages = {2094-2103},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2168834},
  author = {Jingwei Lu and Wing-Kai Chow and Chiu-Wing Sham}
}
@article{journals/tvlsi/GalanisDG07,
  title = {Speedups and Energy Reductions From Mapping DSP Applications on an Embedded Reconfigurable System},
  pages = {1362-1366},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.909812},
  author = {Michalis D. Galanis and Grigoris Dimitroulakos and Costas E. Goutis}
}
@article{journals/tvlsi/KallaHH06,
  title = {Distance-based recent use (DRU): an enhancement to instruction cache replacement policies for transition energy reduction},
  pages = {69-80},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.862716},
  author = {Praveen Kalla and Xiaobo Sharon Hu and Jörg Henkel}
}
@article{journals/tvlsi/YoonYKK11,
  title = {A Dual-Shader 3-D Graphics Processor With Fast 4-D Vector Inner Product Units and Power-Aware Texture Cache},
  pages = {525-537},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2038922},
  author = {Jae-Sung Yoon and Chang-Hyo Yu and Donghyun Kim and Lee-Sup Kim}
}
@article{journals/tvlsi/SinghMMM03,
  title = {PITIA: an FPGA for throughput-intensive applications},
  pages = {354-363},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810780},
  author = {Amit Singh and Arindam Mukherjee and Luca Macchiarulo and Malgorzata Marek-Sadowska}
}
@article{journals/tvlsi/HanLLL15,
  title = {A Fault-Tolerant Technique Using Quadded Logic and Quadded Transistors},
  pages = {1562-1566},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2341610},
  author = {Jie Han and Eugene Leung and Leibo Liu and Fabrizio Lombardi}
}
@article{journals/tvlsi/SatyanarayanaP00,
  title = {Theoretical analysis of word-level switching activity in the presence of glitching and correlation},
  pages = {148-159},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831435},
  author = {Janardhan H. Satyanarayana and Keshab K. Parhi}
}
@article{journals/tvlsi/KocanS01,
  title = {ATPG for combinational circuits on configurable hardware},
  pages = {117-129},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920827},
  author = {Fatih Kocan and Daniel G. Saab}
}
@article{journals/tvlsi/Alioto11,
  title = {Comparative Evaluation of Layout Density in 3T, 4T, and MT FinFET Standard Cells},
  pages = {751-762},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2040094},
  author = {Massimo Alioto}
}
@article{journals/tvlsi/AhmadiTBM15,
  title = {A 0.13-µm CMOS Current-Mode All-Pass Filter for Multi-GHz Operation},
  pages = {2813-2818},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2380820},
  author = {Peyman Ahmadi and Mohammad Hossein Taghavi and Leonid Belostotski and Arjuna Madanayake}
}
@article{journals/tvlsi/ReviriegoPMO15,
  title = {A Synergetic Use of Bloom Filters for Error Detection and Correction},
  pages = {584-587},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2311234},
  author = {Pedro Reviriego and Salvatore Pontarelli and Juan Antonio Maestro and Marco Ottavi}
}
@article{journals/tvlsi/XuLGCH014,
  title = {Test-Quality Optimization for Variable $n$ -Detections of Transition Faults},
  pages = {1738-1749},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278172},
  author = {Dawen Xu and Huawei Li and Amirali Ghofrani and Kwang-Ting Cheng and Yinhe Han and Xiaowei Li 0001}
}
@article{journals/tvlsi/SrivastavaCB96,
  title = {Predictive system shutdown and other architectural techniques for energy efficient programmable computation},
  pages = {42-55},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486080},
  author = {Mani B. Srivastava and Anantha P. Chandrakasan and Robert W. Brodersen}
}
@article{journals/tvlsi/GreggC07,
  title = {Post Silicon Power/Performance Optimization in the Presence of Process Variations Using Individual Well-Adaptive Body Biasing},
  pages = {366-376},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.893626},
  author = {Justin Gregg and Tom W. Chen}
}
@article{journals/tvlsi/PavlidisSF11,
  title = {Clock Distribution Networks in 3-D Integrated Systems},
  pages = {2256-2266},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2073724},
  author = {Vasilis F. Pavlidis and Ioannis Savidis and Eby G. Friedman}
}
@article{journals/tvlsi/YeeS00,
  title = {Clock-delayed domino for dynamic circuit design},
  pages = {425-430},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863622},
  author = {Gin Yee and Carl Sechen}
}
@article{journals/tvlsi/LinYV08,
  title = {Cost-Effective Triple-Mode Reconfigurable Pipeline FFT/IFFT/2-D DCT Processor},
  pages = {1058-1071},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000676},
  author = {Chin-Teng Lin and Yuan-Chu Yu and Lan-Da Van}
}
@article{journals/tvlsi/GivargisVH02,
  title = {System-level exploration for Pareto-optimal configurations in parameterized system-on-a-chip},
  pages = {416-422},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.807764},
  author = {Tony Givargis and Frank Vahid and Jörg Henkel}
}
@article{journals/tvlsi/YeR06,
  title = {Using Bus-Based Connections to Improve Field-Programmable Gate-Array Density for Implementing Datapath Circuits},
  pages = {462-473},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.876095},
  author = {Andy Ye and Jonathan Rose}
}
@article{journals/tvlsi/TsaoC12,
  title = {Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm},
  pages = {366-371},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2095892},
  author = {Yu-Chi Tsao and Ken Choi}
}
@article{journals/tvlsi/MangeSSTMP98,
  title = {Embryonics: a new methodology for designing field-programmable gate arrays with self-repair and self-replicating properties},
  pages = {387-399},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711310},
  author = {Daniel Mange and Eduardo Sanchez and André Stauffer and Gianluca Tempesti and Pierre Marchal and Christian Piguet}
}
@article{journals/tvlsi/ChengLH12,
  title = {Design of an Error Detection and Data Recovery Architecture for Motion Estimation Testing Applications},
  pages = {665-672},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2109972},
  author = {Chang-Hsin Cheng and Yu Liu and Chun-Lung Hsu}
}
@article{journals/tvlsi/FranssenBSCM93,
  title = {Modeling multidimensional data and control flow},
  pages = {319-327},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238445},
  author = {Frank H. M. Franssen and Florin Balasa and Michaël F. X. B. van Swaaij and Francky Catthoor and Hugo De Man}
}
@article{journals/tvlsi/ChoXC99,
  title = {A low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioning},
  pages = {249-257},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766752},
  author = {Seong-Hwan Cho and Thucydides Xanthopoulos and Anantha P. Chandrakasan}
}
@article{journals/tvlsi/ZhuLYYW15,
  title = {A Hybrid Reconfigurable Architecture and Design Methods Aiming at Control-Intensive Kernels},
  pages = {1700-1709},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2349652},
  author = {Jianfeng Zhu and Leibo Liu and Shouyi Yin and Xiao Yang and Shaojun Wei}
}
@article{journals/tvlsi/ChoiKL12,
  title = {A Spur Suppression Technique Using an Edge-Interpolator for a Charge-Pump PLL},
  pages = {969-973},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2129602},
  author = {Jaehyouk Choi and Woonyun Kim and Kyutae Lim}
}
@article{journals/tvlsi/WangTC05,
  title = {A temperature-insensitive self-recharging circuitry used in DRAMs},
  pages = {405-408},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842878},
  author = {Chua-Chin Wang and Yih-Long Tseng and Chih-Chiang Chiu}
}
@article{journals/tvlsi/LiuK08,
  title = {Characterization of a Novel Nine-Transistor SRAM Cell},
  pages = {488-492},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.915499},
  author = {Zhiyu Liu and Volkan Kursun}
}
@article{journals/tvlsi/YoussefAE05,
  title = {POMR: a power-aware interconnect optimization methodology},
  pages = {297-307},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842901},
  author = {Ahmed Youssef and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/tvlsi/CarbognaniBFKF08,
  title = {Transmission Gates Combined With Level-Restoring CMOS Gates Reduce Glitches in Low-Power Low-Frequency Multipliers},
  pages = {830-836},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000457},
  author = {Flavio Carbognani and Felix Bürgin and Norbert Felber and Hubert Kaeslin and Wolfgang Fichtner}
}
@article{journals/tvlsi/TienLGTM97,
  title = {Design of a 32 b monolithic microprocessor based on GaAs HMESFET technology},
  pages = {238-243},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.585228},
  author = {C.-K. V. Tien and K. Lewis and Hans J. Greub and T. Tsen and John F. McDonald}
}
@article{journals/tvlsi/YehCW12,
  title = {Towards Process Variation-Aware Power Gating},
  pages = {1929-1937},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2169435},
  author = {Chingwei Yeh and Yuan-Chang Chen and Jinn-Shyan Wang}
}
@article{journals/tvlsi/RezaiK15,
  title = {High-Throughput Modular Multiplication and Exponentiation Algorithms Using Multibit-Scan-Multibit-Shift Technique},
  pages = {1710-1719},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2355854},
  author = {Abdalhossein Rezai and Parviz Keshavarzi}
}
@article{journals/tvlsi/DaiYC08,
  title = {Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes},
  pages = {565-578},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.917540},
  author = {Yongmei Dai and Zhiyuan Yan and Ning Chen}
}
@article{journals/tvlsi/YoungCH04,
  title = {Placement constraints in floorplan design},
  pages = {735-745},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.830915},
  author = {Evangeline F. Y. Young and Chris C. N. Chu and M. L. Ho}
}
@article{journals/tvlsi/SimunicBG04,
  title = {Managing power consumption in networks on chips},
  pages = {96-107},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  author = {Tajana Simunic and Stephen P. Boyd and Peter W. Glynn}
}
@article{journals/tvlsi/IraniSSG05,
  title = {An overview of the competitive and adversarial approaches to designing dynamic power management strategies},
  pages = {1349-1361},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.862725},
  author = {Sandy Irani and Gaurav Singh and Sandeep K. Shukla and Rajesh K. Gupta}
}
@article{journals/tvlsi/RosenfeldF11,
  title = {A Distributed Filter Within a Switching Converter for Application to 3-D Integrated Circuits},
  pages = {1075-1085},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2045601},
  author = {Jonathan Rosenfeld and Eby G. Friedman}
}
@article{journals/tvlsi/Pomeranz12,
  title = {Gradual Diagnostic Test Generation and Observation Point Insertion Based on the Structural Distance Between Indistinguished Fault Pairs},
  pages = {1026-1035},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2138729},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/WangZWYLPT13,
  title = {SPREAD: A Streaming-Based Partially Reconfigurable Architecture and Programming Model},
  pages = {2179-2192},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2231101},
  author = {Ying Wang and Xuegong Zhou and Lingli Wang and Jian Yan and Wayne Luk and Chenglian Peng and Jiarong Tong}
}
@article{journals/tvlsi/MaanKSJ15,
  title = {Memristive Threshold Logic Circuit Design of Fast Moving Object Detection},
  pages = {2337-2341},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2359801},
  author = {Akshay Kumar Maan and Dinesh Sasi Kumar and Sherin Sugathan and Alex Pappachen James}
}
@article{journals/tvlsi/ChoiKKKLL11,
  title = {A Low Power and Wide Range Programmable Clock Generator With a High Multiplication Factor},
  pages = {701-705},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2036433},
  author = {Jaehyouk Choi and Stephen T. Kim and Woonyun Kim and Kwan-Woo Kim and Kyutae Lim and Joy Laskar}
}
@article{journals/tvlsi/ZhaiPNHORMHASB09,
  title = {Energy-Efficient Subthreshold Processor Design},
  pages = {1127-1137},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2007564},
  author = {Bo Zhai and Sanjay Pant and Leyla Nazhandali and Scott Hanson and Javin Olson and Anna Reeves and Michael Minuth and Ryan Helfand and Todd M. Austin and Dennis Sylvester and David Blaauw}
}
@article{journals/tvlsi/AberbourHMVG98,
  title = {On portable macrocell FPU generators for division and square root operators complying to the full IEEE-754 standard},
  pages = {114-121},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661253},
  author = {Mourad Aberbour and A. Houelle and Habib Mehrez and Nicolas Vaucher and Alain Guyot}
}
@article{journals/tvlsi/GloriaO95,
  title = {Efficient semicustom micropipeline design},
  pages = {464-469},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.407007},
  author = {Alessandro De Gloria and Mauro Olivieri}
}
@article{journals/tvlsi/BanerjeeMPBM11,
  title = {A Routing-Aware ILS Design Technique},
  pages = {2335-2338},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2078526},
  author = {Shibaji Banerjee and Jimson Mathew and Dhiraj K. Pradhan and Bhargab B. Bhattacharya and Saraju P. Mohanty}
}
@article{journals/tvlsi/Burgess05,
  title = {Prenormalization rounding in IEEE floating-point operations using a flagged prefix adder},
  pages = {266-277},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840764},
  author = {Neil Burgess}
}
@article{journals/tvlsi/ChoiGC11,
  title = {Signal Acquisition of High-Speed Periodic Signals Using Incoherent Sub-Sampling and Back-End Signal Reconstruction Algorithms},
  pages = {1125-1135},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2048135},
  author = {Hyun Woo Choi and Alfred V. Gomes and Abhijit Chatterjee}
}
@article{journals/tvlsi/BolAFL09,
  title = {Interests and Limitations of Technology Scaling for Subthreshold Logic},
  pages = {1508-1519},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2005413},
  author = {David Bol and Renaud Ambroise and Denis Flandre and Jean-Didier Legat}
}
@article{journals/tvlsi/PengL05,
  title = {Non-RAM-based architectural designs of wavelet-based digital systems based on novel nonlinear I/O data space transformations},
  pages = {58-74},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840405},
  author = {Dongming Peng and Mi Lu}
}
@article{journals/tvlsi/KaoL11,
  title = {A Digitally-Calibrated Phase-Locked Loop With Supply Sensitivity Suppression},
  pages = {592-602},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2039359},
  author = {Shih-Yuan Kao and Shen-Iuan Liu}
}
@article{journals/tvlsi/LiuLWQ12,
  title = {Harvesting-Aware Power Management for Real-Time Systems With Renewable Energy},
  pages = {1473-1486},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2159820},
  author = {Shaobo Liu and Jun Lu and Qing Wu and Qinru Qiu}
}
@article{journals/tvlsi/LiuWQSG12,
  title = {A Space Reuse Strategy for Flash Translation Layers in SLC NAND Flash Memory Storage Systems},
  pages = {1094-1107},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2142015},
  author = {Duo Liu and Yi Wang 0003 and Zhiwei Qin and Zili Shao and Yong Guan}
}
@article{journals/tvlsi/Tuagi97,
  title = {Entropic bounds on FSM switching},
  pages = {456-464},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645072},
  author = {A. Tuagi}
}
@article{journals/tvlsi/BoglioloCMP01,
  title = {Parameterized RTL power models for soft macros},
  pages = {880-887},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974901},
  author = {Alessandro Bogliolo and Roberto Corgnati and Enrico Macii and Massimo Poncino}
}
@article{journals/tvlsi/WangKJ12,
  title = {Secure Multipliers Resilient to Strong Fault-Injection Attacks Using Multilinear Arithmetic Codes},
  pages = {1036-1048},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2147340},
  author = {Zhen Wang and Mark G. Karpovsky and Ajay Joshi}
}
@article{journals/tvlsi/LiuW15,
  title = {Dynamic Statistical-Timing-Analysis-Based VLSI Path Delay Test Pattern Generation},
  pages = {1577-1590},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2352937},
  author = {Bao Liu and Lu Wang}
}
@article{journals/tvlsi/TabkhiS14,
  title = {Application-Guided Power Gating Reducing Register File Static Power},
  pages = {2513-2526},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2293702},
  author = {Hamed Tabkhi and Gunar Schirner}
}
@article{journals/tvlsi/FengLJZX13,
  title = {Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router},
  pages = {1053-1066},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2204909},
  author = {Chaochao Feng and Zhonghai Lu and Axel Jantsch and Minxuan Zhang and Zuocheng Xing}
}
@article{journals/tvlsi/GhoshN95,
  title = {Design and realization of high-performance wave-pipelined 8×8 b multiplier in CMOS technology},
  pages = {36-48},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365452},
  author = {Debabrata Ghosh and S. K. Nandy}
}
@article{journals/tvlsi/ShangFSSZ14,
  title = {Single-Port SRAM-Based Transpose Memory With Diagonal Data Mapping for Large Size 2-D DCT/IDCT},
  pages = {2422-2426},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2295116},
  author = {Qing Shang and Yibo Fan and Weiwei Shen and Sha Shen and Xiaoyang Zeng}
}
@article{journals/tvlsi/Leung13,
  title = {Design and Analysis of Saturated Ring Oscillators Based on the Random Mid-Point Voltage Concept},
  pages = {1554-1557},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2211048},
  author = {Bosco Leung}
}
@article{journals/tvlsi/NourivandAS12,
  title = {Postsilicon Tuning of Standby Supply Voltage in SRAMs to Reduce Yield Losses Due to Parametric Data-Retention Failures},
  pages = {29-41},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2093938},
  author = {Afshin Nourivand and Asim J. Al-Khalili and Yvon Savaria}
}
@article{journals/tvlsi/TsaiLL10,
  title = {Design and Analysis of High-Throughput Lossless Image Compression Engine Using VLSI-Oriented FELICS Algorithm},
  pages = {39-52},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2007230},
  author = {Tsung-Han Tsai and Yu-Hsuan Lee and Yu-Yu Lee}
}
@article{journals/tvlsi/HongSL12,
  title = {Return Data Interleaving for Multi-Channel Embedded CMPs Systems},
  pages = {1351-1354},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2157368},
  author = {Fei Hong and Aviral Shrivastava and Jongeun Lee}
}
@article{journals/tvlsi/Meher09a,
  title = {Systolic and Non-Systolic Scalable Modular Designs of Finite Field Multipliers for Reed-Solomon Codec},
  pages = {747-757},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2006080},
  author = {Pramod Kumar Meher}
}
@article{journals/tvlsi/FiorinPS14,
  title = {A Configurable Monitoring Infrastructure for NoC-Based Architectures},
  pages = {2436-2440},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2290102},
  author = {Leandro Fiorin and Gianluca Palermo and Cristina Silvano}
}
@article{journals/tvlsi/HsiehJTC09,
  title = {A Low-Power Delay Buffer Using Gated Driver Tree},
  pages = {1212-1219},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2004704},
  author = {Po-Chun Hsieh and Jing-Siang Jhuang and Pei-Yun Tsai and Tzi-Dar Chiueh}
}
@article{journals/tvlsi/FanZCL95,
  title = {Physical models and algorithms for optoelectronic MCM layout},
  pages = {124-135},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365459},
  author = {Jiao Fan and D. Zaleta and Chung-Kuan Cheng and S. H. Lee}
}
@article{journals/tvlsi/ChengKLS02,
  title = {Toward better wireload models in the presence of obstacles},
  pages = {177-189},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994997},
  author = {Chung-Kuan Cheng and Andrew B. Kahng and Bao Liu and Dirk Stroobandt}
}
@article{journals/tvlsi/HoYLLW09,
  title = {Floating-Point FPGA: Architecture and Modeling},
  pages = {1709-1718},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2006616},
  author = {Chun Hok Ho and Chi Wai Yu and Philip Heng Wai Leong and Wayne Luk and Steven J. E. Wilton}
}
@article{journals/tvlsi/GhoshR11,
  title = {Novel Low Overhead Post-Silicon Self-Correction Technique for Parallel Prefix Adders Using Selective Redundancy and Adaptive Clocking},
  pages = {1504-1507},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2051169},
  author = {Swaroop Ghosh and Kaushik Roy}
}
@article{journals/tvlsi/AndersonWR12,
  title = {Raising FPGA Logic Density Through Synthesis-Inspired Architecture},
  pages = {537-550},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2010.2102781},
  author = {Jason Helge Anderson and Qiang Wang and Chirag Ravishankar}
}
@article{journals/tvlsi/RamanujamL12,
  title = {Randomized Partially-Minimal Routing: Near-Optimal Oblivious Routing for 3-D Mesh Networks},
  pages = {2080-2093},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2167361},
  author = {Rohit Sunkam Ramanujam and Bill Lin}
}
@article{journals/tvlsi/SulMP93,
  title = {Reliable and fast reconfigurable hierarchical interconnection networks for linear WSI arrays},
  pages = {224-228},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238412},
  author = {C. Sul and Robert D. McLeod and Witold Pedrycz}
}
@article{journals/tvlsi/JeyasinghBA11,
  title = {Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique},
  pages = {295-304},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2031650},
  author = {Rakesh Gnana David Jeyasingh and Navakanta Bhat and Bharadwaj S. Amrutur}
}
@article{journals/tvlsi/FuLL12,
  title = {Testable Path Selection and Grouping for Faster Than At-Speed Testing},
  pages = {236-247},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2099243},
  author = {Xiang Fu and Huawei Li and Xiaowei Li 0001}
}
@article{journals/tvlsi/ShimS06,
  title = {Energy-efficient soft error-tolerant digital signal processing},
  pages = {336-348},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.874359},
  author = {Byonghyo Shim and Naresh R. Shanbhag}
}
@article{journals/tvlsi/ZhangKJ06,
  title = {An automated design tool for analog layouts},
  pages = {881-894},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878475},
  author = {Lihong Zhang and Ulrich Kleine and Yingtao Jiang}
}
@article{journals/tvlsi/WangCWCXY11,
  title = {Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques},
  pages = {615-628},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2037637},
  author = {Yu Wang 0002 and Xiaoming Chen and Wenping Wang and Yu Cao and Yuan Xie 0001 and Huazhong Yang}
}
@article{journals/tvlsi/WunderlichAH13,
  title = {Floating Gate-Based Field Programmable Mixed-Signal Array},
  pages = {1496-1505},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2211049},
  author = {Richard B. Wunderlich and Farhan Adil and Paul E. Hasler}
}
@article{journals/tvlsi/HanS14,
  title = {Simplifying Clock Gating Logic by Matching Factored Forms},
  pages = {1338-1349},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2271054},
  author = {Inhak Han and Youngsoo Shin}
}
@article{journals/tvlsi/Garcia-HerreroCVM12,
  title = {High-Throughput Interpolator Architecture for Low-Complexity Chase Decoding of RS Codes},
  pages = {568-573},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2010.2103961},
  author = {Francisco Garcia-Herrero and María José Canet and Javier Valls and Pramod Kumar Meher}
}
@article{journals/tvlsi/SinghN07,
  title = {MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines},
  pages = {684-698},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898732},
  author = {Montek Singh and Steven M. Nowick}
}
@article{journals/tvlsi/Pomeranz13f,
  title = {Functional Broadside Templates for Low-Power Test Generation},
  pages = {2321-2325},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2228510},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/KerWCC96,
  title = {Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC},
  pages = {307-321},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.532032},
  author = {Ming-Dou Ker and Chung-Yu Wu and Tao Cheng and Hun-Hsien Chang}
}
@article{journals/tvlsi/PopovichSKF08,
  title = {Effective Radii of On-Chip Decoupling Capacitors},
  pages = {894-907},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000454},
  author = {Mikhail Popovich and Michael Sotman and Avinoam Kolodny and Eby G. Friedman}
}
@article{journals/tvlsi/SuHWLW11,
  title = {A Built-in Self-Diagnosis and Repair Design With Fail Pattern Identification for Memories},
  pages = {2184-2194},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2073489},
  author = {Chin-Lung Su and Rei-Fu Huang and Cheng-Wen Wu and Kun-Lun Luo and Wen Ching Wu}
}
@article{journals/tvlsi/WangYBVLC10,
  title = {The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis},
  pages = {173-183},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2008810},
  author = {Wenping Wang and Shengqi Yang and Sarvesh Bhardwaj and Sarma B. K. Vrudhula and Frank Liu and Yu Cao}
}
@article{journals/tvlsi/WongWNH12,
  title = {Construction of Optimum Composite Field Architecture for Compact High-Throughput AES S-Boxes},
  pages = {1151-1155},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2141693},
  author = {Ming Ming Wong and M. L. Dennis Wong and Asoke K. Nandi and I. Hijazin}
}
@article{journals/tvlsi/DasCR04,
  title = {Calibration of Rent's rule models for three-dimensional integrated circuits},
  pages = {359-366},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {Shamik Das and Anantha Chandrakasan and Rafael Reif}
}
@article{journals/tvlsi/AmelifardFP08,
  title = {Leakage Minimization of SRAM Cells in a Dual-Vt and Dual-Tox Technology},
  pages = {851-860},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000459},
  author = {Behnam Amelifard and Farzan Fallah and Massoud Pedram}
}
@article{journals/tvlsi/ThorpLT03,
  title = {Analysis of blocking dynamic circuits},
  pages = {744-748},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816140},
  author = {T. Thorp and D. Liu and P. Trivedi}
}
@article{journals/tvlsi/AnanyiAR09,
  title = {Flexible Hardware Processor for Elliptic Curve Cryptography Over NIST Prime Fields},
  pages = {1099-1112},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2019415},
  author = {Kendall Ananyi and Hamad Alrimeih and Daler N. Rakhmatov}
}
@article{journals/tvlsi/YuA12,
  title = {Dual-Layer Adaptive Error Control for Network-on-Chip Links},
  pages = {1304-1317},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2156436},
  author = {Qiaoyan Yu and Paul Ampadu}
}
@article{journals/tvlsi/KapadiaP16,
  title = {A System-Level Cosynthesis Framework for Power Delivery and On-Chip Data Networks in Application-Specific 3-D ICs},
  pages = {3-16},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2399279},
  author = {Nishit Ashok Kapadia and Sudeep Pasricha}
}
@article{journals/tvlsi/JevticC10,
  title = {Power Estimation of Embedded Multiplier Blocks in FPGAs},
  pages = {835-839},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2015326},
  author = {Ruzica Jevtic and Carlos Carreras}
}
@article{journals/tvlsi/AgarwalKBGR07,
  title = {Device-Aware Yield-Centric Dual-Vt Design Under Parameter Variations in Nanoscale Technologies},
  pages = {660-671},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898683},
  author = {Amit Agarwal and Kunhyuk Kang and Swarup Bhunia and James D. Gallagher and Kaushik Roy}
}
@article{journals/tvlsi/Stan01,
  title = {Low-power CMOS with subvolt supply voltages},
  pages = {394-400},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924062},
  author = {Mircea R. Stan}
}
@article{journals/tvlsi/ChangS10,
  title = {A Low Error and High Performance Multiplexer-Based Truncated Multiplier},
  pages = {1767-1771},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2027327},
  author = {Chip-Hong Chang and Ravi Kumar Satzoda}
}
@article{journals/tvlsi/Lin14,
  title = {Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through},
  pages = {181-185},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2232684},
  author = {Jin-Fa Lin}
}
@article{journals/tvlsi/SourdisPV08,
  title = {Scalable Multigigabit Pattern Matching for Packet Inspection},
  pages = {156-166},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912036},
  author = {Ioannis Sourdis and Dionisios N. Pnevmatikatos and Stamatis Vassiliadis}
}
@article{journals/tvlsi/ChenLC13,
  title = {Power-Up Sequence Control for MTCMOS Designs},
  pages = {413-423},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2187689},
  author = {Shi-Hao Chen and Youn-Long Lin and Mango Chia-Tso Chao}
}
@article{journals/tvlsi/JungSKK11,
  title = {A 140 Mb/s to 1.96 Gb/s Referenceless Transceiver With 7.2 mus Frequency Acquisition Time},
  pages = {1310-1315},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2047953},
  author = {I. Jung and D. Shin and T. Kim and C. Kim}
}
@article{journals/tvlsi/LuCL11,
  title = {Effective Hybrid Test Program Development for Software-Based Self-Testing of Pipeline Processor Cores},
  pages = {516-520},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2036184},
  author = {Tai-Hua Lu and Chung-Ho Chen and Kuen-Jong Lee}
}
@article{journals/tvlsi/DimitrakopoulosGMN08,
  title = {Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units},
  pages = {837-850},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000458},
  author = {Giorgos Dimitrakopoulos and Costas Galanopoulos and Christos Mavrokefalidis and Dimitris Nikolos}
}
@article{journals/tvlsi/Zhang06,
  title = {Reduced Complexity Interpolation Architecture for Soft-Decision Reed&#8211;Solomon Decoding},
  pages = {1156-1161},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884177},
  author = {X. Zhang}
}
@article{journals/tvlsi/ZarrinehUC01,
  title = {Automatic generation and compaction of March tests for memory arrays},
  pages = {845-857},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974898},
  author = {Kamran Zarrineh and Shambhu J. Upadhyaya and Sreejit Chakravarty}
}
@article{journals/tvlsi/ChenHK94,
  title = {MULTIPAR: behavioral partition for synthesizing multiprocessor architectures},
  pages = {21-32},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273146},
  author = {Yunn Yen Chen and Yu-Chin Hsu and Chung-Ta King}
}
@article{journals/tvlsi/ChenBSZ14,
  title = {Design and Evaluation of Confidence-Driven Error-Resilient Systems},
  pages = {1727-1737},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2277351},
  author = {Chia-Hsiang Chen and David Blaauw and Dennis Sylvester and Zhengya Zhang}
}
@article{journals/tvlsi/KhursheedSAWC14,
  title = {Delay Test for Diagnosis of Power Switches},
  pages = {197-206},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2239319},
  author = {S. Saqib Khursheed and Kan Shi and Bashir M. Al-Hashimi and Peter R. Wilson and Krishnendu Chakrabarty}
}
@article{journals/tvlsi/PengHKZ13,
  title = {Design and Implementation of a Low-Complexity Symbol Detector for Sparse Channels},
  pages = {1506-1515},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2211902},
  author = {Yanjie Peng and Xinming Huang and Andrew G. Klein and Kai Zhang}
}
@article{journals/tvlsi/LeeMP10,
  title = {Concurrent Error Detection in Bit-Serial Normal Basis Multiplication Over GF(2m) Using Multiple Parity Prediction Schemes},
  pages = {1234-1238},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2020593},
  author = {Chiou-Yng Lee and Pramod Kumar Meher and Jagdish Chandra Patra}
}
@article{journals/tvlsi/ChuangLS13,
  title = {Constant Delay Logic Style},
  pages = {554-565},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2189423},
  author = {Pierce Chuang and David Li and Manoj Sachdev}
}
@article{journals/tvlsi/BlightM93,
  title = {An adaptive message passing environment for water scale systems},
  pages = {559-562},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250203},
  author = {David C. Blight and Robert D. McLeod}
}
@article{journals/tvlsi/HeydariM04,
  title = {Design of ultrahigh-speed low-voltage CMOS CML buffers and latches},
  pages = {1081-1093},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.833663},
  author = {Payam Heydari and Ravindran Mohanavelu}
}
@article{journals/tvlsi/Tanzawa12,
  title = {A Behavior Model of an On-Chip High Voltage Generator for Fast, System-Level Simulation},
  pages = {2351-2355},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2176762},
  author = {Toru Tanzawa}
}
@article{journals/tvlsi/NazarianFP11,
  title = {Accurate Timing and Noise Analysis of Combinational and Sequential Logic Cells Using Current Source Modeling},
  pages = {92-103},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2024945},
  author = {Shahin Nazarian and Hanif Fatemi and Massoud Pedram}
}
@article{journals/tvlsi/TakachW95,
  title = {Scheduling constraint generation for communicating processes},
  pages = {215-230},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386222},
  author = {Andrés Takach and Wayne Wolf}
}
@article{journals/tvlsi/KaoWL10,
  title = {A High-Performance Three-Engine Architecture for H.264/AVC Fractional Motion Estimation},
  pages = {662-666},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2013629},
  author = {Chao-Yang Kao and Cheng-Long Wu and Youn-Long Lin}
}
@article{journals/tvlsi/DaoudN11,
  title = {Embedded Debug Architecture for Bypassing Blocking Bugs During Post-Silicon Validation},
  pages = {559-570},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2038390},
  author = {Ehab Anis Daoud and Nicola Nicolici}
}
@article{journals/tvlsi/CortadellaT09,
  title = {Guest Editorial: Special Section on Asynchronous Circuits and Systems},
  pages = {853-854},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2022864},
  author = {Jordi Cortadella and Alexander Taubin}
}
@article{journals/tvlsi/X07,
  title = {Guest Editorial System-Level Interconnect Prediction},
  pages = {853-854},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900756},
  author = {}
}
@article{journals/tvlsi/HuangH014,
  title = {Reliability-Oriented Placement and Routing Algorithm for SRAM-Based FPGAs},
  pages = {256-269},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2239318},
  author = {Keheng Huang and Yu Hu and Xiaowei Li 0001}
}
@article{journals/tvlsi/AgarwalRSB07,
  title = {Parametric Yield Analysis and Optimization in Leakage Dominated Technologies},
  pages = {613-623},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898625},
  author = {Kanak Agarwal and Rahul M. Rao and Dennis Sylvester and Richard B. Brown}
}
@article{journals/tvlsi/RamanP96,
  title = {Performance-driven MCM partitioning through an adaptive genetic algorithm},
  pages = {434-444},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.544408},
  author = {Srilata Raman and Lalit M. Patnaik}
}
@article{journals/tvlsi/FuketaHMO10,
  title = {Transistor Variability Modeling and its Validation With Ring-Oscillation Frequencies for Body-Biased Subthreshold Circuits},
  pages = {1118-1129},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2020594},
  author = {Hiroshi Fuketa and Masanori Hashimoto and Yukio Mitsuyama and Takao Onoye}
}
@article{journals/tvlsi/LiuBG12,
  title = {VLSI Architecture of Arithmetic Coder Used in SPIHT},
  pages = {697-710},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2109068},
  author = {Kai Liu and Evgeniy Belyaev and Jie Guo}
}
@article{journals/tvlsi/ChenSHTCC12,
  title = {Visual Vocabulary Processor Based on Binary Tree Architecture for Real-Time Object Recognition in Full-HD Resolution},
  pages = {2329-2332},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2170203},
  author = {Tse-Wei Chen and Yu-Chi Su and Keng-Yen Huang and Yi-Min Tsai and Shao-Yi Chien and Liang-Gee Chen}
}
@article{journals/tvlsi/LiuAPR09,
  title = {Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic},
  pages = {883-892},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2012054},
  author = {Tsung-Te Liu and Louis P. Alarcón and Matthew D. Pierson and Jan M. Rabaey}
}
@article{journals/tvlsi/ChenSJ99,
  title = {COBRA: a 100-MOPS single-chip programmable and expandable FFT},
  pages = {174-182},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766744},
  author = {Tom Chen and Glen Sunada and Jain Jin}
}
@article{journals/tvlsi/AlimohammadF14,
  title = {FPGA-Based Bit Error Rate Performance Measurement of Wireless Systems},
  pages = {1583-1592},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2276010},
  author = {Amirhossein Alimohammad and Saeed Fouladi Fard}
}
@article{journals/tvlsi/PanLSXZZ13,
  title = {Exploring the Use of Emerging Nonvolatile Memory Technologies in Future FPGAs},
  pages = {771-775},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2195786},
  author = {Yangyang Pan and Yiran Li and Hongbin Sun and Wei Xu and Nanning Zheng and Tong Zhang 0002}
}
@article{journals/tvlsi/HongPM06,
  title = {Design and implementation of a high-speed matrix multiplier based on word-width decomposition},
  pages = {380-392},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.874302},
  author = {Sangjin Hong and Kyoung-Su Park and Jun-Hee Mun}
}
@article{journals/tvlsi/ChengHCL11,
  title = {A High Precision Fast Locking Arbitrary Duty Cycle Clock Synchronization Circuit},
  pages = {1218-1228},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2049387},
  author = {Kuo-Hsing Cheng and Kai-Wei Hong and Chi-Hsiang Chen and Jen-Chieh Liu}
}
@article{journals/tvlsi/WangW10a,
  title = {A Mesh-Structured Scalable IPsec Processor},
  pages = {725-731},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2016102},
  author = {Mao-Yin Wang and Cheng-Wen Wu}
}
@article{journals/tvlsi/PerriCC02,
  title = {VLSI circuits for low-power high-speed asynchronous addition},
  pages = {608-613},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801567},
  author = {Stefania Perri and Pasquale Corsonello and Giuseppe Cocorullo}
}
@article{journals/tvlsi/StanB97,
  title = {Low-power encodings for global communication in CMOS VLSI},
  pages = {444-455},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645071},
  author = {Mircea R. Stan and Wayne P. Burleson}
}
@article{journals/tvlsi/ChampacAF10,
  title = {Built-In Sensor for Signal Integrity Faults in Digital Interconnect Signals},
  pages = {256-269},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2010398},
  author = {Víctor H. Champac and Victor Avendaño and Joan Figueras}
}
@article{journals/tvlsi/CastilloMGPL07,
  title = {IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores},
  pages = {578-591},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.896914},
  author = {Encarnación Castillo and Uwe Meyer-Bäse and Antonio García and Luis Parrilla and Antonio Lloris-Ruíz}
}
@article{journals/tvlsi/YanS06,
  title = {A New Delay Test Based on Delay Defect Detection Within Slack Intervals (DDSI)},
  pages = {1216-1226},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886415},
  author = {Haihua Yan and Adit D. Singh}
}
@article{journals/tvlsi/PaulJK09,
  title = {A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations},
  pages = {269-277},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2003481},
  author = {Suganth Paul and Nikhil Jayakumar and Sunil P. Khatri}
}
@article{journals/tvlsi/LeongL03,
  title = {A variable-radix digit-serial design methodology and its application to the discrete cosine transform},
  pages = {90-104},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.811099},
  author = {Monk-Ping Leong and Philip Heng Wai Leong}
}
@article{journals/tvlsi/HariKKVM08,
  title = {Automatic Constraint Based Test Generation for Behavioral HDL Models},
  pages = {408-421},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.917424},
  author = {Siva Kumar Sastry Hari and Vishnu Vardhan Reddy Konda and V. Kamakoti and Vivekananda M. Vedula and K. S. Maneperambil}
}
@article{journals/tvlsi/AndreiEJSOP11,
  title = {Quasi-Static Voltage Scaling for Energy Minimization With Time Constraints},
  pages = {10-23},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2030199},
  author = {Alexandru Andrei and Petru Eles and Olivera Jovanovic and Marcus T. Schmitz and Jens Ogniewski and Zebo Peng}
}
@article{journals/tvlsi/CongK94,
  title = {Simultaneous driver and wire sizing for performance and power optimization},
  pages = {408-425},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335010},
  author = {Jason Cong and Cheng-Kok Koh}
}
@article{journals/tvlsi/LeeV12,
  title = {Boolean Functions Over Nano-Fabrics: Improving Resilience Through Coding},
  pages = {2054-2065},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2166417},
  author = {S. H. Lee and S. Vishwanath}
}
@article{journals/tvlsi/ZhangC11,
  title = {Reduced-Complexity Decoder Architecture for Non-Binary LDPC Codes},
  pages = {1229-1238},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2047956},
  author = {Xinmiao Zhang and Fang Cai}
}
@article{journals/tvlsi/ChakradharBRP96,
  title = {Synthesis of initializable asynchronous circuits},
  pages = {254-263},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502197},
  author = {Srimat T. Chakradhar and Savita Banerjee and Rabindra K. Roy and Dhiraj K. Pradhan}
}
@article{journals/tvlsi/BouganisPC10,
  title = {Exploration of Heterogeneous FPGAs for Mapping Linear Projection Designs},
  pages = {436-449},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2012510},
  author = {Christos-Savvas Bouganis and Iosifina Pournara and Peter Y. K. Cheung}
}
@article{journals/tvlsi/MbayeBSP12,
  title = {Loop Acceleration Exploration for ASIP Architecture},
  pages = {684-696},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2107923},
  author = {Mame Maria Mbaye and Normand Bélanger and Yvon Savaria and Samuel Pierre}
}
@article{journals/tvlsi/LiYHW05,
  title = {A built-in self-repair design for RAMs with 2-D redundancy},
  pages = {742-745},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848824},
  author = {Jin-Fu Li and Jen-Chieh Yeh and Rei-Fu Huang and Cheng-Wen Wu}
}
@article{journals/tvlsi/LiDHZM15,
  title = {Two-Port PCM Architecture for Network Processing},
  pages = {2135-2148},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2360801},
  author = {Jiayin Li and David B. Dgien and Nathan Altay Hunter and Yirong Zhao and Kartik Mohanram}
}
@article{journals/tvlsi/DaiCYHH13,
  title = {1-V Low-Power Programmable Rail-to-Rail Operational Amplifier With Improved Transconductance Feedback Technique},
  pages = {1928-1935},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2220387},
  author = {Shanshan Dai and Xiaofei Cao and Ting Yi and Allyn E. Hubbard and Zhiliang Hong}
}
@article{journals/tvlsi/MuhammadSB01,
  title = {Speed, power, area, and latency tradeoffs in adaptive FIR filtering for PRML read channels},
  pages = {42-51},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920818},
  author = {Khurram Muhammad and Robert B. Staszewski and Poras T. Balsara}
}
@article{journals/tvlsi/KobayashiKESKSMH98,
  title = {Low-power and high-quality signal transmission baseband LSIC for personal communications},
  pages = {687-696},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736142},
  author = {Kiyoshi Kobayashi and Shuji Kubota and Kiyoshi Enomoto and K. Seki and K. Kawazoe and Tetsu Sakata and Y. Matsumoto and T. Hattori}
}
@article{journals/tvlsi/AndreiEPSH07,
  title = {Energy Optimization of Multiprocessor Systems on Chip by Voltage Selection},
  pages = {262-275},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.891101},
  author = {Alexandru Andrei and Petru Eles and Zebo Peng and Marcus T. Schmitz and Bashir M. Al-Hashimi}
}
@article{journals/tvlsi/AndersonN09,
  title = {Low-Power Programmable FPGA Routing Circuitry},
  pages = {1048-1060},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2017443},
  author = {Jason Helge Anderson and Farid N. Najm}
}
@article{journals/tvlsi/KuangWH10,
  title = {Variable-Latency Floating-Point Multipliers for Low-Power Applications},
  pages = {1493-1497},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2025167},
  author = {Shiann-Rong Kuang and Jiun-Ping Wang and Hong-Yi Huang}
}
@article{journals/tvlsi/Caro13,
  title = {Glitch-Free NAND-Based Digitally Controlled Delay-Lines},
  pages = {55-66},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2181547},
  author = {Davide De Caro}
}
@article{journals/tvlsi/ChenH13,
  title = {Energy-Efficient Digital Signal Processing via Voltage-Overscaling-Based Residue Number System},
  pages = {1322-1332},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2205953},
  author = {Jienan Chen and Jianhao Hu}
}
@article{journals/tvlsi/KocanS02,
  title = {Correction to "ATPG for combinational circuits on configurable hardware"},
  pages = {374-374},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043340},
  author = {Fatih Kocan and Daniel G. Saab}
}
@article{journals/tvlsi/DasK08,
  title = {A Novel Hybrid Parallel-Prefix Adder Architecture With Efficient Timing-Area Characteristic},
  pages = {326-331},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.915507},
  author = {Sabyasachi Das and Sunil P. Khatri}
}
@article{journals/tvlsi/ChoiS08,
  title = {Speculative Carry Generation With Prefix Adder},
  pages = {321-326},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.915502},
  author = {Youngmoon Choi and Earl E. Swartzlander Jr.}
}
@article{journals/tvlsi/SaraswatAN05,
  title = {Global Passivity Enforcement Algorithm for Macromodels of Interconnect Subnetworks Characterized by Tabulated Data},
  pages = {819-832},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850098},
  author = {Dharmendra Saraswat and Ramachandra Achar and Michel S. Nakhla}
}
@article{journals/tvlsi/AkhbarizadehNVB06,
  title = {A nonredundant ternary CAM circuit for network search engines},
  pages = {268-278},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.871760},
  author = {Mohammad J. Akhbarizadeh and Mehrdad Nourani and Deepak S. Vijayasarathi and T. Balsara}
}
@article{journals/tvlsi/SinhaIC03,
  title = {Instruction level and operating system profiling for energy exposed software},
  pages = {1044-1057},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.819569},
  author = {Amit Sinha and Nathan Ickes and Anantha P. Chandrakasan}
}
@article{journals/tvlsi/ChongGC05,
  title = {A micropower low-voltage multiplier with reduced spurious switching},
  pages = {255-265},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840765},
  author = {Kwen-Siong Chong and Bah-Hwee Gwee and Joseph Sylvester Chang}
}
@article{journals/tvlsi/LeeK14,
  title = {Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces},
  pages = {701-711},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2252473},
  author = {Hyun-Woo Lee and Chulwoo Kim}
}
@article{journals/tvlsi/PengYCT13,
  title = {Crosstalk- and Process Variations-Aware High-Quality Tests for Small-Delay Defects},
  pages = {1129-1142},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2205026},
  author = {Ke Peng and Mahmut Yilmaz and Krishnendu Chakrabarty and Mohammad Tehranipoor}
}
@article{journals/tvlsi/ShihLL15,
  title = {An 80× Analog-Implemented Time-Difference Amplifier for Delay-Line-Based Coarse-Fine Time-to-Digital Converters in 0.18-µm CMOS},
  pages = {1528-1533},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2343244},
  author = {Horng-Yuan Shih and Sheng-Kai Lin and Po-Shun Liao}
}
@article{journals/tvlsi/HuangJSC98,
  title = {On circuit clustering for area/delay tradeoff under capacity and pin constraints},
  pages = {634-642},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736137},
  author = {Juinn-Dar Huang and Jing-Yang Jou and Wen-Zen Shen and Hsien-Ho Chuang}
}
@article{journals/tvlsi/Reda0009,
  title = {Maximizing the Functional Yield of Wafer-to-Wafer 3-D Integration},
  pages = {1357-1362},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2003513},
  author = {Sherief Reda and Gregory Smith 0002 and Larry Smith 0004}
}
@article{journals/tvlsi/MahalingamRH08,
  title = {A Fuzzy Optimization Approach for Variation Aware Power Minimization During Gate Sizing},
  pages = {975-984},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000597},
  author = {Venkataraman Mahalingam and N. Ranganathan and J. E. Harlow}
}
@article{journals/tvlsi/WuZ11,
  title = {Design Techniques to Facilitate Processor Power Delivery in 3-D Processor-DRAM Integrated Systems},
  pages = {1655-1666},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2053565},
  author = {Qi Wu and Tong Zhang 0002}
}
@article{journals/tvlsi/LinCYH14,
  title = {Pulsed-Latch Utilization for Clock-Tree Power Optimization},
  pages = {721-733},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2252211},
  author = {Hong-Ting Lin and Yi-Lin Chuang and Zong-Han Yang and Tsung-Yi Ho}
}
@article{journals/tvlsi/HsiaoKTHLW13,
  title = {Design of Hardware Function Evaluators Using Low-Overhead Nonuniform Segmentation With Address Remapping},
  pages = {875-886},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2202295},
  author = {Shen-Fu Hsiao and Hou-Jen Ko and Yu-Ling Tseng and Wen-Liang Huang and Shin-Hung Lin and Chia-Sheng Wen}
}
@article{journals/tvlsi/KeaneVBK11,
  title = {An Array-Based Test Circuit for Fully Automated Gate Dielectric Breakdown Characterization},
  pages = {787-795},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2041258},
  author = {John Keane and Shrinivas Venkatraman and Paulo F. Butzen and Chris H. Kim}
}
@article{journals/tvlsi/LiuZY15,
  title = {A High-SFDR 14-bit 500 MS/s Current-Steering D/A Converter in 0.18~µm CMOS},
  pages = {3148-3152},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2386332},
  author = {Maliang Liu and Zhangming Zhu and Yintang Yang}
}
@article{journals/tvlsi/KwonL01,
  title = {Highly parallel and energy-efficient exhaustive minimum distance search engine using hybrid digital/analog circuit techniques},
  pages = {726-729},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953505},
  author = {Chang-Ki Kwon and Kwyro Lee}
}
@article{journals/tvlsi/SunSMAT16,
  title = {LBA Scrambler: A NAND Flash Aware Data Management Scheme for High-Performance Solid-State Drives},
  pages = {115-128},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2396515},
  author = {Chao Sun and Ayumi Soga and Chihiro Matsui and Asuka Arakawa and Ken Takeuchi}
}
@article{journals/tvlsi/PatelGGIF16,
  title = {Reducing Switching Latency and Energy in STT-MRAM Caches With Field-Assisted Writing},
  pages = {129-138},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2401577},
  author = {Ravi Patel and Xiaochen Guo and Qing Guo and Engin Ipek and Eby G. Friedman}
}
@article{journals/tvlsi/CongD94,
  title = {On area/depth trade-off in LUT-based FPGA technology mapping},
  pages = {137-148},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285741},
  author = {Jason Cong and Yuzheng Ding}
}
@article{journals/tvlsi/YeLCNC11,
  title = {Statistical Modeling and Simulation of Threshold Variation Under Random Dopant Fluctuations and Line-Edge Roughness},
  pages = {987-996},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2043694},
  author = {Y. Ye and F. Liu and M. Chen and S. Nassif and Y. Cao}
}
@article{journals/tvlsi/KangCLK14,
  title = {A BIRA for Memories With an Optimal Repair Rate Using Spare Memories for Area Reduction},
  pages = {2336-2349},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2288637},
  author = {Wooheon Kang and Hyungjun Cho and Joohwan Lee and Sungho Kang}
}
@article{journals/tvlsi/LeeS14,
  title = {Half-Rate Clock-Embedded Source Synchronous Transceivers in 130-nm CMOS},
  pages = {2093-2102},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2283853},
  author = {Kyongsu Lee and Jae-Yoon Sim}
}
@article{journals/tvlsi/PomeranzR11,
  title = {Fixed-State Tests for Delay Faults in Scan Designs},
  pages = {142-146},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2030811},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/BravoMLJGM08,
  title = {Novel HW Architecture Based on FPGAs Oriented to Solve the Eigen Problem},
  pages = {1722-1725},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001939},
  author = {Ignacio Bravo and Manuel Mazo and José Luis Lázaro and Pedro Jiménez and Alfredo Gardel Vicente and Marta Marrón}
}
@article{journals/tvlsi/KhalilKKIKD08,
  title = {Accurate Estimation of SRAM Dynamic Stability},
  pages = {1639-1647},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001941},
  author = {D. E. Khalil and Muhammad M. Khellah and Nam-Sung Kim and Yehea I. Ismail and Tanay Karnik and Vivek K. De}
}
@article{journals/tvlsi/GopeRJ07,
  title = {Speeding Up PEEC Partial Inductance Computations Using a QR-Based Algorithm},
  pages = {60-68},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2007.891089},
  author = {Dipanjan Gope and Albert E. Ruehli and Vikram Jandhyala}
}
@article{journals/tvlsi/YuP10,
  title = {Low-Cost and Energy-Efficient Distributed Synchronization for Embedded Multiprocessors},
  pages = {1257-1261},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2022361},
  author = {Chenjie Yu and Peter Petrov}
}
@article{journals/tvlsi/KhouriLJ05,
  title = {Memory binding for performance optimization of control-flow intensive behavioral descriptions},
  pages = {513-524},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844292},
  author = {Kamal S. Khouri and Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tvlsi/SinghB04,
  title = {An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs},
  pages = {652-657},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827566},
  author = {R. Singh and N. Bhat}
}
@article{journals/tvlsi/WhiteE00,
  title = {Low-power design of decimation filters for a digital IF receiver},
  pages = {339-345},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845900},
  author = {Brian A. White and Mohamed I. Elmasry}
}
@article{journals/tvlsi/LafruitCCM99,
  title = {An efficient VLSI architecture for 2-D wavelet image coding with novel image scan},
  pages = {56-68},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748201},
  author = {Gauthier Lafruit and Francky Catthoor and Jan Cornelis and Hugo De Man}
}
@article{journals/tvlsi/LuF08,
  title = {Automatic Processor Customization for Zero-Overhead Online Software Verification},
  pages = {1346-1357},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2002047},
  author = {Hong Lu and A. Forin}
}
@article{journals/tvlsi/RoyN94,
  title = {Automatic synthesis of FPGA channel architecture for routability and performance},
  pages = {508-511},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335018},
  author = {Kaushik Roy and Sudip Nag}
}
@article{journals/tvlsi/Efthymiou10,
  title = {Initialization-Based Test Pattern Generation for Asynchronous Circuits},
  pages = {591-601},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2013470},
  author = {Aristides Efthymiou}
}
@article{journals/tvlsi/Favalli05,
  title = {A fuzzy model for path delay fault detection},
  pages = {943-956},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853608},
  author = {Michele Favalli}
}
@article{journals/tvlsi/XuSWCZ11,
  title = {Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM)},
  pages = {483-493},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2035509},
  author = {Wei Xu and Hongbin Sun and Xiaobin Wang and Yiran Chen and Tong Zhang 0002}
}
@article{journals/tvlsi/KimKKLLY09,
  title = {81.6 GOPS Object Recognition Processor Based on a Memory-Centric NoC},
  pages = {370-383},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011226},
  author = {Donghyun Kim and Kwanho Kim and Joo-Young Kim and Seungjin Lee and Se-Joong Lee and Hoi-Jun Yoo}
}
@article{journals/tvlsi/ZhangP05,
  title = {Fast factorization architecture in soft-decision Reed-Solomon decoding},
  pages = {413-426},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842914},
  author = {Xinmiao Zhang and Keshab K. Parhi}
}
@article{journals/tvlsi/ChoudharyM09,
  title = {Power Management of Voltage/Frequency Island-Based Systems Using Hardware-Based Methods},
  pages = {427-438},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2005309},
  author = {Puru Choudhary and Diana Marculescu}
}
@article{journals/tvlsi/WoodR98,
  title = {FPGA routing and routability estimation via Boolean satisfiability},
  pages = {222-231},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678873},
  author = {R. Glenn Wood and Rob A. Rutenbar}
}
@article{journals/tvlsi/KoobUCE11,
  title = {Design and Characterization of a Multilevel DRAM},
  pages = {1583-1596},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2051569},
  author = {John C. Koob and Sue Ann Ung and Bruce F. Cockburn and Duncan G. Elliott}
}
@article{journals/tvlsi/LeeKK12,
  title = {Energy-Aware Video Encoding for Image Quality Improvement in Battery-Operated Surveillance Camera},
  pages = {310-318},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2102055},
  author = {Younghoon Lee and Jungsoo Kim and Chong-Min Kyung}
}
@article{journals/tvlsi/FountainDCTM98,
  title = {The use of nanoelectronic devices in highly parallel computing systems},
  pages = {31-38},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661242},
  author = {Terry J. Fountain and Michael J. B. Duff and D. G. Crawley and Chris D. Tomlinson and C. D. Moffat}
}
@article{journals/tvlsi/JiaM08,
  title = {A BIST Circuit for DLL Fault Detection},
  pages = {1687-1695},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001732},
  author = {Cheng Jia and Linda S. Milor}
}
@article{journals/tvlsi/PaikPC08,
  title = {Adaptive Cooling of Integrated Circuits Using Digital Microfluidics},
  pages = {432-443},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.915434},
  author = {Philip Y. Paik and Vamsee K. Pamula and Krishnendu Chakrabarty}
}
@article{journals/tvlsi/LinC15,
  title = {High-Endurance Hybrid Cache Design in CMP Architecture With Cache Partitioning and Access-Aware Policies},
  pages = {2149-2161},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2361150},
  author = {Ing-Chao Lin and Jeng-Nian Chiou}
}
@article{journals/tvlsi/TsaiC11,
  title = {Energy-Efficient Trace Reuse Cache for Embedded Processors},
  pages = {1681-1694},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2055908},
  author = {Yi-Ying Tsai and Chung-Ho Chen}
}
@article{journals/tvlsi/SomasekharR98,
  title = {LVDCSL: a high fan-in, high-performance, low-voltage differential current switch logic family},
  pages = {573-577},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736130},
  author = {Dinesh Somasekhar and Kaushik Roy}
}
@article{journals/tvlsi/NejatAA15,
  title = {Dynamic Flip-Flop Conversion: A Time-Borrowing Method for Performance Improvement of Low-Power Digital Circuits Prone to Variations},
  pages = {2724-2727},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2366918},
  author = {Mehrzad Nejat and Bijan Alizadeh and Ali Afzali-Kusha}
}
@article{journals/tvlsi/LinY13,
  title = {Efficient Shuffled Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes},
  pages = {1756-1761},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2218839},
  author = {Jun Lin and Zhiyuan Yan}
}
@article{journals/tvlsi/PomeranzR11e,
  title = {Reducing the Storage Requirements of a Test Sequence by Using One or Two Background Vectors},
  pages = {1755-1764},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2055588},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/MarrDHA13,
  title = {Scaling Energy Per Operation via an Asynchronous Pipeline},
  pages = {147-151},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2178126},
  author = {Bo Marr and Brian P. Degnan and Paul E. Hasler and David V. Anderson}
}
@article{journals/tvlsi/YuL09,
  title = {Implementing Multiphase Resonant Clocking on a Finite-Impulse Response Filter},
  pages = {1593-1601},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2006477},
  author = {Zhengtao Yu 0002 and Xun Liu}
}
@article{journals/tvlsi/JiangC01,
  title = {Vector generation for power supply noise estimation and verification of deep submicron designs},
  pages = {329-340},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924055},
  author = {Yi-Min Jiang and Kwang-Ting Cheng}
}
@article{journals/tvlsi/MyjakD08,
  title = {A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance},
  pages = {14-23},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912080},
  author = {Mitchell J. Myjak and José G. Delgado-Frias}
}
@article{journals/tvlsi/SavirP94,
  title = {On broad-side delay test},
  pages = {368-372},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311647},
  author = {Jacob Savir and Srinivas Patil}
}
@article{journals/tvlsi/GrzeszczakMP96,
  title = {VLSI implementation of discrete wavelet transform},
  pages = {421-433},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.544407},
  author = {A. Grzeszczak and Mrinal K. Mandal and Sethuraman Panchanathan}
}
@article{journals/tvlsi/KimJNLK03,
  title = {Noise-aware interconnect power optimization in domino logic synthesis},
  pages = {79-89},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801630},
  author = {Ki-Wook Kim and Seong-Ook Jung and Unni Narayanan and C. L. Liu and Sung-Mo Kang}
}
@article{journals/tvlsi/ChengDGHJKMMRT15,
  title = {Scan Test Bandwidth Management for Ultralarge-Scale System-on-Chip Architectures},
  pages = {1050-1062},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2332469},
  author = {Wu-Tung Cheng and Yan Dong and Grady Gilles and Yu Huang and Jakub Janicki and Mark Kassab and Grzegorz Mrugalski and Nilanjan Mukherjee and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tvlsi/KimHK05,
  title = {A digit-serial multiplier for finite field GF(2/sup m/)},
  pages = {476-483},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842923},
  author = {Chang Hoon Kim and Chun Pyo Hong and Soonhak Kwon}
}
@article{journals/tvlsi/HanYLPOP12,
  title = {A Low-Power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its Application},
  pages = {393-399},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2010.2104333},
  author = {Jung-Won Han and Kwisung Yoo and Dongmyung Lee and Kangyeob Park and Wonseok Oh 0003 and Sung Min Park}
}
@article{journals/tvlsi/RamkumarK12,
  title = {Low-Power and Area-Efficient Carry Select Adder},
  pages = {371-375},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2101621},
  author = {B. Ramkumar and Harish M. Kittur}
}
@article{journals/tvlsi/Todri-SanialKGBDV14,
  title = {Globally Constrained Locally Optimized 3-D Power Delivery Networks},
  pages = {2131-2144},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2283800},
  author = {Aida Todri-Sanial and Sandip Kundu and Patrick Girard and Alberto Bosio and Luigi Dilillo and Arnaud Virazel}
}
@article{journals/tvlsi/TsutsuiM98,
  title = {ANT-on-YARDS: FPGA/MPU hybrid architecture for telecommunication data processing},
  pages = {199-211},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678868},
  author = {Akihiro Tsutsui and Toshiaki Miyazaki}
}
@article{journals/tvlsi/HoltmannE93,
  title = {Experiments with low-level speculative computation based on multiple branch prediction},
  pages = {262-267},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238440},
  author = {Ulrich Holtmann and Rolf Ernst}
}
@article{journals/tvlsi/GuanFL12,
  title = {Hierarchical Design of an Application-Specific Instruction Set Processor for High-Throughput and Scalable FFT Processing},
  pages = {551-563},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2011.2105512},
  author = {Xuan Guan and Yunsi Fei and Hai Lin 0004}
}
@article{journals/tvlsi/StaszewskiSWJHKLMB05,
  title = {SoC with an integrated DSP and a 2.4-GHz RF transmitter},
  pages = {1253-1265},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859587},
  author = {Robert B. Staszewski and Roman Staszewski and John L. Wallberg and Tom Jung and Chih-Ming Hung and Jinseok Koh and Dirk Leipold and Kenneth Maggio and Poras T. Balsara}
}
@article{journals/tvlsi/TangHWZ12,
  title = {A Nonbinary LDPC Decoder Architecture With Adaptive Message Control},
  pages = {2118-2122},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2165346},
  author = {Weiguo Tang and Jie Huang and Lei Wang 0003 and Shengli Zhou}
}
@article{journals/tvlsi/ZhangLL11,
  title = {Path Delay Test Generation Toward Activation of Worst Case Coupling Effects},
  pages = {1969-1982},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2075945},
  author = {Minjin Zhang and Huawei Li and Xiaowei Li 0001}
}
@article{journals/tvlsi/Maymandi-NejadS06,
  title = {DTMOS Technique for Low-Voltage Analog Circuits},
  pages = {1151-1156},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884174},
  author = {Mohammad Maymandi-Nejad and Manoj Sachdev}
}
@article{journals/tvlsi/LimLGSDD05,
  title = {Extracting secret keys from integrated circuits},
  pages = {1200-1205},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859470},
  author = {Daihyun Lim and Jae W. Lee and Blaise Gassend and G. Edward Suh and Marten van Dijk and Srinivas Devadas}
}
@article{journals/tvlsi/LiouYCTHLLS14,
  title = {Monolithic Low-EMI CMOS DC-DC Boost Converter for Portable Applications},
  pages = {420-424},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2243927},
  author = {Wan-Rone Liou and Mei-Ling Yeh and Ping-Shin Chen and Chun-Chang Tseng and Tang-Yu Huang and Shu-Chia Lin and Cheng-Yu Lin and Chih-Hsiang Sun}
}
@article{journals/tvlsi/JouKSC02,
  title = {Design of a dynamic pipelined architecture for fuzzy color correction},
  pages = {924-929},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808458},
  author = {Jer-Min Jou and Shiann-Rong Kuang and Yeu-Horng Shiau and Ren-Der Chen}
}
@article{journals/tvlsi/Svensson02,
  title = {Electrical interconnects revitalized},
  pages = {777-788},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801624},
  author = {Christer Svensson}
}
@article{journals/tvlsi/MandalCG00,
  title = {GABIND: a GA approach to allocation and binding for the high-level synthesis of data paths},
  pages = {747-750},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902270},
  author = {Chittaranjan A. Mandal and P. P. Chakrabarti and Sujoy Ghose}
}
@article{journals/tvlsi/KittitornkunH03,
  title = {Mapping deep nested do-loop DSP algorithms to large scale FPGA array structures},
  pages = {208-217},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801622},
  author = {Surin Kittitornkun and Yu Hen Hu}
}
@article{journals/tvlsi/KimAK13,
  title = {Exploiting Replicated Cache Blocks to Reduce L2 Cache Leakage in CMPs},
  pages = {1863-1877},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2220791},
  author = {Hyunhee Kim and Jung Ho Ahn and Jihong Kim}
}
@article{journals/tvlsi/KahngKKS13,
  title = {Enhancing the Efficiency of Energy-Constrained DVFS Designs},
  pages = {1769-1782},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2219084},
  author = {Andrew B. Kahng and Seokhyeong Kang and Rakesh Kumar 0002 and John Sartori}
}
@article{journals/tvlsi/ReviriegoPM13,
  title = {Concurrent Error Detection for Orthogonal Latin Squares Encoders and Syndrome Computation},
  pages = {2334-2338},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2230655},
  author = {Pedro Reviriego and Salvatore Pontarelli and Juan Antonio Maestro}
}
@article{journals/tvlsi/Liu-JimenezSF11,
  title = {Iris Biometrics for Embedded Systems},
  pages = {274-282},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2033701},
  author = {Judith Liu-Jimenez and Raul Sánchez-Reillo and Belen Fernandez-Saavedra}
}
@article{journals/tvlsi/Pomeranz14c,
  title = {Low-Power Diagnostic Test Sets for Transition Faults Based on Functional Broadside Tests},
  pages = {2427-2431},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2290768},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/GhavamiRPP13,
  title = {Statistical Functional Yield Estimation and Enhancement of CNFET-Based VLSI Circuits},
  pages = {887-900},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2197765},
  author = {Behnam Ghavami and Mohsen Raji and Hossein Pedram and Massoud Pedram}
}
@article{journals/tvlsi/LenartO06,
  title = {Architectures for Dynamic Data Scaling in 2/4/8K Pipeline FFT Cores},
  pages = {1286-1290},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886407},
  author = {Thomas Lenart and Viktor Öwall}
}
@article{journals/tvlsi/PopEPP04,
  title = {Scheduling and mapping in an incremental design methodology for distributed real-time embedded systems},
  pages = {793-811},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.831467},
  author = {Paul Pop and Petru Eles and Zebo Peng and Traian Pop}
}
@article{journals/tvlsi/OhP10,
  title = {Low-Complexity Switch Network for Reconfigurable LDPC Decoders},
  pages = {85-94},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2007736},
  author = {Daesun Oh and Keshab K. Parhi}
}
@article{journals/tvlsi/LaiW97,
  title = {Hierarchical interconnection structures for field programmable gate arrays},
  pages = {186-196},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.585219},
  author = {Yen-Tai Lai and Ping-Tsung Wang}
}
@article{journals/tvlsi/GadN04,
  title = {Efficient simulation of nonuniform transmission lines using integrated congruence transform},
  pages = {1307-1320},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837988},
  author = {Emad Gad and Michel S. Nakhla}
}
@article{journals/tvlsi/SrinivasVP94,
  title = {A C-testable carry-free divider},
  pages = {472-488},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335015},
  author = {Hosahalli R. Srinivas and Bapiraju Vinnakota and Keshab K. Parhi}
}
@article{journals/tvlsi/MullerBJ09,
  title = {From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding},
  pages = {92-102},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2003164},
  author = {Olivier Muller and Amer Baghdadi and Michel Jézéquel}
}
@article{journals/tvlsi/ShrivastavaKBV10,
  title = {Reducing Functional Unit Power Consumption and its Variation Using Leakage Sensors},
  pages = {988-997},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2019082},
  author = {Aviral Shrivastava and Deepa Kannan and Sarvesh Bhardwaj and Sarma B. K. Vrudhula}
}
@article{journals/tvlsi/ZhangLML11,
  title = {Selected Transition Time Adjustment for Tolerating Crosstalk Effects on Network-on-Chip Interconnects},
  pages = {1787-1800},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2062201},
  author = {Ying Zhang and Huawei Li and Yinghua Min and Xiaowei Li 0001}
}
@article{journals/tvlsi/LeeBS04,
  title = {Gate oxide leakage current analysis and reduction for VLSI circuits},
  pages = {155-166},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  author = {Dongwoo Lee and David Blaauw and Dennis Sylvester}
}
@article{journals/tvlsi/ChenMB03,
  title = {Buffer delay change in the presence of power and ground noise},
  pages = {461-473},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812310},
  author = {Lauren Hui Chen and Malgorzata Marek-Sadowska and Forrest Brewer}
}
@article{journals/tvlsi/GuptaS14,
  title = {Variation-Aware Variable Latency Design},
  pages = {1106-1117},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2265662},
  author = {Saket Gupta and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/Wang15,
  title = {Low-Voltage, Full-Swing Voltage-Controlled Oscillator With Symmetrical Even-Phase Outputs Based on Single-Ended Delay Cells},
  pages = {1801-1807},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2345277},
  author = {San-Fu Wang}
}
@article{journals/tvlsi/HeZLCZG15,
  title = {High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding},
  pages = {3138-3142},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2386897},
  author = {Gang He and Dajiang Zhou and Yunsong Li and Zhixiang Chen and Tianruo Zhang and Satoshi Goto}
}
@article{journals/tvlsi/KimP08,
  title = {Low-Power and High-Accurate Synchronization for IEEE 802.16d Systems},
  pages = {1620-1630},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001567},
  author = {Tae-Hwan Kim and In-Cheol Park}
}
@article{journals/tvlsi/GalCH08,
  title = {Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis},
  pages = {1454-1464},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2000821},
  author = {Bertrand Le Gal and Emmanuel Casseau and Sylvain Huet}
}
@article{journals/tvlsi/MarculescuH08,
  title = {Guest Editorial Special Section on Low-Power Electronics and Design},
  pages = {609-610},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000343},
  author = {Diana Marculescu and Jörg Henkel}
}
@article{journals/tvlsi/WangXZ15,
  title = {Deterministic Random Walk: A New Preconditioner for Power Grid Analysis},
  pages = {2606-2616},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2365409},
  author = {Jia Wang and Xuanxing Xiong and Xingwu Zheng}
}
@article{journals/tvlsi/OgasaharaHKO13,
  title = {Supply Noise Suppression by Triple-Well Structure},
  pages = {781-785},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2192458},
  author = {Yasuhiro Ogasahara and Masanori Hashimoto and Toshiki Kanamoto and Takao Onoye}
}
@article{journals/tvlsi/LeeCKP11,
  title = {A Reconfigurable FIR Filter Architecture to Trade Off Filter Performance for Dynamic Power Consumption},
  pages = {2221-2228},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2088142},
  author = {Seok-Jae Lee and Ji-Woong Choi and Seon Wook Kim and Jongsun Park}
}
@article{journals/tvlsi/SeoK10,
  title = {A New VLSI Architecture of Parallel Multiplier-Accumulator Based on Radix-2 Modified Booth Algorithm},
  pages = {201-208},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2009113},
  author = {Young-Ho Seo and Dong-Wook Kim}
}
@article{journals/tvlsi/LeeCCL14,
  title = {Efficient Power-Analysis-Resistant Dual-Field Elliptic Curve Cryptographic Processor Using Heterogeneous Dual-Processing-Element Architecture},
  pages = {49-61},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2013.2237930},
  author = {Jen-Wei Lee and Szu-Chi Chung and Hsie-Chia Chang and Chen-Yi Lee}
}
@article{journals/tvlsi/ChenLHJ13,
  title = {STBC-OFDM Downlink Baseband Receiver for Mobile WMAN},
  pages = {43-54},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2181965},
  author = {Hsiao-Yun Chen and Jyun-Nan Lin and Hsiang-Sheng Hu and Shyh-Jye Jou}
}
@article{journals/tvlsi/MejiaPFKLHD09,
  title = {Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NoCs},
  pages = {356-369},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2012010},
  author = {Andres Mejia and Maurizio Palesi and Jose Flich and Shashi Kumar and Pedro López and Rickard Holsmark and José Duato}
}
@article{journals/tvlsi/RanjanBOS01,
  title = {Fast floorplanning for effective prediction and construction},
  pages = {341-351},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924056},
  author = {Abhishek Ranjan and Kia Bazargan and S. Ogrenci and Majid Sarrafzadeh}
}
@article{journals/tvlsi/VaratkarM04,
  title = {On-chip traffic modeling and synthesis for MPEG-2 video applications},
  pages = {108-119},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  author = {Girish Varatkar and Radu Marculescu}
}
@article{journals/tvlsi/SrivastavaP95,
  title = {Optimum and heuristic transformation techniques for simultaneous optimization of latency and throughput},
  pages = {2-19},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365450},
  author = {Mani B. Srivastava and Miodrag Potkonjak}
}
@article{journals/tvlsi/BalasaZL09,
  title = {Signal Assignment to Hierarchical Memory Organizations for Embedded Multidimensional Signal Processing Systems},
  pages = {1304-1317},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2003514},
  author = {Florin Balasa and Hongwei Zhu 0001 and Ilie I. Luican}
}
@article{journals/tvlsi/CaoHHKMOSS03,
  title = {Improved a priori interconnect predictions and technology extrapolation in the GTX system},
  pages = {3-14},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808479},
  author = {Yu Cao and Chenming Hu and Xuejue Huang and Andrew B. Kahng and Igor L. Markov and Michael Oliver and Dirk Stroobandt and Dennis Sylvester}
}
@article{journals/tvlsi/WangCP02,
  title = {Area-efficient high-speed decoding schemes for turbo decoders},
  pages = {902-912},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808451},
  author = {Zhongfeng Wang and Zhipei Chi and Keshab K. Parhi}
}
@article{journals/tvlsi/ModarressiTS11,
  title = {Application-Aware Topology Reconfiguration for On-Chip Networks},
  pages = {2010-2022},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2066586},
  author = {Mehdi Modarressi and Arash Tavakkol and Hamid Sarbazi-Azad}
}
@article{journals/tvlsi/PomeranzR10d,
  title = {Selection of a Fault Model for Fault Diagnosis Based on Unique Responses},
  pages = {1533-1543},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2009.2025503},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/Ismail11,
  title = {Editorial},
  pages = {349-368},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2011.2109790},
  author = {Yehea I. Ismail}
}
@article{journals/tvlsi/WunscheCSW97,
  title = {Electro-thermal circuit simulation using simulator coupling},
  pages = {277-282},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.609870},
  author = {S. Wünsche and C. Clauss and Peter Schwarz and Frank Winkler}
}
@article{journals/tvlsi/AlimohammadFC11,
  title = {Hardware Implementation of Rayleigh and Ricean Variate Generators},
  pages = {1495-1499},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2051465},
  author = {Amirhossein Alimohammad and Saeed Fouladi Fard and Bruce F. Cockburn}
}
@article{journals/tvlsi/TewksburyC97,
  title = {Guest Editorial Foreword to the Special Section on WSI'95},
  pages = {1-2},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.1997.555981},
  author = {Stuart K. Tewksbury and Glenn H. Chapman}
}
@article{journals/tvlsi/ChenLL09,
  title = {VLSI Implementation of an Edge-Oriented Image Scaling Processor},
  pages = {1275-1284},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2003003},
  author = {Pei-Yin Chen and Chih-Yuan Lien and Chi-Pin Lu}
}
@article{journals/tvlsi/FengL09,
  title = {Performance-Oriented Parameter Dimension Reduction of VLSI Circuits},
  pages = {137-150},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2002489},
  author = {Zhuo Feng and Peng Li}
}
@article{journals/tvlsi/Abdel-HafeezGP13,
  title = {Scalable Digital CMOS Comparator Using a Parallel Prefix Tree},
  pages = {1989-1998},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2222453},
  author = {Saleh Abdel-Hafeez and Ann Gordon-Ross and B. Parhami}
}
@article{journals/tvlsi/ChoiLP09,
  title = {Introduction to the Special Section on Nanocircuits and Systems},
  pages = {470-472},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2015476},
  author = {Minsu Choi and Fabrizio Lombardi and Nohpill Park}
}
@article{journals/tvlsi/ShinK93,
  title = {A simple yet effective technique for partitioning},
  pages = {380-386},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238449},
  author = {Hyunchul Shin and Chunghee Kim}
}
@article{journals/tvlsi/PopovichFSH08,
  title = {Efficient Distributed On-Chip Decoupling Capacitors for Nanoscale ICs},
  pages = {1717-1721},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001735},
  author = {Mikhail Popovich and Eby G. Friedman and Radu M. Secareanu and Olin L. Hartin}
}
@article{journals/tvlsi/NouraniP00,
  title = {Stability-based algorithms for high-level synthesis of digital ASICs},
  pages = {431-435},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863623},
  author = {Mehrdad Nourani and Christos A. Papachristou}
}
@article{journals/tvlsi/TalpesM05a,
  title = {Toward a multiple clock/voltage island design style for power-aware processors},
  pages = {591-603},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844305},
  author = {Emil Talpes and Diana Marculescu}
}
@article{journals/tvlsi/DaRoltNFR14,
  title = {Thwarting Scan-Based Attacks on Secure-ICs With On-Chip Comparison},
  pages = {947-951},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2257903},
  author = {Jean DaRolt and Giorgio Di Natale and Marie-Lise Flottes and Bruno Rouzeyre}
}
@article{journals/tvlsi/ZhangMLS14,
  title = {Runtime Self-Calibrated Temperature-Stress Cosensor for 3-D Integrated Circuits},
  pages = {2411-2417},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2290132},
  author = {Chun Zhang and Dian Ma and Changzhi Li and Yiyu Shi}
}
@article{journals/tvlsi/PomeranzR10c,
  title = {Switching Activity as a Test Compaction Heuristic for Transition Faults},
  pages = {1357-1361},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2022474},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/Mazumder98,
  title = {Guest Editorial Special Section On Impacts Of Emerging Technologies On VLSI Systems},
  pages = {4-5},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.1998.661239},
  author = {Pinaki Mazumder}
}
@article{journals/tvlsi/Popa14,
  title = {Improved Accuracy Current-Mode Multiplier Circuits With Applications in Analog Signal Processing},
  pages = {443-447},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2239670},
  author = {Cosmin Popa}
}
@article{journals/tvlsi/XingJ09,
  title = {Multivoltage Multifrequency Low-Energy Synthesis for Functionally Pipelined Datapath},
  pages = {1348-1352},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2002684},
  author = {Xianwu Xing and Ching-Chuen Jong}
}
@article{journals/tvlsi/JoynerVZDM01,
  title = {Impact of three-dimensional architectures on interconnects in gigascale integration},
  pages = {922-928},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974905},
  author = {James W. Joyner and Raguraman Venkatesan and Payman Zarkesh-Ha and Jeffrey A. Davis and James D. Meindl}
}
@article{journals/tvlsi/LiuT07,
  title = {Minimum Decoupling Capacitor Insertion in VLSI Power/Ground Supply Networks by Semidefinite and Linear Programs},
  pages = {1284-1287},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2007.904132},
  author = {Bao Liu and Sheldon X.-D. Tan}
}
@article{journals/tvlsi/YehL99,
  title = {Cost-effective VLSI architectures and buffer size optimization for full-search block matching algorithms},
  pages = {345-358},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.784096},
  author = {Yuan-Hau Yeh and Chen-Yi Lee}
}
@article{journals/tvlsi/HosseinabadyKMP11,
  title = {Low Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph},
  pages = {1469-1480},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2050914},
  author = {Mohammad Hosseinabady and Mohammad Reza Kakoee and Jimson Mathew and Dhiraj K. Pradhan}
}
@article{journals/tvlsi/NeveS0F04,
  title = {Power-delay product minimization in high-performance 64-bit carry-select adders},
  pages = {235-244},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  author = {Amaury Nève and Helmut Schettler and Thomas Ludwig 0004 and Denis Flandre}
}
@article{journals/tvlsi/VuilleminBRSTB96,
  title = {Programmable active memories: reconfigurable systems come of age},
  pages = {56-69},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486081},
  author = {Jean Vuillemin and Patrice Bertin and Didier Roncin and Mark Shand and H. H. Touati and Philippe Boucard}
}
@article{journals/tvlsi/PandeyG07,
  title = {Simultaneous On-Chip Bus Synthesis and Voltage Scaling Under Random On-Chip Data Traffic},
  pages = {1111-1124},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.903924},
  author = {Sujan Pandey and Manfred Glesner}
}
@article{journals/tvlsi/LiuK07,
  title = {PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies},
  pages = {1311-1319},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.903947},
  author = {Zhiyu Liu and Volkan Kursun}
}
@article{journals/tvlsi/GhoshVK94,
  title = {Distributed control schemes for fast arbitration in large crossbar networks},
  pages = {54-67},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273150},
  author = {J. Ghosh and A. Varma and N. Krishnamurthy}
}
@article{journals/tvlsi/ShihW12,
  title = {A Highly-Integrated 3-8 GHz Ultra-Wideband RF Transmitter With Digital-Assisted Carrier Leakage Calibration and Automatic Transmit Power Control},
  pages = {1357-1367},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2157842},
  author = {Horng-Yuan Shih and Chih-Wei Wang}
}
@article{journals/tvlsi/JoshiLD07,
  title = {Design and Optimization of On-Chip Interconnects Using Wave-Pipelined Multiplexed Routing},
  pages = {990-1002},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2007.902209},
  author = {Ajay Joshi and Gerald G. Lopez and Jeffrey A. Davis}
}
@article{journals/tvlsi/ShengCL11,
  title = {A Low-Power and Portable Spread Spectrum Clock Generator for SoC Applications},
  pages = {1113-1117},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2044903},
  author = {Duo Sheng and Ching-Che Chung and Chen-Yi Lee}
}
@article{journals/tvlsi/ZhangLSLCJ15,
  title = {Read Performance: The Newest Barrier in Scaled STT-RAM},
  pages = {1170-1174},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2326797},
  author = {Yaojun Zhang and Yong Li 0009 and Zhenyu Sun and Hai Li and Yiran Chen and Alex K. Jones}
}
@article{journals/tvlsi/KhurramH12,
  title = {A 3-5 GHz Current-Reuse gm-Boosted CG LNA for Ultrawideband in 130 nm CMOS},
  pages = {400-409},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2011.2106229},
  author = {Muhammad Khurram and S. M. Rezaul Hasan}
}
@article{journals/tvlsi/AlizadehS15,
  title = {On Temperature Dependency of Delay for Local, Intermediate, and Repeater Inserted Global Copper Interconnects},
  pages = {3143-3147},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2379954},
  author = {Amirreza Alizadeh and Reza Sarvari}
}
@article{journals/tvlsi/KoesterLHPR11,
  title = {Design Optimizations for Tiled Partially Reconfigurable Systems},
  pages = {1048-1061},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2044902},
  author = {Markus Koester and Wayne Luk and Jens Hagemeyer and Mario Porrmann and Ulrich Rückert 0001}
}
@article{journals/tvlsi/HarrisN03,
  title = {Correction to "statistical clock skew modeling with data delay variations"},
  pages = {295-296},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.814663},
  author = {D. Harris and S. Naffziger}
}
@article{journals/tvlsi/LiCSWC13,
  title = {135-MHz 258-K Gates VLSI Design for All-Intra H.264/AVC Scalable Video Encoder},
  pages = {636-647},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2190536},
  author = {Gwo-Long Li and Tzu-Yu Chen and Meng-Wei Shen and Meng-Hsun Wen and Tian-Sheuan Chang}
}
@article{journals/tvlsi/AliotoPP09,
  title = {Analysis and Modeling of Energy Consumption in RLC Tree Circuits},
  pages = {278},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2004546},
  author = {Massimo Alioto and Gaetano Palumbo and Massimo Poli}
}
@article{journals/tvlsi/YiLZZ10,
  title = {A Novel x -ploiting Strategy for Improving Performance of Test Data Compression},
  pages = {324-329},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2009873},
  author = {Maoxiang Yi and Huaguo Liang and Lei Zhang and Wenfa Zhan}
}
@article{journals/tvlsi/KorenKS94,
  title = {A statistical study of defect maps of large area VLSI IC's},
  pages = {249-256},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285750},
  author = {Israel Koren and Zahava Koren and Charles H. Stapper}
}
@article{journals/tvlsi/JyuMDK93,
  title = {Statistical timing analysis of combinational logic circuits},
  pages = {126-137},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238423},
  author = {Horng-Fei Jyu and Sharad Malik and Srinivas Devadas and Kurt Keutzer}
}
@article{journals/tvlsi/LinS16,
  title = {Speculative Lookahead for Energy-Efficient Microprocessors},
  pages = {50-57},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2397954},
  author = {Tay-Jyi Lin and Ting-Yu Shyu}
}
@article{journals/tvlsi/GoelS99,
  title = {Dynamic algorithm transformations (DAT)-a systematic approach to low-power reconfigurable signal processing},
  pages = {463-476},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.805753},
  author = {Manish Goel and Naresh R. Shanbhag}
}
@article{journals/tvlsi/LiLQBR14,
  title = {Computation on Stochastic Bit Streams Digital Image Processing Case Studies},
  pages = {449-462},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2247429},
  author = {Peng Li and David J. Lilja and Weikang Qian and Kia Bazargan and Marc D. Riedel}
}
@article{journals/tvlsi/HanDWWL16,
  title = {Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation},
  pages = {92-102},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2395415},
  author = {Yinhe Han and Jianbo Dong and Kaiheng Weng and Ying Wang and Xiaowei Li}
}
@article{journals/tvlsi/SebastiaoRF12,
  title = {Integrated Hardware Architecture for Efficient Computation of the $n$-Best Bio-Sequence Local Alignments in Embedded Platforms},
  pages = {1262-1275},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2157541},
  author = {Nuno Sebastião and Nuno Roma and Paulo F. Flores}
}
@article{journals/tvlsi/EiseleBSM97,
  title = {The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits},
  pages = {360-368},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645062},
  author = {M. Eisele and Jörg Berthold and Doris Schmitt-Landsiedel and R. Mahnkopf}
}
@article{journals/tvlsi/Wey96,
  title = {Built-in self-test (BIST) design of high-speed carry-free dividers},
  pages = {141-145},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486089},
  author = {Chin-Long Wey}
}
@article{journals/tvlsi/BahukudumbiOCI09,
  title = {Wafer-Level Defect Screening for "Big-D/Small-A" Mixed-Signal SoCs},
  pages = {587-592},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2006075},
  author = {Sudarshan Bahukudumbi and Sule Ozev and Krishnendu Chakrabarty and Vikram Iyengar}
}
@article{journals/tvlsi/ZhangWM12,
  title = {An On-Demand Queue Management Architecture for a Programmable Traffic Manager},
  pages = {1849-1862},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2162084},
  author = {Qi Zhang and Roger F. Woods and Alan J. Marshall}
}
@article{journals/tvlsi/GanSS15,
  title = {Figures-of-Merit to Evaluate the Significance of Switching Noise in Analog Circuits},
  pages = {2945-2956},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2386315},
  author = {Zhihua Gan and Emre Salman and Milutin Stanacevic}
}
@article{journals/tvlsi/YanL09,
  title = {Custom Networks-on-Chip Architectures With Multicast Routing},
  pages = {342-355},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011240},
  author = {Shan Yan and Bill Lin}
}
@article{journals/tvlsi/Stroud94,
  title = {Reliability of majority voting based VLSI fault-tolerant circuits},
  pages = {516-521},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335020},
  author = {Charles E. Stroud}
}
@article{journals/tvlsi/AsadiniaAS15,
  title = {Variable Resistance Spectrum Assignment in Phase Change Memory Systems},
  pages = {2657-2670},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2363102},
  author = {Marjan Asadinia and Mohammad Arjomand and Hamid Sarbazi-Azad}
}
@article{journals/tvlsi/MukherjeeRFA93,
  title = {MARVLE: a VLSI chip for data compression using tree-based codes},
  pages = {203-214},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238415},
  author = {Amar Mukherjee and N. Ranganathan and Jeffrey W. Flieder and Tinku Acharya}
}
@article{journals/tvlsi/EissaSAHEDNA13,
  title = {Parametric DFM Solution for Analog Circuits: Electrical-Driven Hotspot Detection, Analysis, and Correction Flow},
  pages = {807-820},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2201759},
  author = {Haitham Eissa and Rami Fathy Salem and Ahmed Arafa and Sherif Hany and Abdelrahman ElMously and Mohamed Dessouky and David Nairn and Mohab H. Anis}
}
@article{journals/tvlsi/ChenHL15,
  title = {On the Nonvolatile Performance of Flip-Flop/SRAM Cells With a Single MTJ},
  pages = {1160-1164},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2322511},
  author = {Ke Chen and Jie Han and Fabrizio Lombardi}
}
@article{journals/tvlsi/ChenCFW10,
  title = {LOPASS: A Low-Power Architectural Synthesis System for FPGAs With Interconnect Estimation and Optimization},
  pages = {564-577},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2013353},
  author = {Deming Chen and Jason Cong and Yiping Fan and Lu Wan}
}
@article{journals/tvlsi/LiLGWLWT15,
  title = {Reconfigurable All-Band RF CMOS Transceiver for GPS/GLONASS/Galileo/Beidou With Digitally Assisted Calibration},
  pages = {1814-1827},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2348593},
  author = {Songting Li and Jiancheng Li and Xiaochen Gu and Hongyi Wang and Cong Li and Jianfei Wu and Minghua Tang}
}
@article{journals/tvlsi/AllecKS10,
  title = {An Adaptive Algorithm for Single-Electron Device and Circuit Simulation},
  pages = {1253-1257},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2020988},
  author = {Nicholas Allec and Robert G. Knobel and Li Shang}
}
@article{journals/tvlsi/ZhaoCSP12,
  title = {Optimization Techniques for the Synchronization of Concurrent Fluidic Operations in Pin-Constrained Digital Microfluidic Biochips},
  pages = {1132-1145},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2145397},
  author = {Yang Zhao and Krishnendu Chakrabarty and Ryan Sturmer and Vamsee K. Pamula}
}
@article{journals/tvlsi/ChangCC14,
  title = {Practical Routability-Driven Design Flow for Multilayer Power Networks Using Aluminum-Pad Layer},
  pages = {1069-1081},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2264686},
  author = {Wen-Hsiang Chang and Mango Chia-Tso Chao and Shi-Hao Chen}
}
@article{journals/tvlsi/HanKK13,
  title = {Variation-Aware Aging Analysis in Digital ICs},
  pages = {2214-2225},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2228886},
  author = {Sangwoo Han and Byung-Su Kim and Juho Kim}
}
@article{journals/tvlsi/HuangMCL98,
  title = {Testing configurable LUT-based FPGA's},
  pages = {276-283},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678888},
  author = {Wei-Kang Huang and Fred J. Meyer and Xiao-Tao Chen and Fabrizio Lombardi}
}
@article{journals/tvlsi/ChungH14,
  title = {Partial Parity Cache and Data Cache Management Method to Improve the Performance of an SSD-Based RAID},
  pages = {1470-1480},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2275737},
  author = {Ching-Che Chung and Hao-Hsiang Hsu}
}
@article{journals/tvlsi/TsaiL11,
  title = {A Generalized Conflict-Free Memory Addressing Scheme for Continuous-Flow Parallel-Processing FFT Processors With Rescheduling},
  pages = {2290-2302},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2077314},
  author = {Pei-Yun Tsai and Chung-Yi Lin}
}
@article{journals/tvlsi/LinWZ06,
  title = {Clustering for Processing Rate Optimization},
  pages = {1264-1275},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886399},
  author = {Chuan Lin and Jia Wang and Hai Zhou}
}
@article{journals/tvlsi/SinghASN07,
  title = {Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating},
  pages = {1215-1224},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2007.904101},
  author = {Harmander Singh and Kanak Agarwal and Dennis Sylvester and Kevin J. Nowka}
}
@article{journals/tvlsi/LuC09,
  title = {SEChecker: A Sequential Equivalence Checking Framework Based on Kth Invariants},
  pages = {733-746},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2005311},
  author = {Feng Lu and Kwang-Ting Cheng}
}
@article{journals/tvlsi/KrishnaCR99,
  title = {Computation of lower bounds for switching activity using decision theory},
  pages = {125-129},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748209},
  author = {Vamsi Krishna and Ramamurti Chandramouli and N. Ranganathan}
}
@article{journals/tvlsi/Mir-Fakhraei96,
  title = {ATM switching architectures for wafer-scale integration},
  pages = {464-471},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.544411},
  author = {Nader Mir-Fakhraei}
}
@article{journals/tvlsi/KarmarkarT14,
  title = {Error Correction Encoding for Tightly Coupled On-Chip Buses},
  pages = {2571-2584},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2300095},
  author = {Kedar Karmarkar and Spyros Tragoudas}
}
@article{journals/tvlsi/LinH10,
  title = {Low-Complexity All-Digital Sample Clock Dither for OFDM Timing Recovery},
  pages = {1036-1042},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2019079},
  author = {You-Hsien Lin and Terng-Yin Hsu}
}
@article{journals/tvlsi/WeyCW08,
  title = {Design and Analysis of Isolated Noise-Tolerant (INT) Technique in Dynamic CMOS Circuits},
  pages = {1708-1712},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001563},
  author = {I-Chyn Wey and You-Gang Chen and An-Yeu Wu}
}
@article{journals/tvlsi/Pomeranz14b,
  title = {Low-Power Test Generation by Merging of Functional Broadside Test Cubes},
  pages = {1570-1582},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2275037},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/TanCD15,
  title = {A Sub-1-V 65-nm MOS Threshold Monitoring-Based Voltage Reference},
  pages = {2317-2321},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2361766},
  author = {Xiao Liang Tan and Pak Kwong Chan and Uday Dasgupta}
}
@article{journals/tvlsi/XuZ11,
  title = {A Time-Aware Fault Tolerance Scheme to Improve Reliability of Multilevel Phase-Change Memory in the Presence of Significant Resistance Drift},
  pages = {1357-1367},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2052640},
  author = {Wei Xu and Tong Zhang 0002}
}
@article{journals/tvlsi/ZhaoHA15,
  title = {Novel Self-Body-Biasing and Statistical Design for Near-Threshold Circuits With Ultra Energy-Efficient AES as Case Study},
  pages = {1390-1401},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2342932},
  author = {Wenfeng Zhao and Yajun Ha and Massimo Alioto}
}
@article{journals/tvlsi/HuangNL14,
  title = {Optimization Scheme to Minimize Reference Resistance Distribution of Spin-Transfer-Torque MRAM},
  pages = {1179-1182},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2260365},
  author = {Kejie Huang and Ning Ning and Yong Lian}
}
@article{journals/tvlsi/WangLK15,
  title = {A Parallel Digital VLSI Architecture for Integrated Support Vector Machine Training and Classification},
  pages = {1471-1484},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2343231},
  author = {Qian Wang and Peng Li and Yongtae Kim}
}
@article{journals/tvlsi/WuZNNLGRNX12,
  title = {Electrical Characterization for Intertier Connections and Timing Analysis for 3-D ICs},
  pages = {186-191},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2090049},
  author = {Xiaoxia Wu and Wei Zhao and Mark Nakamoto and Chandra Nimmagadda and Durodami Lisk and Sam Gu and Riko Radojcic and Matt Nowak and Yuan Xie 0001}
}
@article{journals/tvlsi/BanerjeeRRBM06,
  title = {Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis},
  pages = {1034-1039},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884054},
  author = {Nilanjan Banerjee and Arijit Raychowdhury and Kaushik Roy and Swarup Bhunia and Hamid Mahmoodi}
}
@article{journals/tvlsi/AlshawiBA15,
  title = {Design and Low-Complexity Implementation of Matrix-Vector Multiplier for Iterative Methods in Communication Systems},
  pages = {3099-3103},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2387476},
  author = {Tariq Alshawi and Abdelouahab Bentrcia and Saleh A. Alshebeili}
}
@article{journals/tvlsi/WangMDC09,
  title = {Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning},
  pages = {117-127},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2003169},
  author = {Hua Wang and Miguel Miranda and Wim Dehaene and Francky Catthoor}
}
@article{journals/tvlsi/GubbiA15,
  title = {All Digital Energy Sensing for Minimum Energy Tracking},
  pages = {796-800},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2320304},
  author = {Sagar Venkatesh Gubbi and Bharadwaj Amrutur}
}
@article{journals/tvlsi/ChengTH11,
  title = {Channel Estimator and Aliasing Canceller for Equalizing and Decoding Non-Cyclic Prefixed Single-Carrier Block Transmission via MIMO-OFDM Modem},
  pages = {156-160},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2031137},
  author = {Shau-Yu Cheng and Chueh-An Tsai and Terng-Yin Hsu}
}
@article{journals/tvlsi/TemanV15,
  title = {A Fast Modular Method for True Variation-Aware Separatrix Tracing in Nanoscaled SRAMs},
  pages = {2034-2042},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2358699},
  author = {Adam Teman and Roman Visotsky}
}
@article{journals/tvlsi/ChandraLRD10,
  title = {Variation-Aware System-Level Power Analysis},
  pages = {1173-1184},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2021478},
  author = {Saumya Chandra and Kanishka Lahiri and Anand Raghunathan and Sujit Dey}
}
@article{journals/tvlsi/ChenCW15,
  title = {RF Power Management via Energy-Adaptive Modulation for Self-Powered Systems},
  pages = {1931-1935},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2344631},
  author = {Junlin Chen and Jun-Hong Cui and Lei Wang 0003}
}
@article{journals/tvlsi/Pomeranz13a,
  title = {Computing Two-Pattern Test Cubes for Transition Path Delay Faults},
  pages = {475-485},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2188727},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/Lu95,
  title = {Implementation of micropipelines in enable/disable CMOS differential logic},
  pages = {338-341},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386234},
  author = {Shih-Lien Lu}
}
@article{journals/tvlsi/TongC13,
  title = {Efficient Vector Graphics Rasterization Accelerator Using Optimized Scan-Line Buffer},
  pages = {1246-1259},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2207413},
  author = {Ting-Chi Tong and Yun-Nan Chang}
}
@article{journals/tvlsi/El-MoursyF05a,
  title = {Exponentially tapered H-tree clock distribution networks},
  pages = {971-975},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853602},
  author = {Magdy A. El-Moursy and Eby G. Friedman}
}
@article{journals/tvlsi/ChenYC15,
  title = {Searching for Spectrum Holes: A 400-800 MHz Spectrum Sensing System},
  pages = {2842-2851},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2387283},
  author = {Hsiao-Chin Chen and Ming-Yu Yen and Kuo-Jin Chang}
}
@article{journals/tvlsi/SemeriaSM01,
  title = {Synthesis of hardware models in C with pointers and complex data structures},
  pages = {743-756},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974889},
  author = {Luc Séméria and Koichi Sato and Giovanni De Micheli}
}
@article{journals/tvlsi/RodopoulosPCS15,
  title = {Demonstrating HW-SW Transient Error Mitigation on the Single-Chip Cloud Computer Data Plane},
  pages = {507-519},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2309663},
  author = {Dimitrios Rodopoulos and Antonis Papanikolaou and Francky Catthoor and Dimitrios Soudris}
}
@article{journals/tvlsi/NoiaPCL15,
  title = {Scan Test of Die Logic in 3-D ICs Using TSV Probing},
  pages = {317-330},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2306951},
  author = {Brandon Noia and Shreepad Panth and Krishnendu Chakrabarty and Sung Kyu Lim}
}
@article{journals/tvlsi/JoynerZM04,
  title = {Global interconnect design in a three-dimensional system-on-a-chip},
  pages = {367-372},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {James W. Joyner and Payman Zarkesh-Ha and James D. Meindl}
}
@article{journals/tvlsi/BardineCFP14,
  title = {Evaluation of Leakage Reduction Alternatives for Deep Submicron Dynamic Nonuniform Cache Architecture Caches},
  pages = {185-190},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2231949},
  author = {Alessandro Bardine and Manuel Comparetti and Pierfrancesco Foglia and Cosimo Antonio Prete}
}
@article{journals/tvlsi/ZhaoMGBBK07,
  title = {Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop},
  pages = {338-345},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.893623},
  author = {Peiyi Zhao and Jason McNeely and Pradeep Golconda and Magdy A. Bayoumi and Robert A. Barcenas and Weidong Kuang}
}
@article{journals/tvlsi/TugsinavisutHKKB05,
  title = {Efficient asynchronous bundled-data pipelines for DCT matrix-vector multiplication},
  pages = {448-461},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842908},
  author = {Sunan Tugsinavisut and Youpyo Hong and Daewook Kim and Kyeounsoo Kim and Peter A. Beerel}
}
@article{journals/tvlsi/BeerCGCZ15,
  title = {Variability in Multistage Synchronizers},
  pages = {2957-2969},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2387391},
  author = {Salomon Beer and Jerome Cox and Ran Ginosar and Tom Chaney and David M. Zar}
}
@article{journals/tvlsi/SinghalBSWLNC10,
  title = {Modeling and Analysis of the Nonrectangular Gate Effect for Postlithography Circuit Simulation},
  pages = {666-670},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2013630},
  author = {Ritu Singhal and Asha Balijepalli and Anupama R. Subramaniam and Chi-Chao Wang and Frank Liu and Sani R. Nassif and Yu Cao}
}
@article{journals/tvlsi/GhoneimaI04,
  title = {Utilizing the effect of relative delay on energy dissipation in low-power on-chip buses},
  pages = {1348-1359},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837993},
  author = {Maged Ghoneima and Yehea I. Ismail}
}
@article{journals/tvlsi/MenichelliO09,
  title = {Static Minimization of Total Energy Consumption in Memory Subsystem for Scratchpad-Based Systems-on-Chips},
  pages = {161-171},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2001940},
  author = {Francesco Menichelli and Mauro Olivieri}
}
@article{journals/tvlsi/KimFBM04,
  title = {Circuit and microarchitectural techniques for reducing cache leakage power},
  pages = {167-184},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  author = {Nam Sung Kim and Krisztián Flautner and David Blaauw and Trevor N. Mudge}
}
@article{journals/tvlsi/MohamedLCSM14,
  title = {Reliability-Aware Design Flow for Silicon Photonics On-Chip Interconnect},
  pages = {1763-1776},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278383},
  author = {Moustafa Mohamed and Zheng Li and Xi Chen and Li Shang and Alan Rolf Mickelson}
}
@article{journals/tvlsi/WangPK04,
  title = {Pulsed wave interconnect},
  pages = {453-463},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  author = {Pingshan Wang and G. Pei and E. C.-C. Kan}
}
@article{journals/tvlsi/HeoKA07,
  title = {Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy},
  pages = {1060-1064},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2007.902211},
  author = {Seongmoo Heo and Ronny Krashinsky and Krste Asanovic}
}
@article{journals/tvlsi/MishraMB15,
  title = {VLSI-Assisted Nonrigid Registration Using Modified Demons Algorithm},
  pages = {2913-2921},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2382134},
  author = {Ashutosh Mishra and Pulak Mondal and Swapna Banerjee}
}
@article{journals/tvlsi/MirandaCJM98,
  title = {High-level address optimization and synthesis techniques for data-transfer-intensive applications},
  pages = {677-686},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736141},
  author = {Miguel Miranda and Francky Catthoor and Martin Janssen and Hugo De Man}
}
@article{journals/tvlsi/WuPY08,
  title = {Efficient Hierarchical Motion Estimation Algorithm and Its VLSI Architecture},
  pages = {1385-1398},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2000526},
  author = {Bing-Fei Wu and Hsin-Yuan Peng and Tung-Lung Yu}
}
@article{journals/tvlsi/MuellerS11,
  title = {Autonomous, Multilevel Ring Tuning Scheme for Post-Silicon Active Clock Deskewing Over Intra-Die Variations},
  pages = {973-986},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2043374},
  author = {J. G. Mueller and Resve A. Saleh}
}
@article{journals/tvlsi/KimMY15,
  title = {A Redundancy-Based Calibration Technique for High-Speed Digital-to-Analog Converters},
  pages = {2395-2407},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2370042},
  author = {Jintae Kim and Siamak Modjtahedi and Chih-Kong Ken Yang}
}
@article{journals/tvlsi/ManikandanKA15,
  title = {A Digital Frequency Multiplication Technique for Energy Efficient Transmitters},
  pages = {781-785},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2315232},
  author = {R. R. Manikandan and Abhishek Kumar and Bharadwaj Amrutur}
}
@article{journals/tvlsi/MentzeHBW06,
  title = {A Scalable High-Voltage Output Driver for Low-Voltage CMOS Technologies},
  pages = {1347-1353},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2006.887812},
  author = {Erik J. Mentze and Herbert L. Hess and Kevin M. Buck and T. G. Windley}
}
@article{journals/tvlsi/LeHHHMF12,
  title = {Experimental Characterization and Analysis of an Asynchronous Approach for Reduction of Substrate Noise in Digital Circuitry},
  pages = {344-356},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2100835},
  author = {Jim Le and Christopher Hanken and Martin Held and Michael S. Hagedorn and Kartikeya Mayaram and Terri S. Fiez}
}
@article{journals/tvlsi/KimKLK15,
  title = {An 11.5 Gb/s 1/4th Baud-Rate CTLE and Two-Tap DFE With Boosted High Frequency Gain in 110-nm CMOS},
  pages = {588-592},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2314147},
  author = {Yong-Hun Kim and Young-Ju Kim 0001 and Tae-Ho Lee and Lee-Sup Kim}
}
@article{journals/tvlsi/Cheng0H013,
  title = {Thermal-Constrained Task Allocation for Interconnect Energy Reduction in 3-D Homogeneous MPSoCs},
  pages = {239-249},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2011.2182067},
  author = {Yuanqing Cheng and Lei Zhang 0008 and Yinhe Han and Xiaowei Li 0001}
}
@article{journals/tvlsi/KandemirVIY01,
  title = {Influence of compiler optimizations on system power},
  pages = {801-804},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974893},
  author = {Mahmut T. Kandemir and Narayanan Vijaykrishnan and Mary Jane Irwin and Wu Ye}
}
@article{journals/tvlsi/KeshavarziRH00,
  title = {Intrinsic leakage in deep submicron CMOS ICs-measurement-based test solutions},
  pages = {717-723},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902266},
  author = {Ali Keshavarzi and Kaushik Roy and Charles F. Hawkins}
}
@article{journals/tvlsi/YuCSSHT10,
  title = {Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling},
  pages = {1399-1411},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2024343},
  author = {Hao Yu and Chunta Chu and Yiyu Shi and David Smart and Lei He and Sheldon X.-D. Tan}
}
@article{journals/tvlsi/FangWC99,
  title = {EmGen-a module generator for logic emulation applications},
  pages = {488-492},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.805756},
  author = {Wen-Jong Fang and Allen C.-H. Wu and Duan-Ping Chen}
}
@article{journals/tvlsi/RaviLJ01,
  title = {TAO: regular expression-based register-transfer level testability analysis and optimization},
  pages = {824-832},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974896},
  author = {Srivaths Ravi and Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tvlsi/GuKSK08,
  title = {Statistical Leakage Estimation of Double Gate FinFET Devices Considering the Width Quantization Property},
  pages = {206-209},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.909809},
  author = {Jie Gu and John Keane and Sachin S. Sapatnekar and Chris H. Kim}
}
@article{journals/tvlsi/EfthymiouBE05,
  title = {Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect},
  pages = {1384-1393},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.862722},
  author = {Aristides Efthymiou and John Bainbridge and Douglas A. Edwards}
}
@article{journals/tvlsi/DadgourB10,
  title = {A Novel Variation-Tolerant Keeper Architecture for High-Performance Low-Power Wide Fan-In Dynamic or Gates},
  pages = {1567-1577},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2009.2025591},
  author = {Hamed F. Dadgour and Kaustav Banerjee}
}
@article{journals/tvlsi/CaoHSKH05,
  title = {Impact of on-chip interconnect frequency-dependent R(f)L(f) on digital and RF design},
  pages = {158-162},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840399},
  author = {Yu Cao and Xuejue Huang and Dennis Sylvester and Tsu-Jae King and Chenming Hu}
}
@article{journals/tvlsi/ChakrabortyKBMG01,
  title = {A physical design tool for built-in self-repairable RAMs},
  pages = {352-364},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924057},
  author = {Kanad Chakraborty and Shriram Kulkarni and Mayukh Bhattacharya and Pinaki Mazumder and Anurag Gupta}
}
@article{journals/tvlsi/JiaoK11,
  title = {Ground Bouncing Noise Suppression Techniques for Data Preserving Sequential MTCMOS Circuits},
  pages = {763-773},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2039761},
  author = {Hailong Jiao and Volkan Kursun}
}
@article{journals/tvlsi/ChenC11,
  title = {Flexible Hardware Architecture of Hierarchical K-Means Clustering for Large Cluster Number},
  pages = {1336-1345},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2049669},
  author = {Tse-Wei Chen and Shao-Yi Chien}
}
@article{journals/tvlsi/CavadiniWT01,
  title = {Multiprocessor system for high-resolution image correlation in real time},
  pages = {439-449},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.929578},
  author = {M. Cavadini and M. Wosnitza and Gerhard Tröster}
}
@article{journals/tvlsi/ChungW14,
  title = {ADC-Based Backplane Receiver Design-Space Exploration},
  pages = {1539-1547},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2275742},
  author = {Hayun Chung and Gu-Yeon Wei}
}
@article{journals/tvlsi/HwangKKKK13,
  title = {A Self-Calibrated DLL-Based Clock Generator for an Energy-Aware EISC Processor},
  pages = {575-579},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2188656},
  author = {Sewook Hwang and Kyeong-Min Kim and Jungmoon Kim and Seon Wook Kim and Chulwoo Kim}
}
@article{journals/tvlsi/Meher09,
  title = {On Efficient Implementation of Accumulation in Finite Field Over GF(2m) and its Applications},
  pages = {541-550},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2005288},
  author = {Pramod Kumar Meher}
}
@article{journals/tvlsi/LoHLLH14,
  title = {Utilizing Circuit Structure for Scan Chain Diagnosis},
  pages = {2766-2778},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2294712},
  author = {Wei-Hen Lo and Ang-Chih Hsieh and Chien-Ming Lan and Min-Hsien Lin and TingTing Hwang}
}
@article{journals/tvlsi/Pomeranz14,
  title = {Restoration-Based Procedures With Set Covering Heuristics for Static Test Compaction of Functional Test Sequences},
  pages = {779-791},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2253499},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/MannHNC12,
  title = {Nonrandom Device Mismatch Considerations in Nanoscale SRAM},
  pages = {1211-1220},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2158863},
  author = {Randy W. Mann and Terry B. Hook and Phung T. Nguyen and Benton H. Calhoun}
}
@article{journals/tvlsi/Plaks08,
  title = {Guest Editorial Special Section on Configurable Computing Design- I: High-Level Reconfiguration},
  pages = {1-2},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.913685},
  author = {Toomas P. Plaks}
}
@article{journals/tvlsi/JoshiMAB12,
  title = {Synthesis and Array Processor Realization of a 2-D IIR Beam Filter for Wireless Applications},
  pages = {2241-2254},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2174167},
  author = {Rimesh M. Joshi and Arjuna Madanayake and Jithra Adikari and Leonard T. Bruton}
}
@article{journals/tvlsi/KimMC10,
  title = {Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture},
  pages = {1471-1482},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2025280},
  author = {Yoonjin Kim and Rabi N. Mahapatra and Kiyoung Choi}
}
@article{journals/tvlsi/GolaniB14,
  title = {Area-Efficient Asynchronous Multilevel Single-Track Pipeline Template},
  pages = {838-849},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2257187},
  author = {Pankaj Golani and Peter A. Beerel}
}
@article{journals/tvlsi/ShiZS13,
  title = {Dynamic Thermal Management Under Soft Thermal Constraints},
  pages = {2045-2054},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227854},
  author = {Bing Shi and Yufu Zhang and Ankur Srivastava}
}
@article{journals/tvlsi/YeWL15,
  title = {Domain-Alternated Optimization for Passive Macromodeling},
  pages = {2244-2255},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2359970},
  author = {Zuochang Ye and Tianshi Wang and Yang Li}
}
@article{journals/tvlsi/KimLS15,
  title = {Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors},
  pages = {1689-1699},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2347399},
  author = {Eun Ji Kim and Jea Hack Lee and Myung Hoon Sunwoo}
}
@article{journals/tvlsi/ChunYH11a,
  title = {Buffer Controller-Based Multiple Processing Element Utilization for Dataflow Synthesis},
  pages = {1249-1262},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2049388},
  author = {Woohyung Chun and Sungroh Yoon and Sangjin Hong}
}
@article{journals/tvlsi/ZhangRGBP14,
  title = {On-the-Field Test and Configuration Infrastructure for 2-D-Mesh NoCs in Shared-Memory Many-Core Architectures},
  pages = {1364-1376},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2271697},
  author = {Zhen Zhang and Dimitri Refauvelet and Alain Greiner and Mounir Benabdenbi and François Pêcheux}
}
@article{journals/tvlsi/ChungSS14,
  title = {High-Resolution All-Digital Duty-Cycle Corrector in 65-nm CMOS Technology},
  pages = {1096-1105},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2260186},
  author = {Ching-Che Chung and Duo Sheng and Sung-En Shen}
}
@article{journals/tvlsi/JiangV01,
  title = {Defect-oriented test scheduling},
  pages = {427-438},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.929577},
  author = {Wanli Jiang and Bapiraju Vinnakota}
}
@article{journals/tvlsi/FaruqueEH12,
  title = {AdNoC: Runtime Adaptive Network-on-Chip Architecture},
  pages = {257-269},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2094215},
  author = {Mohammad Abdullah Al Faruque and Thomas Ebi and Jörg Henkel}
}
@article{journals/tvlsi/DhillonDCS06,
  title = {Analysis and Optimization of Nanometer CMOS Circuits for Soft-Error Tolerance},
  pages = {514-524},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.876104},
  author = {Yuvraj Singh Dhillon and Abdulkadir Utku Diril and Abhijit Chatterjee and Adit D. Singh}
}
@article{journals/tvlsi/GhoshRKCB13,
  title = {Slew-Rate Monitoring Circuit for On-Chip Process Variation Detection},
  pages = {1683-1692},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2218838},
  author = {Amlan Ghosh and Rahul M. Rao and Jae-Joon Kim and Ching-Te Chuang and Richard B. Brown}
}
@article{journals/tvlsi/KinsmanN11,
  title = {A VLSI Architecture and the FPGA Prototype for MPEG-2 Audio/Video Decoding},
  pages = {499-503},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2034168},
  author = {Adam B. Kinsman and Nicola Nicolici}
}
@article{journals/tvlsi/HungHH01,
  title = {A nonseparable VLSI architecture for two-dimensional discrete periodized wavelet transform},
  pages = {565-576},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953491},
  author = {King-Chu Hung and Yao-Shan Hung and Yu-Jung Huang}
}
@article{journals/tvlsi/Baghbanbehrouzian15,
  title = {Analytical Solutions for Distributed Interconnect Models - Part II: Arbitrary Input Response and Multicoupled Lines},
  pages = {1879-1888},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2356432},
  author = {Amirreza Baghbanbehrouzian and Nasser Masoumi}
}
@article{journals/tvlsi/ShenCHH10,
  title = {An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement},
  pages = {1639-1648},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2030156},
  author = {Weixiang Shen and Yici Cai and Xianlong Hong and Jiang Hu}
}
@article{journals/tvlsi/ChiouCC09,
  title = {Sleep Transistor Sizing for Leakage Power Minimization Considering Charge Balancing},
  pages = {1330-1334},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2001247},
  author = {De-Shiuan Chiou and Shih-Hsin Chen and Shih-Chieh Chang}
}
@article{journals/tvlsi/AbbasMO14,
  title = {A Voltage-Based Leakage Current Calculation Scheme and its Application to Nanoscale MOSFET and FinFET Standard-Cell Designs},
  pages = {2549-2560},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2294550},
  author = {Zia Abbas and Antonio Mastrandrea and Mauro Olivieri}
}
@article{journals/tvlsi/ShinLK06,
  title = {A cost-effective VLSI architecture for anisotropic texture filtering in limited memory bandwidth},
  pages = {254-267},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.871761},
  author = {Hyunchul Shin and Jin-Aeon Lee and Lee-Sup Kim}
}
@article{journals/tvlsi/JinT10,
  title = {An Energy Efficient Layered Decoding Architecture for LDPC Decoder},
  pages = {1185-1195},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2021479},
  author = {Jie Jin and Chi-Ying Tsui}
}
@article{journals/tvlsi/RahmanR00,
  title = {System-level performance evaluation of three-dimensional integrated circuits},
  pages = {671-678},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902261},
  author = {Arifur Rahman and Rafael Reif}
}
@article{journals/tvlsi/KoobLSBECM05,
  title = {Design of a 3-D fully depleted SOI computational RAM},
  pages = {358-369},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842890},
  author = {John C. Koob and Daniel A. Leder and Raymond J. Sung and Tyler L. Brandon and Duncan G. Elliott and Bruce F. Cockburn and Lisa G. McIlrath}
}
@article{journals/tvlsi/ArumiMFEHK11,
  title = {Gate Leakage Impact on Full Open Defects in Interconnect Lines},
  pages = {2209-2220},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2077315},
  author = {Daniel Arumí and Rosa Rodríguez-Montañés and Joan Figueras and Stefan Eichenberger and Camelia Hora and Bram Kruseman}
}
@article{journals/tvlsi/DingM04,
  title = {On circuit techniques to improve noise immunity of CMOS dynamic logic},
  pages = {910-925},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.833668},
  author = {Li Ding 0002 and Pinaki Mazumder}
}
@article{journals/tvlsi/ThomasL13,
  title = {The LUT-SR Family of Uniform Random Number Generators for FPGA Architectures},
  pages = {761-770},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2194171},
  author = {David B. Thomas and Wayne Luk}
}
@article{journals/tvlsi/RoyFV15,
  title = {Accelerating Scalar Conversion for Koblitz Curve Cryptoprocessors on Hardware Platforms},
  pages = {810-818},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2321282},
  author = {Sujoy Sinha Roy and Junfeng Fan and Ingrid Verbauwhede}
}
@article{journals/tvlsi/SaqibILP15,
  title = {Within-Die Delay Variation Measurement and Power Transient Analysis Using REBEL},
  pages = {776-780},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2318307},
  author = {Fareena Saqib and Dylan Ismari and Charles Lamech and Jim Plusquellic}
}
@article{journals/tvlsi/JoshiKR11,
  title = {A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design},
  pages = {869-882},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2042086},
  author = {Rajiv V. Joshi and Rouwaida Kanj and Vinod Ramadurai}
}
@article{journals/tvlsi/LinYL08,
  title = {A New Family of Sequential Elements With Built-in Soft Error Tolerance for Dual-VDD Systems},
  pages = {1372-1384},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2000520},
  author = {Saihua Lin and Huazhong Yang and Rong Luo}
}
@article{journals/tvlsi/Zipf08,
  title = {Applying Dynamic Reconfiguration for Fault Tolerance in Fine-Grained Logic Arrays},
  pages = {134-143},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912028},
  author = {Peter Zipf}
}
@article{journals/tvlsi/SecareanuWSBBWMSTKF04,
  title = {Substrate coupling in digital circuits in mixed-signal smart-power systems},
  pages = {67-78},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  author = {Radu M. Secareanu and Scott Warner and Scott Seabridge and Cathie Burke and Juan Becerra and Thomas E. Watrobski and Christopher Morton and William Staub and Thomas Tellier and Ivan S. Kourtev and Eby G. Friedman}
}
@article{journals/tvlsi/KarmakarCJ15,
  title = {Unipolar Logic Gates Based on Spatial Wave-Function Switched FETs},
  pages = {609-618},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2320912},
  author = {Supriya Karmakar and John A. Chandy and Faquir C. Jain}
}
@article{journals/tvlsi/CuiWL09,
  title = {High-Throughput Layered LDPC Decoding Architecture},
  pages = {582-587},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2005308},
  author = {Zhiqiang Cui and Zhongfeng Wang and Youjian Liu}
}
@article{journals/tvlsi/JangCP05,
  title = {Energy- and time-efficient matrix multiplication on FPGAs},
  pages = {1305-1319},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859562},
  author = {Ju-wook Jang and Seonil B. Choi and Viktor K. Prasanna}
}
@article{journals/tvlsi/SahaS12,
  title = {Secure Public Verification of IP Marks in FPGA Design Through a Zero-Knowledge Protocol},
  pages = {1749-1757},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2162347},
  author = {Debasri Saha and Susmita Sur-Kolay}
}
@article{journals/tvlsi/RimMJL94,
  title = {Optimal and heuristic algorithms for solving the binding problem},
  pages = {211-225},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285747},
  author = {Minjoong Rim and Ashutosh Mujumdar and Rajiv Jain and Renato De Leone}
}
@article{journals/tvlsi/ZhaoDB04,
  title = {High-performance and low-power conditional discharge flip-flop},
  pages = {477-484},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  author = {Peiyi Zhao and Tarek Darwish and Magdy A. Bayoumi}
}
@article{journals/tvlsi/Jha09,
  title = {Editorial Appointments for the 2009-2010 Term},
  pages = {453-469},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2014706},
  author = {Niraj K. Jha}
}
@article{journals/tvlsi/LinHH08,
  title = {Stochastic Physical Synthesis Considering Prerouting Interconnect Uncertainty and Process Variation for FPGAs},
  pages = {124-133},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912027},
  author = {Yan Lin and Lei He and Mike Hutton}
}
@article{journals/tvlsi/LaiH11,
  title = {Energy-Adaptive Dual-Field Processor for High-Performance Elliptic Curve Cryptographic Applications},
  pages = {1512-1517},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2048134},
  author = {Jyu-Yuan Lai and Chih-Tsun Huang}
}
@article{journals/tvlsi/ZitzlerTB00,
  title = {Evolutionary algorithms for the synthesis of embedded software},
  pages = {452-455},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863627},
  author = {Eckart Zitzler and Jürgen Teich and Shuvra S. Bhattacharyya}
}
@article{journals/tvlsi/HuangL12,
  title = {Low-Cost Self-Test Techniques for Small RAMs in SOCs Using Enhanced IEEE 1500 Test Wrappers},
  pages = {2123-2127},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2165568},
  author = {Yu-Jen Huang and Jin-Fu Li}
}
@article{journals/tvlsi/IbrahimGA15,
  title = {Systolic Array Architectures for Sunar-Koç Optimal Normal Basis Type II Multiplier},
  pages = {2090-2102},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2358196},
  author = {Atef Ibrahim and Fayez Gebali and Turki F. Al-Somani}
}
@article{journals/tvlsi/YinCSZW15,
  title = {A 0.1-6.0-GHz Dual-Path SDR Transmitter Supporting Intraband Carrier Aggregation in 65-nm CMOS},
  pages = {944-957},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2330256},
  author = {Yun Yin and Baoyong Chi and Zhigang Sun and Xinwang Zhang and Zhihua Wang}
}
@article{journals/tvlsi/TodriM11,
  title = {Reliability Analysis and Optimization of Power-Gated ICs},
  pages = {457-468},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2036267},
  author = {Aida Todri and Malgorzata Marek-Sadowska}
}
@article{journals/tvlsi/KurdahiEYCD10,
  title = {Low-Power Multimedia System Design by Aggressive Voltage Scaling},
  pages = {852-856},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2016665},
  author = {Fadi J. Kurdahi and Ahmed M. Eltawil and Kang Yi and Stanley Cheng and Amin Khajeh Djahromi}
}
@article{journals/tvlsi/MehendaleSV98,
  title = {Low-power realization of FIR filters on programmable DSPs},
  pages = {546-553},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736126},
  author = {Mahesh Mehendale and Sunil D. Sherlekar and G. Venkatesh}
}
@article{journals/tvlsi/NaminWA09,
  title = {A High-Speed Word Level Finite Field Multiplier in BBF2m Using Redundant Representation},
  pages = {1546-1550},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2003005},
  author = {Ashkan Hosseinzadeh Namin and Huapeng Wu and Majid Ahmadi}
}
@article{journals/tvlsi/MullerMBT16,
  title = {A Cellular Network Architecture With Polynomial Weight Functions},
  pages = {353-357},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2397449},
  author = {Jens Muller and Jan Muller and Robert Braunschweig and Ronald Tetzlaff}
}
@article{journals/tvlsi/LeeTMF97,
  title = {Power analysis and minimization techniques for embedded DSP software},
  pages = {123-135},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555992},
  author = {Mike Tien-Chien Lee and Vivek Tiwari and Sharad Malik and Masahiro Fujita}
}
@article{journals/tvlsi/PostmanKEPC13,
  title = {SWIFT: A Low-Power Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects},
  pages = {1432-1446},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2211904},
  author = {Jacob Postman and Tushar Krishna and Christopher Edmonds and Li-Shiuan Peh and Patrick Chiang}
}
@article{journals/tvlsi/KapoorJK08,
  title = {Dynamically De-Skewable Clock Distribution Methodology},
  pages = {1220-1229},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000729},
  author = {A. Kapoor and Nikhil Jayakumar and Sunil P. Khatri}
}
@article{journals/tvlsi/LuFWHYL15,
  title = {RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud Processors},
  pages = {3053-3064},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2387351},
  author = {Hang Lu and Binzhang Fu and Ying Wang and Yinhe Han and Guihai Yan and Xiaowei Li 0001}
}
@article{journals/tvlsi/ChungWH94,
  title = {Logic design error diagnosis and correction},
  pages = {320-332},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311641},
  author = {Pi-Yu Chung and Yi-Min Wang and Ibrahim N. Hajj}
}
@article{journals/tvlsi/Rius13,
  title = {IR-Drop in On-Chip Power Distribution Networks of ICs With Nonuniform Power Consumption},
  pages = {512-522},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2188918},
  author = {Josep Rius}
}
@article{journals/tvlsi/LiCRV05,
  title = {Combined circuit and architectural level variable supply-voltage scaling for low power},
  pages = {564-576},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844295},
  author = {Hai Li and Chen-Yong Cher and Kaushik Roy and T. N. Vijaykumar}
}
@article{journals/tvlsi/LinL09,
  title = {A Two-Result-per-Cycle Deblocking Filter Architecture for QFHD H.264/AVC Decoder},
  pages = {838-843},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2008456},
  author = {Yuan-Chun Lin and Youn-Long Lin}
}
@article{journals/tvlsi/KimLKCCS10,
  title = {Supply Switching With Ground Collapse for Low-Leakage Register Files in 65-nm CMOS},
  pages = {505-509},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2012429},
  author = {Hyung-Ock Kim and Bong Hyun Lee and Jong-Tae Kim and Jung Yun Choi and Kyu-Myung Choi and Youngsoo Shin}
}
@article{journals/tvlsi/MurugavelRCC02,
  title = {Least-square estimation of average power in digital CMOS circuits},
  pages = {55-58},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.988730},
  author = {Ashok K. Murugavel and N. Ranganathan and Ramamurti Chandramouli and Srinath Chavali}
}
@article{journals/tvlsi/MurugavelR03a,
  title = {A game theoretic approach for power optimization during behavioral synthesis},
  pages = {1031-1043},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.819566},
  author = {Ashok K. Murugavel and N. Ranganathan}
}
@article{journals/tvlsi/WannerABGS13,
  title = {Hardware Variability-Aware Duty Cycling for Embedded Sensors},
  pages = {1000-1012},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2203325},
  author = {Lucas Francisco Wanner and Charwak Apte and Rahul Balani and Puneet Gupta and Mani B. Srivastava}
}
@article{journals/tvlsi/JinEES01,
  title = {Fast and accurate quasi-three-dimensional capacitance determination of multilayer VLSI interconnects},
  pages = {450-460},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.929579},
  author = {Woojin Jin and Yungseon Eo and William R. Eisenstadt and Jongin Shim}
}
@article{journals/tvlsi/YanW06,
  title = {Product-Term-Based Synthesizable Embedded Programmable Logic Cores},
  pages = {474-488},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.876097},
  author = {Andy Yan and Steven J. E. Wilton}
}
@article{journals/tvlsi/LewisGIRC98,
  title = {The Transmogrifier-2: a 1 million gate rapid-prototyping system},
  pages = {188-198},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678867},
  author = {David M. Lewis and David R. Galloway and Marcus van Ierssel and Jonathan Rose and Paul Chow}
}
@article{journals/tvlsi/ChakrabortyAB00a,
  title = {Improving path delay testability of sequential circuits},
  pages = {736-741},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902268},
  author = {Tapan J. Chakraborty and Vishwani D. Agrawal and Michael L. Bushnell}
}
@article{journals/tvlsi/ZhangL13,
  title = {Gain-Enhanced Monolithic Charge Pump With Simultaneous Dynamic Gate and Substrate Control},
  pages = {593-596},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2190149},
  author = {Xiwen Zhang and Hoi Lee}
}
@article{journals/tvlsi/LeeR13,
  title = {Area Efficient ROM-Embedded SRAM Cache},
  pages = {1583-1595},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2217514},
  author = {Dongsoo Lee and Kaushik Roy}
}
@article{journals/tvlsi/Smailagic01,
  title = {Guest editorial: system level design},
  pages = {741-742},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2001.974888},
  author = {Asim Smailagic}
}
@article{journals/tvlsi/XieWL07,
  title = {Code Decompression Unit Design for VLIW Embedded Processors},
  pages = {975-980},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900755},
  author = {Yuan Xie 0001 and Wayne Wolf and Haris Lekatsas}
}
@article{journals/tvlsi/YuanP15,
  title = {Low-Latency Successive-Cancellation List Decoders for Polar Codes With Multibit Decision},
  pages = {2268-2280},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2359793},
  author = {Bo Yuan and Keshab K. Parhi}
}
@article{journals/tvlsi/ZhuGZYK10,
  title = {Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing},
  pages = {1225-1229},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2020591},
  author = {Ning Zhu and Wang Ling Goh and Weija Zhang and Kiat Seng Yeo and Zhi-Hui Kong}
}
@article{journals/tvlsi/BellasHP00,
  title = {Using dynamic cache management techniques to reduce energy in general purpose processors},
  pages = {693-708},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902264},
  author = {Nikolaos Bellas and Ibrahim N. Hajj and Constantine D. Polychronopoulos}
}
@article{journals/tvlsi/CostagliolaCGIRSS12,
  title = {An Experimental Power-Lines Model for Digital ASICs Based on Transmission Lines},
  pages = {162-166},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2090368},
  author = {M. Costagliola and D. de Caro and Antonio Girardi and Roberto Izzi and Niccolò Rinaldi and M. Spirito and P. Spirito}
}
@article{journals/tvlsi/KannanBB04,
  title = {On metrics for comparing interconnect estimation methods for FPGAs},
  pages = {381-385},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {PariVallal Kannan and Shankar Balachandran and Dinesh Bhatia}
}
@article{journals/tvlsi/WangM06,
  title = {High-Speed Interpolation Architecture for Soft-Decision Decoding of Reed-Solomon Codes},
  pages = {937-950},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884046},
  author = {Zhongfeng Wang and Jun Ma}
}
@article{journals/tvlsi/ChoLLR12,
  title = {A Two-Channel Asynchronous SAR ADC With Metastable-Then-Set Algorithm},
  pages = {765-769},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2109743},
  author = {Sang-Hyun Cho and Chang-Kyo Lee and Sang-Gug Lee and Seung-Tak Ryu}
}
@article{journals/tvlsi/GopalaraoMB93,
  title = {An integrated technology CAD system for process and device designers},
  pages = {482-490},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250196},
  author = {K. S. V. Gopalarao and Purnendu K. Mozumder and Duane S. Boning}
}
@article{journals/tvlsi/MiyazakiNTYO95,
  title = {Performance improvement technique for synchronous circuits realized as LUT-based FPGAs},
  pages = {455-459},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.407005},
  author = {Toshiaki Miyazaki and Hiroshi Nakada and Akihiro Tsutsui and Kazuhisa Yamada and Naohisa Ohta}
}
@article{journals/tvlsi/JainH98,
  title = {VLSI considerations for TESH: a new hierarchical interconnection network for 3-D integration},
  pages = {346-353},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711306},
  author = {Vijay K. Jain and S. Horiguchi}
}
@article{journals/tvlsi/PangjunS02,
  title = {Low-power clock distribution using multiple voltages and reduced swings},
  pages = {309-318},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043334},
  author = {Jatuchai Pangjun and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/ThapliyalRK13,
  title = {Design of Testable Reversible Sequential Circuits},
  pages = {1201-1209},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2209688},
  author = {Himanshu Thapliyal and Nagarajan Ranganathan and Saurabh Kotiyal}
}
@article{journals/tvlsi/LiaoSH13,
  title = {Spur-Reduction Frequency Synthesizer Exploiting Randomly Selected PFD},
  pages = {589-592},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2190118},
  author = {Te-Wen Liao and Jun-Ren Su and Chung-Chih Hung}
}
@article{journals/tvlsi/YaoHCY15,
  title = {Designing a SAR-Based All-Digital Delay-Locked Loop With Constant Acquisition Cycles Using a Resettable Delay Line},
  pages = {567-574},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2313131},
  author = {Chia-Yu Yao and Yung-Hsiang Ho and Yi-Yao Chiu and Rong-Jyi Yang}
}
@article{journals/tvlsi/XiangSYC14,
  title = {Compact Test Generation With an Influence Input Measure for Launch-On-Capture Transition Fault Testing},
  pages = {1968-1979},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280170},
  author = {Dong Xiang and Wenjie Sui and Boxue Yin and Kwang-Ting Cheng}
}
@article{journals/tvlsi/YunLSK11,
  title = {A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology},
  pages = {1718-1722},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2053395},
  author = {Won-Joo Yun and Hyun-Woo Lee and Dongsuk Shin and Suki Kim}
}
@article{journals/tvlsi/KarandikarS05,
  title = {Fast comparisons of circuit implementations},
  pages = {1329-1339},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.862727},
  author = {Shrirang K. Karandikar and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/LakshminarayananV05,
  title = {Optimization Techniques for FPGA-Based Wave-Pipelined DSP Blocks},
  pages = {783-793},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850086},
  author = {Gopalakrishnan Lakshminarayanan and B. Venkataramani}
}
@article{journals/tvlsi/MittalCZ14,
  title = {MASTER: A Multicore Cache Energy-Saving Technique Using Dynamic Cache Reconfiguration},
  pages = {1653-1665},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278289},
  author = {Sparsh Mittal and Yanan Cao and Zhao Zhang}
}
@article{journals/tvlsi/ConsoliPP12,
  title = {Reconsidering High-Speed Design Criteria for Transmission-Gate-Based Master-Slave Flip-Flops},
  pages = {284-295},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2098426},
  author = {Elio Consoli and Gaetano Palumbo and Melita Pennisi}
}
@article{journals/tvlsi/NowrozWR13,
  title = {Power Mapping of Integrated Circuits Using AC-Based Thermography},
  pages = {1398-1409},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2211111},
  author = {Abdullah Nazma Nowroz and Gary Woods and Sherief Reda}
}
@article{journals/tvlsi/RaffoSMGB97,
  title = {Design of an ASIP architecture for low-level visual elaborations},
  pages = {145-153},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555994},
  author = {Luigi Raffo and Silvio P. Sabatini and M. Mantelli and Alessandro De Gloria and Giacomo M. Bisio}
}
@article{journals/tvlsi/LinLC10,
  title = {A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme},
  pages = {509-513},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2013628},
  author = {Ying-Zu Lin and Cheng-Wu Lin and Soon-Jyh Chang}
}
@article{journals/tvlsi/VenkateshanPV15,
  title = {Hybrid Working Set Algorithm for SVM Learning With a Kernel Coprocessor on FPGA},
  pages = {2221-2232},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2361254},
  author = {Sriram Venkateshan and Alap Patel and Kuruvilla Varghese}
}
@article{journals/tvlsi/BobbaM15,
  title = {Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles Architecture},
  pages = {2103-2115},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2358884},
  author = {Shashikanth Bobba and Giovanni De Micheli}
}
@article{journals/tvlsi/AbdollahiFP04,
  title = {Leakage current reduction in CMOS VLSI circuits by input vector control},
  pages = {140-154},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  author = {Afshin Abdollahi and Farzan Fallah and Massoud Pedram}
}
@article{journals/tvlsi/ChungK16,
  title = {Defect Diagnosis via Segment Delay Learning},
  pages = {388-392},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2392092},
  author = {Jaeyong Chung and Woochul Kang}
}
@article{journals/tvlsi/KosunenVWH05,
  title = {A multicarrier QAM modulator for WCDMA base-station with on-chip D/A converter},
  pages = {181-190},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840778},
  author = {Marko Kosunen and Jouko Vankka and Mikko Waltari and Kari Halonen}
}
@article{journals/tvlsi/LiZ10,
  title = {Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM Coding},
  pages = {1412-1420},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2024154},
  author = {Shu Li and Tong Zhang 0002}
}
@article{journals/tvlsi/LiuTHW15,
  title = {Task Migrations for Distributed Thermal Management Considering Transient Effects},
  pages = {397-401},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2309331},
  author = {Zao Liu and Sheldon X.-D. Tan and Xin Huang and Hai Wang}
}
@article{journals/tvlsi/JiangCC12,
  title = {WiT: Optimal Wiring Topology for Electromigration Avoidance},
  pages = {581-592},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2116049},
  author = {Iris Hui-Ru Jiang and Hua-Yu Chang and Chih-Long Chang}
}
@article{journals/tvlsi/MaCL12,
  title = {A Low-Power Low-Cost Design of Primary Synchronization Signal Detection},
  pages = {1161-1166},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2152866},
  author = {Chixiang Ma and Hao Cao and Ping Lin}
}
@article{journals/tvlsi/XuC08,
  title = {A Power-Efficient and Self-Adaptive Prediction Engine for H.264/AVC Decoding},
  pages = {302-313},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.915377},
  author = {Ke Xu and Oliver Chiu-sing Choy}
}
@article{journals/tvlsi/ThangarajPNYLC10,
  title = {Fully CMOS-Compatible On-Chip Optical Clock Distribution and Recovery},
  pages = {1385-1398},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2024206},
  author = {Charles Thangaraj and Robert Pownall and Phil Nikkel and Guangwei Yuan and Kevin L. Lear and Tom Chen}
}
@article{journals/tvlsi/JouppiKMS15,
  title = {CACTI-IO: CACTI With OFF-Chip Power-Area-Timing Models},
  pages = {1254-1267},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2334635},
  author = {Norman P. Jouppi and Andrew B. Kahng and Naveen Muralimanohar and Vaishnav Srinivas}
}
@article{journals/tvlsi/LeeLVZL05,
  title = {A hardware Gaussian noise generator using the Wallace method},
  pages = {911-920},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853615},
  author = {Dong-U Lee and Wayne Luk and John D. Villasenor and Guanglie Zhang and Philip Heng Wai Leong}
}
@article{journals/tvlsi/Schafer16,
  title = {Source Code Error Detection in High-Level Synthesis Functional Verification},
  pages = {301-312},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2397036},
  author = {Benjamin Carrión Schäfer}
}
@article{journals/tvlsi/BenkridLB09,
  title = {A Highly Parameterized and Efficient FPGA-Based Skeleton for Pairwise Biological Sequence Alignment},
  pages = {561-570},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2005314},
  author = {Khaled Benkrid and Ying Liu and Abdsamad Benkrid}
}
@article{journals/tvlsi/KoseSF11,
  title = {Shielding Methodologies in the Presence of Power/Ground Noise},
  pages = {1458-1468},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2054119},
  author = {Selçuk Köse and Emre Salman and Eby G. Friedman}
}
@article{journals/tvlsi/Fadavi-Ardekani93,
  title = {M×N Booth encoded multiplier generator using optimized Wallace trees},
  pages = {120-125},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238424},
  author = {Jalil Fadavi-Ardekani}
}
@article{journals/tvlsi/NeilL14,
  title = {Minitaur, an Event-Driven FPGA-Based Spiking Network Accelerator},
  pages = {2621-2628},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2294916},
  author = {Daniel Neil and Shih-Chii Liu}
}
@article{journals/tvlsi/CenturelliGGMMPST05,
  title = {A 10-Gb/s CMU/CDR chip-set in SiGe BiCMOS commercial technology with multistandard capability},
  pages = {191-200},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840784},
  author = {Francesco Centurelli and A. Golfarelli and J. Guinea and L. Masini and D. Morigi and Massimo Pozzoni and Giuseppe Scotti and Alessandro Trifiletti}
}
@article{journals/tvlsi/LiLW08,
  title = {Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing Analysis of VA/MAP Kernel},
  pages = {1358-1371},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2000514},
  author = {Fan-Min Li and Cheng-Hung Lin and An-Yeu Wu}
}
@article{journals/tvlsi/JoshiK15,
  title = {Corrections to "Super Fast Physics-Based Methodology for Accurate Memory Yield Prediction"},
  pages = {1380},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2015.2429293},
  author = {Rajiv V. Joshi and Rouwaida Kanj}
}
@article{journals/tvlsi/MahalingamBRCMP10,
  title = {A VLSI Architecture and Algorithm for Lucas-Kanade-Based Optical Flow Computation},
  pages = {29-38},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2006900},
  author = {Venkataraman Mahalingam and Koustav Bhattacharya and N. Ranganathan and Hari Chakravarthula and Robin R. Murphy and Kevin S. Pratt}
}
@article{journals/tvlsi/OlivieriST05,
  title = {A novel yield optimization technique for digital CMOS circuits design by means of process parameters run-time estimation and body bias active control},
  pages = {630-638},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844290},
  author = {Mauro Olivieri and Giuseppe Scotti and Alessandro Trifiletti}
}
@article{journals/tvlsi/KumarV12,
  title = {Formal Performance Analysis for Faulty MIMO Hardware},
  pages = {1914-1918},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2164103},
  author = {J. A. Kumar and S. Vasudevan}
}
@article{journals/tvlsi/MohanramT04,
  title = {Lowering power consumption in concurrent checkers via input ordering},
  pages = {1234-1243},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836318},
  author = {Kartik Mohanram and Nur A. Touba}
}
@article{journals/tvlsi/BaekS06,
  title = {New degree computationless modified euclid algorithm and architecture for Reed-Solomon decoder},
  pages = {915-920},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878484},
  author = {Jae Hyun Baek and Myung Hoon Sunwoo}
}
@article{journals/tvlsi/MuhammadR02,
  title = {Reduced computational redundancy implementation of DSP algorithms using computation sharing vector scaling},
  pages = {292-300},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043332},
  author = {Khurram Muhammad and Kaushik Roy}
}
@article{journals/tvlsi/GuptaH16,
  title = {A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits},
  pages = {218-222},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2398117},
  author = {Mohit Kumar Gupta and Mohd Hasan}
}
@article{journals/tvlsi/LiLHC14,
  title = {A Fast Locking-in and Low Jitter PLLWith a Process-Immune Locking-in Monitor},
  pages = {2216-2220},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2285977},
  author = {Chung-Yi Li and Chung-Len Lee and Ming-Hong Hu and Hwai-Pwu Chou}
}
@article{journals/tvlsi/Touba02,
  title = {Circular BIST with state skipping},
  pages = {668-672},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801564},
  author = {Nur A. Touba}
}
@article{journals/tvlsi/ZhaoS15,
  title = {Parallel Stimulus Generation Based on Model Checking for Coherence Protocol Verification},
  pages = {3124-3128},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2384040},
  author = {Kang Zhao and Wenbo Shen}
}
@article{journals/tvlsi/LinHJC07,
  title = {Optimization of Pattern Matching Circuits for Regular Expression on FPGA},
  pages = {1303-1310},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.909801},
  author = {Cheng-Hung Lin and Chih-Tsun Huang and Chang-Ping Jiang and Shih-Chieh Chang}
}
@article{journals/tvlsi/SunHYXL15,
  title = {A Ripple Control Dual-Mode Single-Inductor Dual-Output Buck Converter With Fast Transient Response},
  pages = {107-117},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2299873},
  author = {Weifeng Sun and Caixia Han and Miao Yang and Shen Xu and Shengli Lu}
}
@article{journals/tvlsi/LiQJZFL15,
  title = {Aurora: A Cross-Layer Solution for Thermally Resilient Photonic Network-on-Chip},
  pages = {170-183},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2300477},
  author = {Zhongqi Li and Amer Qouneh and Madhura Joshi and Wangyuan Zhang and Xin Fu and Tao Li}
}
@article{journals/tvlsi/VenkataramanFHL10,
  title = {Combinatorial Algorithms for Fast Clock Mesh Optimization},
  pages = {131-141},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2007737},
  author = {Ganesh Venkataraman and Zhuo Feng and Jiang Hu and Peng Li}
}
@article{journals/tvlsi/YuDJMY05,
  title = {Design of a low power wide-band high resolution programmable frequency divider},
  pages = {1098-1103},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857153},
  author = {Xiaopeng Yu and Manh Anh Do and Lin Jia and Jianguo Ma and Kiat Seng Yeo}
}
@article{journals/tvlsi/PerriCC03,
  title = {A high-speed energy-efficient 64-bit reconfigurable binary adder},
  pages = {939-943},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817109},
  author = {Stefania Perri and Pasquale Corsonello and Giuseppe Cocorullo}
}
@article{journals/tvlsi/KunduCSK15,
  title = {Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment},
  pages = {1185-1195},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2333691},
  author = {Subhadip Kundu and Santanu Chattopadhyay and Indranil Sengupta and Rohit Kapur}
}
@article{journals/tvlsi/KellerHM14,
  title = {A Compact Transregional Model for Digital CMOS Circuits Operating Near Threshold},
  pages = {2041-2053},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2282316},
  author = {Sean Keller and David Money Harris and Alain J. Martin}
}
@article{journals/tvlsi/SinanogluS09,
  title = {Scan Chain Hold-Time Violations: Can They be Tolerated?},
  pages = {815-826},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2013984},
  author = {Ozgur Sinanoglu and Philip Schremmer}
}
@article{journals/tvlsi/HabibPS10,
  title = {Design Space Exploration of Hard-Decision Viterbi Decoding: Algorithm and VLSI Implementation},
  pages = {794-807},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2017024},
  author = {Irfan Habib and Özgün Paker and Sergei Sawitzki}
}
@article{journals/tvlsi/BaoAEP12,
  title = {Temperature-Aware Idle Time Distribution for Leakage Energy Optimization},
  pages = {1187-1200},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2157542},
  author = {Min Bao and Alexandru Andrei and Petru Eles and Zebo Peng}
}
@article{journals/tvlsi/LiZY11,
  title = {A 1.2-V Piecewise Curvature-Corrected Bandgap Reference in 0.5 μ m CMOS Process},
  pages = {1118-1122},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2045519},
  author = {J.-H. Li and X.-B. Zhang and M.-Y. Yu}
}
@article{journals/tvlsi/HalakY10,
  title = {Throughput Optimization for Area-Constrained Links With Crosstalk Avoidance Methods},
  pages = {1016-1019},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017915},
  author = {Basel Halak and Alexandre Yakovlev}
}
@article{journals/tvlsi/CantoMCLI01,
  title = {A temporal bipartitioning algorithm for dynamically reconfigurable FPGAs},
  pages = {210-218},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920836},
  author = {E. Cantó and Juan Manuel Moreno and Joan Cabestany and I. Lacadena and Josep Maria Insenser}
}
@article{journals/tvlsi/LeeK12,
  title = {Analyzing Potential Throughput Improvement of Power- and Thermal-Constrained Multicore Processors by Exploiting DVFS and PCPG},
  pages = {225-235},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2092795},
  author = {Jungseob Lee and Nam Sung Kim}
}
@article{journals/tvlsi/YangPSWYJ15,
  title = {Single-Ended 9T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Read Performance in 22-nm FinFET Technology},
  pages = {2748-2752},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2367234},
  author = {Younghwi Yang and Juhyun Park and Seung Chul Song and Joseph Wang and Geoffrey Yeap and Seong-Ook Jung}
}
@article{journals/tvlsi/FummiSS98,
  title = {Automatic generation of error control codes for computer applications},
  pages = {502-506},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711322},
  author = {Franco Fummi and Donatella Sciuto and Cristina Silvano}
}
@article{journals/tvlsi/ZhuoCLCV09,
  title = {Maximizing the Lifetime of Embedded Systems Powered by Fuel Cell-Battery Hybrids},
  pages = {22-32},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2008432},
  author = {Jianli Zhuo and Chaitali Chakrabarti and Kyungsoo Lee and Naehyuck Chang and Sarma B. K. Vrudhula}
}
@article{journals/tvlsi/OhH15,
  title = {A 110-nm CMOS 0.7-V Input Transient-Enhanced Digital Low-Dropout Regulator With 99.98% Current Efficiency at 80-mA Load},
  pages = {1281-1286},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2333755},
  author = {Tak-Jun Oh and In-Chul Hwang}
}
@article{journals/tvlsi/MoreinisMWK06,
  title = {Logic Gates as Repeaters (LGR) for Area-Efficient Timing Optimization},
  pages = {1276-1281},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886400},
  author = {Michael Moreinis and Arkadiy Morgenshtein and Israel A. Wagner and Avinoam Kolodny}
}
@article{journals/tvlsi/AlbanoCCI15,
  title = {A Sub-kT/q Voltage Reference Operating at 150 mV},
  pages = {1547-1551},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2340576},
  author = {Domenico Albano and Felice Crupi and Francesca Cucchi and Giuseppe Iannaccone}
}
@article{journals/tvlsi/LiuLNO13,
  title = {VLSI Implementation of a Soft-Output Signal Detector for Multimode Adaptive Multiple-Input Multiple-Output Systems},
  pages = {2262-2273},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2231706},
  author = {Liang Liu and Johan Löfgren and Peter Nilsson and Viktor Öwall}
}
@article{journals/tvlsi/AnaneBIAS08,
  title = {Higher Radix and Redundancy Factor for Floating Point SRT Division},
  pages = {774-779},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000363},
  author = {Mohamed Anane and Hamid Bessalah and Mohamed Issad and Nadjia Anane and Hassen Salhi}
}
@article{journals/tvlsi/WangLYZCYW14,
  title = {On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time},
  pages = {983-994},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2263155},
  author = {Yansheng Wang and Leibo Liu and Shouyi Yin and Min Zhu and Peng Cao and Jun Yang and Shaojun Wei}
}
@article{journals/tvlsi/PurohitM12,
  title = {Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance},
  pages = {1327-1331},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2157543},
  author = {Sohan Purohit and Martin Margala}
}
@article{journals/tvlsi/YangVN12,
  title = {Automating Data Analysis and Acquisition Setup in a Silicon Debug Environment},
  pages = {1118-1131},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2142407},
  author = {Yu-Shen Yang and Andreas G. Veneris and Nicola Nicolici}
}
@article{journals/tvlsi/YanTZCS12,
  title = {Decentralized and Passive Model Order Reduction of Linear Networks With Massive Ports},
  pages = {865-877},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2126612},
  author = {Boyuan Yan and Sheldon X.-D. Tan and Lingfei Zhou and Jie Chen 0005 and Ruijing Shen}
}
@article{journals/tvlsi/ElgebalyS07,
  title = {Variation-Aware Adaptive Voltage Scaling System},
  pages = {560-571},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.896909},
  author = {Mohamed Elgebaly and Manoj Sachdev}
}
@article{journals/tvlsi/BeniniBM00,
  title = {A survey of design techniques for system-level dynamic power management},
  pages = {299-316},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845896},
  author = {Luca Benini and Alessandro Bogliolo and Giovanni De Micheli}
}
@article{journals/tvlsi/Koranne03,
  title = {Design of reconfigurable access wrappers for embedded core based SoC test},
  pages = {955-960},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817128},
  author = {Sandeep Koranne}
}
@article{journals/tvlsi/JasionowskiLM07,
  title = {A Processor-In-Memory Architecture for Multimedia Compression},
  pages = {478-483},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.893672},
  author = {Brandon J. Jasionowski and Michelle K. Lay and Martin Margala}
}
@article{journals/tvlsi/WangHEW14,
  title = {VLSI Design of a Large-Number Multiplier for Fully Homomorphic Encryption},
  pages = {1879-1887},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2281786},
  author = {Wei Wang 0053 and Xinming Huang and Niall Emmart and Charles C. Weems}
}
@article{journals/tvlsi/NavarroN02,
  title = {Extended TSPC structures with double input/output data throughput for gigahertz CMOS circuit design},
  pages = {301-308},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043333},
  author = {João Navarro Jr. and Wilhelmus A. M. Van Noije}
}
@article{journals/tvlsi/BhavnagarwalaABM00,
  title = {A minimum total power methodology for projecting limits on CMOS GSI},
  pages = {235-251},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845891},
  author = {Azeez J. Bhavnagarwala and Blanca Austin and Keith A. Bowman and James D. Meindl}
}
@article{journals/tvlsi/HouZ15,
  title = {Bayesian Prediction-Based Energy-Saving Algorithm for Embedded Intelligent Terminal},
  pages = {2902-2912},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2385791},
  author = {Chen Hou and Qianchuan Zhao}
}
@article{journals/tvlsi/KiddDNOR11,
  title = {High Productivity Circuit Methodology for a Semi-Custom Embedded Processor},
  pages = {2339-2342},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2081693},
  author = {David Kidd and Keven Dunn and Steve Nishimoto and Lief O'Donnell and D. Rodriguez}
}
@article{journals/tvlsi/ChangL08,
  title = {Hybrid-Type CAM Design for Both Power and Performance Efficiency},
  pages = {965-974},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000595},
  author = {Yen-Jen Chang and Yuan-Hong Liao}
}
@article{journals/tvlsi/OklobdzijaV95,
  title = {Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology},
  pages = {292-301},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386228},
  author = {Vojin G. Oklobdzija and David Villeger}
}
@article{journals/tvlsi/KimKMR05,
  title = {A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations},
  pages = {349-357},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842903},
  author = {Chris H. Kim and Jae-Joon Kim and Saibal Mukhopadhyay and Kaushik Roy}
}
@article{journals/tvlsi/PalNBK16,
  title = {Placement-Based Nonlinearity Reduction Technique for Differential Current-Steering DAC},
  pages = {233-242},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2399971},
  author = {Neelanjana Pal and Prajit Nandi and Riju Biswas and Ashvinkumar G. Katakwar}
}
@article{journals/tvlsi/KrishnamurthyC97,
  title = {Exploring the design space of mixed swing quadrail for low-power digital circuits},
  pages = {388-400},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645065},
  author = {Ram K. Krishnamurthy and L. Richard Carley}
}
@article{journals/tvlsi/JafarzadehPKA14,
  title = {Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip},
  pages = {675-685},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2251020},
  author = {Nima Jafarzadeh and Maurizio Palesi and Ahmad Khademzadeh and Ali Afzali-Kusha}
}
@article{journals/tvlsi/BeniniCMMPS01,
  title = {Discrete-time battery models for system-level low-power design},
  pages = {630-640},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953497},
  author = {Luca Benini and Giuliano Castelli and Alberto Macii and Enrico Macii and Massimo Poncino and Riccardo Scarsi}
}
@article{journals/tvlsi/SabryBAV97,
  title = {Realistic and efficient simulation of electro-thermal effects in VLSI circuits},
  pages = {283-289},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.609871},
  author = {M.-N. Sabry and A. Bontemps and V. Aubert and R. Vahrmann}
}
@article{journals/tvlsi/HungSKCY04,
  title = {Routability checking for three-dimensional architectures},
  pages = {1371-1374},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837999},
  author = {William N. N. Hung and Xiaoyu Song and T. Kam and Lerong Cheng and Guowu Yang}
}
@article{journals/tvlsi/ZhangWGC12,
  title = {Physical-Defect Modeling and Optimization for Fault-Insertion Test},
  pages = {723-736},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2114681},
  author = {Zhaobo Zhang and Zhanglei Wang and Xinli Gu and Krishnendu Chakrabarty}
}
@article{journals/tvlsi/SabenaRS14,
  title = {On the Automatic Generation of Optimized Software-Based Self-Test Programs for VLIW Processors},
  pages = {813-823},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2252636},
  author = {Davide Sabena and Matteo Sonza Reorda and Luca Sterpone}
}
@article{journals/tvlsi/NolletAEVC08,
  title = {Run-Time Management of a MPSoC Containing FPGA Fabric Tiles},
  pages = {24-33},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912097},
  author = {Vincent Nollet and Prabhat Avasare and Hendrik Eeckhaut and Diederik Verkest and Henk Corporaal}
}
@article{journals/tvlsi/OgrasMMJ09,
  title = {Design and Management of Voltage-Frequency Island Partitioned Networks-on-Chip},
  pages = {330-341},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011229},
  author = {Ümit Y. Ogras and Radu Marculescu and Diana Marculescu and Eun-Gu Jung}
}
@article{journals/tvlsi/Popa08,
  title = {Improved Accuracy Pseudo-Exponential Function Generator With Applications in Analog Signal Processing},
  pages = {318-321},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.915495},
  author = {C. Popa}
}
@article{journals/tvlsi/EjniouiR03,
  title = {Multiterminal net routing for partial crossbar-based multi-FPGA systems},
  pages = {71-78},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800523},
  author = {Abdel Ejnioui and N. Ranganathan}
}
@article{journals/tvlsi/KaruriCCKHLMA08,
  title = {A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors},
  pages = {1281-1294},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2002685},
  author = {Kingshuk Karuri and Anupam Chattopadhyay and Xiaolin Chen and David Kammler and Ling Hao and Rainer Leupers and Heinrich Meyr and Gerd Ascheid}
}
@article{journals/tvlsi/MaksimovicONC00,
  title = {Clocked CMOS adiabatic logic with integrated single-phase power-clock supply},
  pages = {460-463},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863629},
  author = {Dragan Maksimovic and Vojin G. Oklobdzija and Borivoje Nikolic and K. Wayne Current}
}
@article{journals/tvlsi/LiuWDYWHW15,
  title = {A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures},
  pages = {2566-2580},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2367108},
  author = {Leibo Liu and Chen Wu and Chenchen Deng and Shouyi Yin and Qinghua Wu and Jie Han and Shaojun Wei}
}
@article{journals/tvlsi/ChungWFLCL15,
  title = {Efficient Hardware Architecture of ηT Pairing Accelerator Over Characteristic Three},
  pages = {88-97},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2303489},
  author = {Szu-Chi Chung and Jing-Yu Wu and Hsing-Ping Fu and Jen-Wei Lee and Hsie-Chia Chang and Chen-Yi Lee}
}
@article{journals/tvlsi/ZhangYZLHLL15,
  title = {A Multiphase DLL With a Novel Fast-Locking Fine-Code Time-to-Digital Converter},
  pages = {2680-2684},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2369460},
  author = {Dandan Zhang and Hai-Gang Yang and Wen-rui Zhu and Wei Li and Zhihong Huang and Lin Li and Tianyi Li}
}
@article{journals/tvlsi/ChoP08,
  title = {Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs},
  pages = {1713-1717},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001734},
  author = {Minsik Cho and David Z. Pan}
}
@article{journals/tvlsi/HongKK15,
  title = {Exploiting Same Tag Bits to Improve the Reliability of the Cache Memories},
  pages = {254-265},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2303856},
  author = {Jeongkyu Hong and Jesung Kim and Soontae Kim}
}
@article{journals/tvlsi/KolodnyP09,
  title = {Special Section on International Symposium on Networks-on-Chip (NOCS)},
  pages = {317-318},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2012524},
  author = {Avinoam Kolodny and Li-Shiuan Peh}
}
@article{journals/tvlsi/BasuM13,
  title = {RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation},
  pages = {605-613},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2192457},
  author = {Kanad Basu and Prabhat Mishra}
}
@article{journals/tvlsi/WangLLSZCSHY14,
  title = {PaCC: A Parallel Compare and Compress Codec for Area Reduction in Nonvolatile Processors},
  pages = {1491-1505},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2275740},
  author = {Yiqun Wang and Yongpan Liu and Shuangchen Li and Xiao Sheng and Daming Zhang and Mei-Fang Chiang and Baiko Sai and Xiaobo Sharon Hu and Huazhong Yang}
}
@article{journals/tvlsi/KongP09,
  title = {Fast Scaling in the Residue Number System},
  pages = {443-447},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2004550},
  author = {Yinan Kong and Braden Phillips}
}
@article{journals/tvlsi/YeXWZWNWL13,
  title = {System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip},
  pages = {292-305},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2185524},
  author = {Yaoyao Ye and Jiang Xu and Xiaowen Wu and Wei Zhang 0012 and Xuan Wang and Mahdi Nikdast and Zhehui Wang and Weichen Liu}
}
@article{journals/tvlsi/Pomeranz13e,
  title = {On Test Compaction of Broadside and Skewed-Load Test Cubes},
  pages = {1705-1714},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2217360},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/MeningerMACL01,
  title = {Vibration-to-electric energy conversion},
  pages = {64-76},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920820},
  author = {Scott Meninger and Jose Oscar Mur-Miranda and Rajeevan Amirtharajah and Anantha Chandrakasan and Jeffrey H. Lang}
}
@article{journals/tvlsi/HsiehCHL11,
  title = {Experimental 5-GHz RF Frontends for Ultra-Low-Voltage and Ultra-Low-Power Operations},
  pages = {705-709},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2037885},
  author = {Hsieh-Hung Hsieh and Huan-Sheng Chen and Ping-Hsi Hung and Liang-Hung Lu}
}
@article{journals/tvlsi/WuH01,
  title = {Efficient exponentiation using weakly dual basis},
  pages = {874-879},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974900},
  author = {Huapeng Wu and M. Anwar Hasan}
}
@article{journals/tvlsi/MasselosMSG99,
  title = {Novel techniques for bus power consumption reduction in realizations of sum-of-product computation},
  pages = {492-497},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.805757},
  author = {Kostas Masselos and Panagiotis Merakos and Thanos Stouraitis and Constantinos E. Goutis}
}
@article{journals/tvlsi/AziziKDN07,
  title = {Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling},
  pages = {746-757},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899226},
  author = {Navid Azizi and Muhammad M. Khellah and Vivek De and Farid N. Najm}
}
@article{journals/tvlsi/PasandiF15,
  title = {A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations},
  pages = {2438-2446},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2377518},
  author = {Ghasem Pasandi and Sied Mehdi Fakhraie}
}
@article{journals/tvlsi/PassosS98,
  title = {Scheduling of uniform multidimensional systems under resource constraints},
  pages = {719-730},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736145},
  author = {Nelson L. Passos and Edwin Hsing-Mean Sha}
}
@article{journals/tvlsi/Lin01,
  title = {Reconfigurable parallel inner product processor architectures},
  pages = {261-272},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924037},
  author = {Rong Lin}
}
@article{journals/tvlsi/NiitsuSKOIIK11,
  title = {Analysis and Techniques for Mitigating Interference From Power/Signal Lines and to SRAM Circuits in CMOS Inductive-Coupling Link for Low-Power 3-D System Integration},
  pages = {1902-1907},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2056711},
  author = {Kiichi Niitsu and Yasufumi Sugimori and Yoshinori Kohama and Kenichi Osada and Naohiko Irie and Hiroki Ishikuro and Tadahiro Kuroda}
}
@article{journals/tvlsi/ChengGXXHS12,
  title = {Fourier Series Approximation for Max Operation in Non-Gaussian and Quadratic Statistical Static Timing Analysis},
  pages = {1383-1391},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2157843},
  author = {Lerong Cheng and Fang Gong and Wenyao Xu and Jinjun Xiong and Lei He and Majid Sarrafzadeh}
}
@article{journals/tvlsi/FavalliM96,
  title = {Sensing circuit for on-line detection of delay faults},
  pages = {130-133},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486086},
  author = {Michele Favalli and Cecilia Metra}
}
@article{journals/tvlsi/MukhopadhyayNCAKR03,
  title = {Gate leakage reduction for scaled devices using transistor stacking},
  pages = {716-730},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816145},
  author = {Saibal Mukhopadhyay and Cassondra Neau and R. T. Cakici and Amit Agarwal and Chris H. Kim and Kaushik Roy}
}
@article{journals/tvlsi/DimitrakopoulosMGN07,
  title = {Sorter Based Permutation Units for Media-Enhanced Microprocessors},
  pages = {711-715},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898750},
  author = {Giorgos Dimitrakopoulos and Christos Mavrokefalidis and Costas Galanopoulos and Dimitris Nikolos}
}
@article{journals/tvlsi/Pomeranz12a,
  title = {Multi-Pattern $n$-Detection Stuck-At Test Sets for Delay Defect Coverage},
  pages = {1156-1160},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2144627},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/LiZLNZ13,
  title = {Near-Field Communication Transceiver System Modeling and Analysis Using SystemC/SystemC-AMS With the Consideration of Noise Issues},
  pages = {2250-2261},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2231443},
  author = {Wei Li and Dian Zhou and Minghua Li and Binh P. Nguyen and Xuan Zeng}
}
@article{journals/tvlsi/MostafaAE11b,
  title = {A Bias-Dependent Model for the Impact of Process Variations on the SRAM Soft Error Immunity},
  pages = {2130-2134},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2068317},
  author = {Hassan Mostafa and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/tvlsi/Gebotys94,
  title = {An optimization approach to the synthesis of multichip architectures},
  pages = {11-20},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273145},
  author = {Catherine H. Gebotys}
}
@article{journals/tvlsi/TessierJMNXB05,
  title = {An energy-aware active smart card},
  pages = {1190-1199},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859471},
  author = {Russell Tessier and David Jasinski and Atul Maheshwari and Aiyappan Natarajan and Weifeng Xu and Wayne P. Burleson}
}
@article{journals/tvlsi/MiettinenHRV13,
  title = {Sparsification of Dense Capacitive Coupling of Interconnect Models},
  pages = {1955-1959},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2227284},
  author = {Pekka Miettinen and Mikko Honkala and Janne Roos and Martti Valtonen}
}
@article{journals/tvlsi/IyerA96,
  title = {FIRE: a fault-independent combinational redundancy identification algorithm},
  pages = {295-301},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502203},
  author = {Mahesh A. Iyer and Miron Abramovici}
}
@article{journals/tvlsi/JigangSS05,
  title = {Efficient reconfigurable techniques for VLSI arrays with 6-port switches},
  pages = {976-979},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853603},
  author = {Wu Jigang and Thambipillai Srikanthan and Heiko Schröder}
}
@article{journals/tvlsi/KumarAJZL14,
  title = {System Level Methodology for Interconnect Aware and Temperature Constrained Power Management of 3-D MP-SOCs},
  pages = {1606-1619},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2273003},
  author = {Sumeet S. Kumar and Arnica Aggarwal and Radhika Sanjeev Jagtap and Amir Zjajo and Rene van Leuken}
}
@article{journals/tvlsi/WuQPD98,
  title = {Cycle-accurate macro-models for RT-level power analysis},
  pages = {520-528},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736123},
  author = {Qing Wu and Qinru Qiu and Massoud Pedram and Chih-Shun Ding}
}
@article{journals/tvlsi/KucukcakarP95,
  title = {A methodology and design tools to support system-level VLSI design},
  pages = {355-369},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.406994},
  author = {Kayhan Küçükçakar and Alice C. Parker}
}
@article{journals/tvlsi/HealyL12,
  title = {Distributed TSV Topology for 3-D Power-Supply Networks},
  pages = {2066-2079},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2167359},
  author = {Michael B. Healy and Sung Kyu Lim}
}
@article{journals/tvlsi/QuinnellSL08,
  title = {Bridge Floating-Point Fused Multiply-Add Design},
  pages = {1727-1731},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001944},
  author = {Eric Quinnell and Earl E. Swartzlander Jr. and Carl Lemonds}
}
@article{journals/tvlsi/HungW13,
  title = {Scalable Signal Selection for Post-Silicon Debug},
  pages = {1103-1115},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2202409},
  author = {Eddie Hung and Steven J. E. Wilton}
}
@article{journals/tvlsi/NgA97,
  title = {CMOS current steering logic for low-voltage mixed-signal integrated circuits},
  pages = {301-308},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.609873},
  author = {Hiok-Tiaq Ng and David J. Allstot}
}
@article{journals/tvlsi/LinLH05,
  title = {Circuits and architectures for field programmable gate array with configurable supply voltage},
  pages = {1035-1047},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857180},
  author = {Yan Lin and Fei Li and Lei He}
}
@article{journals/tvlsi/KookCC13,
  title = {Low-Resolution DAC-Driven Linearity Testing of Higher Resolution ADCs Using Polynomial Fitting Measurements},
  pages = {454-464},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2190433},
  author = {Sehun Kook and Hyun Woo Choi and Abhijit Chatterjee}
}
@article{journals/tvlsi/MohantyR04,
  title = {A framework for energy and transient power reduction during behavioral synthesis},
  pages = {562-572},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827568},
  author = {Saraju P. Mohanty and Nagarajan Ranganathan}
}
@article{journals/tvlsi/MuraliAMCBMR07,
  title = {Synthesis of Predictable Networks-on-Chip-Based Interconnect Architectures for Chip Multiprocessors},
  pages = {869-880},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900742},
  author = {Srinivasan Murali and David Atienza and Paolo Meloni and Salvatore Carta and Luca Benini and Giovanni De Micheli and Luigi Raffo}
}
@article{journals/tvlsi/TangWEPBSHW06,
  title = {X-masking during logic BIST and its impact on defect coverage},
  pages = {193-202},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863742},
  author = {Yuyi Tang and Hans-Joachim Wunderlich and Piet Engelke and Ilia Polian and Bernd Becker and Jürgen Schlöffel and Friedrich Hapke and Michael Wittke}
}
@article{journals/tvlsi/KangS94,
  title = {The simulation automation system (SAS); concepts, implementation, and results},
  pages = {89-99},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273154},
  author = {Sungho Kang and Stephen A. Szygenda}
}
@article{journals/tvlsi/YiYISKF12,
  title = {A Failure Prediction Strategy for Transistor Aging},
  pages = {1951-1959},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2165304},
  author = {Hyunbean Yi and Tomokazu Yoneda and Michiko Inoue and Yasuo Sato and Seiji Kajihara and Hideo Fujiwara}
}
@article{journals/tvlsi/StratigopoulosDSM10,
  title = {RF Specification Test Compaction Using Learning Machines},
  pages = {998-1002},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017196},
  author = {Haralampos-G. D. Stratigopoulos and Petros Drineas and Mustapha Slamani and Yiorgos Makris}
}
@article{journals/tvlsi/DhoriKR14,
  title = {Write Assist Circuit to Cater Reliability and Floating Bit Line Problem of Negative Bit Line Assist Technique for Single or Multiport Static Random Access Memory},
  pages = {2350-2356},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2288934},
  author = {Kedar Janardan Dhori and Vinay Kumar and Harsh Rawat}
}
@article{journals/tvlsi/FurberD96,
  title = {Four-phase micropipeline latch control circuits},
  pages = {247-253},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502196},
  author = {Stephen B. Furber and Paul Day}
}
@article{journals/tvlsi/YehLCHAL94,
  title = {Block-oriented programmable design with switching network interconnect},
  pages = {45-53},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273149},
  author = {Chingwei Yeh and Lung-Tien Liu and Chung-Kuan Cheng and T. C. Hu and S. Ahmed and M. Liddel}
}
@article{journals/tvlsi/MarB95,
  title = {A design system for on-chip oversampling A/D interfaces},
  pages = {345-354},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.406993},
  author = {M. F. Mar and Robert W. Brodersen}
}
@article{journals/tvlsi/NedovicO05,
  title = {Dual-edge triggered storage elements and clocking strategy for low-power systems},
  pages = {577-590},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844302},
  author = {Nikola Nedovic and Vojin G. Oklobdzija}
}
@article{journals/tvlsi/ParkOKWW13,
  title = {Impact of III-V and Ge Devices on Circuit Performance},
  pages = {1189-1200},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2210450},
  author = {Jeongha Park and Saeroonter Oh and Soyoung Kim and H.-S. Philip Wong and S. Simon Wong}
}
@article{journals/tvlsi/KimCYBPJC11,
  title = {An 8M Polygons/s 3-D Graphics SoC With Full Hardware Geometric and Rendering Engine for Mobile Applications},
  pages = {1490-1495},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2051568},
  author = {Jeonghun Kim and Hanjun Choi and Sungyeal Yoon and Taesik Bang and Jongchan Park and Chaehyun Jung and Jason Cong}
}
@article{journals/tvlsi/Serrano-GotarredonaL96,
  title = {A real-time clustering microchip neural engine},
  pages = {195-209},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502192},
  author = {Teresa Serrano-Gotarredona and Bernabé Linares-Barranco}
}
@article{journals/tvlsi/ChiuL12,
  title = {A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores},
  pages = {126-134},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2089071},
  author = {Geng-Ming Chiu and James Chien-Mo Li}
}
@article{journals/tvlsi/KimAL13,
  title = {Study of Through-Silicon-Via Impact on the 3-D Stacked IC Layout},
  pages = {862-874},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2201760},
  author = {Dae Hyun Kim and Krit Athikulwongse and Sung Kyu Lim}
}
@article{journals/tvlsi/GajskiVNG98,
  title = {SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design},
  pages = {84-100},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661251},
  author = {Daniel D. Gajski and Frank Vahid and Sanjiv Narayan and Jie Gong}
}
@article{journals/tvlsi/LiNGSR10,
  title = {Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective},
  pages = {1710-1723},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2027907},
  author = {Jing Li and Patrick Ndai and Ashish Goel and Sayeef S. Salahuddin and Kaushik Roy}
}
@article{journals/tvlsi/MiyamotoHAS11,
  title = {Systematic Design of RSA Processors Based on High-Radix Montgomery Multipliers},
  pages = {1136-1146},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2049037},
  author = {Atsushi Miyamoto and Naofumi Homma and Takafumi Aoki and Akashi Satoh}
}
@article{journals/tvlsi/AshrafM16,
  title = {A Thermal Energy Harvesting Power Supply With an Internal Startup Circuit for Pacemakers},
  pages = {26-37},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2391442},
  author = {Mohammadreza Ashraf and Nasser Masoumi}
}
@article{journals/tvlsi/ChiuHLWHLCKH13,
  title = {Low Propagation Delay Load-Balanced 4 $\, \times\, $4 Switch Fabric IC in 0.13-$\mu\rm m$ CMOS Technology},
  pages = {1481-1495},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2212618},
  author = {Ching-Te Chiu and Yu-Hao Hsu and Wei-Chih Lai and Jen-Ming Wu and Shawn S. H. Hsu and Yang-Syu Lin and Fanta Chen and Min-Sheng Kao and Yarsun Hsu}
}
@article{journals/tvlsi/LubaszewskiMKNC00,
  title = {Design of self-checking fully differential circuits and boards},
  pages = {113-128},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831432},
  author = {Marcelo Lubaszewski and Salvador Mir and Vladimir Kolarik and C. Nielsen and Bernard Courtois}
}
@article{journals/tvlsi/ChenY94,
  title = {Automated synthesis of pseudo-exhaustive test generator in VLSI BIST design},
  pages = {273-291},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311637},
  author = {Chien-In Henry Chen and Joel T. Yuen}
}
@article{journals/tvlsi/FujiiNMTWFI98,
  title = {A 150 mW 8: 1 MUX and a 170 mW 1: 8 DEMUX for 2.4 gb/s optical-fiber communication systems using n-AlGaAs/i-InGaAs HJFET's},
  pages = {43-46},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661244},
  author = {M. Fujii and K. Numata and Tadashi Maeda and M. Tokushima and S. Wada and Muneo Fukaishi and M. Ishikawa}
}
@article{journals/tvlsi/KimK04,
  title = {A new maximal diagnosis algorithm for interconnect test},
  pages = {532-537},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  author = {YongJoon Kim and Hyun-Don Kim and Sungho Kang}
}
@article{journals/tvlsi/OgrasM06,
  title = {"It's a small world after all": NoC performance optimization via long-range link insertion},
  pages = {693-706},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878263},
  author = {Ümit Y. Ogras and Radu Marculescu}
}
@article{journals/tvlsi/ChenY15,
  title = {CMOS Transimpedance Amplifier for Visible Light Communications},
  pages = {2738-2742},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2365462},
  author = {Roger Yubtzuan Chen and Zong-Yi Yang}
}
@article{journals/tvlsi/YehW12,
  title = {Power-Aware High-Level Synthesis With Clock Skew Management},
  pages = {167-171},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2091292},
  author = {Tung-Hua Yeh and Sying-Jyan Wang}
}
@article{journals/tvlsi/YoshiokaSSKI15,
  title = {An 8 bit 0.3-0.8 V 0.2-40 MS/s 2-bit/Step SAR ADC With Successively Activated Threshold Configuring Comparators in 40 nm CMOS},
  pages = {356-368},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2304733},
  author = {Kentaro Yoshioka and Akira Shikata and Ryota Sekimoto and Tadahiro Kuroda and Hiroki Ishikuro}
}
@article{journals/tvlsi/ChenJCL14,
  title = {A High-Throughput and Area-Efficient Video Transform Core With a Time Division Strategy},
  pages = {2268-2277},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2290136},
  author = {Yuan-Ho Chen and Ruei-Yuan Jou and Tsin-Yuan Chang and Chih-Wen Lu}
}
@article{journals/tvlsi/LinHFCS15,
  title = {Low-Complexity High-Throughput QR Decomposition Design for MIMO Systems},
  pages = {2342-2346},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2361906},
  author = {Jing-Shiun Lin and Yin-Tsung Hwang and Shih-Hao Fang and Po-Han Chu and Ming-Der Shieh}
}
@article{journals/tvlsi/DaylightAVCM04,
  title = {Memory-access-aware data structure transformations for embedded software with dynamic data accesses},
  pages = {269-280},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  author = {Edgar G. Daylight and David Atienza and Arnout Vandecappelle and Francky Catthoor and José M. Mendías}
}
@article{journals/tvlsi/JoshiCFASYS03,
  title = {PD/SOI SRAM performance in presence of gate-to-body tunneling current},
  pages = {1106-1113},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817552},
  author = {Rajiv V. Joshi and Ching-Te Chuang and S. K. H. Fung and Fari Assaderaghi and Melanie Sherony and I. Yang and Ghavam V. Shahidi}
}
@article{journals/tvlsi/KimLK13,
  title = {366-kS/s 1.09-nJ 0.0013-$\rm mm^2$ Frequency-to-Digital Converter Based CMOS Temperature Sensor Utilizing Multiphase Clock},
  pages = {1950-1954},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2220389},
  author = {Kisoo Kim and Hokyu Lee and Chulwoo Kim}
}
@article{journals/tvlsi/Strauch11,
  title = {Multi-FPGA System With Unlimited and Self-Timed Wave-Pipelined Multiplexed Routing},
  pages = {1549-1558},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2055170},
  author = {Tobias Strauch}
}
@article{journals/tvlsi/BoseA98,
  title = {Concurrent fault simulation on message passing multicomputers},
  pages = {332-342},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678900},
  author = {Soumitra Bose and Prathima Agrawal}
}
@article{journals/tvlsi/ChenC08,
  title = {Configurable VLSI Architecture for Deblocking Filter in H.264/AVC},
  pages = {1072-1082},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000516},
  author = {Chung-Ming Chen and Chung-Ho Chen}
}
@article{journals/tvlsi/ChenO12,
  title = {Scan Power Reduction for Linear Test Compression Schemes Through Seed Selection},
  pages = {2170-2183},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2173509},
  author = {Mingjing Chen and Alex Orailoglu}
}
@article{journals/tvlsi/HanACR14,
  title = {Exploring High-Throughput Computing Paradigm for Global Routing},
  pages = {155-167},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2234489},
  author = {Yiding Han and Dean Michael Ancajas and Koushik Chakraborty and Sanghamitra Roy}
}
@article{journals/tvlsi/JiangJH01,
  title = {Unified functional decomposition via encoding for FPGA technology mapping},
  pages = {251-260},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924031},
  author = {Jie-Hong Roland Jiang and Jing-Yang Jou and Juinn-Dar Huang}
}
@article{journals/tvlsi/KimM10,
  title = {Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture},
  pages = {15-28},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2006846},
  author = {Yoonjin Kim and Rabi N. Mahapatra}
}
@article{journals/tvlsi/KulkarniR12,
  title = {Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design},
  pages = {319-332},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2100834},
  author = {Jaydeep P. Kulkarni and Kaushik Roy}
}
@article{journals/tvlsi/JoshiD05,
  title = {Wave-pipelined multiplexed (WPM) routing for gigascale integration (GSI)},
  pages = {899-910},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853611},
  author = {Ajay Joshi and Jeffrey A. Davis}
}
@article{journals/tvlsi/XuBY15,
  title = {Fast Sign Detection Algorithm for the RNS Moduli Set 2n+1-1, 2n-1, 2n},
  pages = {379-383},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2308014},
  author = {Minghe Xu and Zhenpeng Bian and Ruohe Yao}
}
@article{journals/tvlsi/LuL02,
  title = {A low-power high-speed class-AB buffer amplifier for flat-panel-display application},
  pages = {163-168},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994994},
  author = {Chih-Wen Lu and Chung-Len Lee}
}
@article{journals/tvlsi/MaseraMPVZ02,
  title = {Architectural strategies for low-power VLSI turbo decoders},
  pages = {279-285},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043330},
  author = {Guido Masera and M. Mazza and Gianluca Piccinini and F. Viglione and Maurizio Zamboni}
}
@article{journals/tvlsi/HassanAYSDZ11,
  title = {Full-Spectrum Spatial-Temporal Dynamic Thermal Analysis for Nanometer-Scale Integrated Circuits},
  pages = {2276-2289},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2076351},
  author = {Zyad Hassan and Nicholas Allec and Fan Yang and Li Shang and Robert P. Dick and Xuan Zeng}
}
@article{journals/tvlsi/SanyalGK12,
  title = {Test Pattern Generation for Multiple Aggressor Crosstalk Effects Considering Gate Leakage Loading in Presence of Gate Delays},
  pages = {424-436},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2011.2106169},
  author = {Alodeep Sanyal and Kunal P. Ganeshpure and Sandip Kundu}
}
@article{journals/tvlsi/SankaranK11,
  title = {Simultaneous Scheduling, Allocation, Binding, Re-Ordering, and Encoding for Crosstalk Pattern Minimization During High-Level Synthesis},
  pages = {217-226},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2031864},
  author = {Hariharan Sankaran and Srinivas Katkoori}
}
@article{journals/tvlsi/Nunez-YanezNHV12,
  title = {Cogeneration of Fast Motion Estimation Processors and Algorithms for Advanced Video Coding},
  pages = {437-448},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2010.2104166},
  author = {Jose Luis Nunez-Yanez and Atukem Nabina and Eddie Hung and George Vafiadis}
}
@article{journals/tvlsi/TsoumanisXZP16,
  title = {Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic},
  pages = {368-372},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2390974},
  author = {Kostas Tsoumanis and Sotirios Xydis and Georgios Zervakis and Kiamal Z. Pekmestzi}
}
@article{journals/tvlsi/NaroskaRS06,
  title = {Simultaneously optimizing crosstalk and power for instruction bus coupling capacitance using wire pairing},
  pages = {421-425},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.874373},
  author = {Edwin Naroska and Shanq-Jang Ruan and Uwe Schwiegelshohn}
}
@article{journals/tvlsi/SharmaBAXFM05,
  title = {Accurate Prediction of Substrate Parasitics in Heavily Doped CMOS Processes Using a Calibrated Boundary Element Solver},
  pages = {843-851},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850106},
  author = {Ajit Sharma and Patrick Birrer and Sasi Kumar Arunachalam and Chenggang Xu and Terri S. Fiez and Kartikeya Mayaram}
}
@article{journals/tvlsi/TehHFHIO06,
  title = {Conditional Data Mapping Flip-Flops for Low-Power and High-Performance Systems},
  pages = {1379-1383},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2006.887833},
  author = {Chen Kong Teh and Mototsugu Hamada and Tetsuya Fujita and Hiroyuki Hara and N. Ikumi and Yukihito Oowaki}
}
@article{journals/tvlsi/SmolyakovGGL13,
  title = {Fault-Tolerant Embedded-Memory Strategy for Baseband Signal Processing Systems},
  pages = {1299-1307},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2208208},
  author = {Vadim Smolyakov and P. Glenn Gulak and Timothy Gallagher and Curtis Ling}
}
@article{journals/tvlsi/GargM13,
  title = {Mitigating the Impact of Process Variation on the Performance of 3-D Integrated Circuits},
  pages = {1903-1914},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2226762},
  author = {Siddharth Garg and Diana Marculescu}
}
@article{journals/tvlsi/JangFB12,
  title = {Compact Expressions for Supply Noise Induced Period Jitter of Global Binary Clock Trees},
  pages = {66-79},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2089706},
  author = {Jinwook Jang and Olivier Franza and Wayne Burleson}
}
@article{journals/tvlsi/Dai013,
  title = {An Energy-Efficient L2 Cache Architecture Using Way Tag Information Under Write-Through Policy},
  pages = {102-112},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2181879},
  author = {Jianwei Dai and Lei Wang 0003}
}
@article{journals/tvlsi/DoCKY13,
  title = {A High Speed Low Power CAM With a Parity Bit and Power-Gated ML Sensing},
  pages = {151-156},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2178276},
  author = {Anh-Tuan Do and Shoushun Chen and Zhi-Hui Kong and Kiat Seng Yeo}
}
@article{journals/tvlsi/TodriKGBDV13,
  title = {A Study of Tapered 3-D TSVs for Power and Thermal Integrity},
  pages = {306-319},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2187081},
  author = {Aida Todri and Sandip Kundu and Patrick Girard and Alberto Bosio and Luigi Dilillo and Arnaud Virazel}
}
@article{journals/tvlsi/LinFGS10,
  title = {Architectural Enhancement and System Software Support for Program Code Integrity Monitoring in Application-Specific Instruction-Set Processors},
  pages = {1519-1532},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2009.2025765},
  author = {Hai Lin 0004 and Yunsi Fei and Xuan Guan and Zhijie Jerry Shi}
}
@article{journals/tvlsi/TiwariMW94,
  title = {Power analysis of embedded software: a first step towards software power minimization},
  pages = {437-445},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335012},
  author = {Vivek Tiwari and Sharad Malik and Andrew Wolfe}
}
@article{journals/tvlsi/ChangRL03,
  title = {Design and analysis of low-power cache using two-level filter scheme},
  pages = {568-580},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812292},
  author = {Yen-Jen Chang and Shanq-Jang Ruan and Feipei Lai}
}
@article{journals/tvlsi/RauwerdaHS08,
  title = {Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware},
  pages = {3-13},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912075},
  author = {Gerard K. Rauwerda and Paul M. Heysters and Gerard J. M. Smit}
}
@article{journals/tvlsi/ChenO14,
  title = {Examining Timing Path Robustness Under Wide-Bandwidth Power Supply Noise Through Multi-Functional-Cycle Delay Test},
  pages = {734-746},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2256810},
  author = {Mingjing Chen and Alex Orailoglu}
}
@article{journals/tvlsi/Lee15,
  title = {Power and Bandwidth Scalable 10-b 30-MS/s SAR ADC},
  pages = {1103-1110},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2331354},
  author = {Byung-Geun Lee}
}
@article{journals/tvlsi/LuJ08,
  title = {TDM Virtual-Circuit Configuration for Network-on-Chip},
  pages = {1021-1034},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000673},
  author = {Zhonghai Lu and Axel Jantsch}
}
@article{journals/tvlsi/GuoLWZ16,
  title = {Evaluation and Tradeoffs for Out-of-Order Execution on Reconfigurable Heterogeneous MPSoC},
  pages = {79-91},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2389893},
  author = {Qi Guo and Xi Li and Chao Wang and Xuehai Zhou}
}
@article{journals/tvlsi/ChenWCMY12,
  title = {Variation-Aware Supply Voltage Assignment for Simultaneous Power and Aging Optimization},
  pages = {2143-2147},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2168433},
  author = {Xiaoming Chen and Yu Wang 0002 and Yu Cao and Yuchun Ma and Huazhong Yang}
}
@article{journals/tvlsi/SalmanJFSH09,
  title = {Methodology for Efficient Substrate Noise Analysis in Large-Scale Mixed-Signal Circuits},
  pages = {1405-1418},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2003518},
  author = {Emre Salman and Renatas Jakushokas and Eby G. Friedman and Radu M. Secareanu and Olin L. Hartin}
}
@article{journals/tvlsi/ZhuLC06,
  title = {Study of energy and performance of space-time decoding systems in concatenation with turbo decoding},
  pages = {86-90},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863185},
  author = {Yuming Zhu and L. Li and Chaitali Chakrabarti}
}
@article{journals/tvlsi/JainJ12,
  title = {Accurate Current Estimation for Interconnect Reliability Analysis},
  pages = {1634-1644},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2160882},
  author = {Palkesh Jain and Ankit Jain}
}
@article{journals/tvlsi/MostafaAE11a,
  title = {A Novel Low Area Overhead Direct Adaptive Body Bias (D-ABB) Circuit for Die-to-Die and Within-Die Variations Compensation},
  pages = {1848-1860},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2060503},
  author = {Hassan Mostafa and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/tvlsi/ChangKKR11,
  title = {Robust Level Converter for Sub-Threshold/Super-Threshold Operation: 100 mV to 2.5 V},
  pages = {1429-1437},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2051240},
  author = {Ik Joon Chang and Jae-Joon Kim and Keejong Kim and Kaushik Roy}
}
@article{journals/tvlsi/MarzouqiASSS16,
  title = {A High-Speed FPGA Implementation of an RSD-Based ECC Processor},
  pages = {151-164},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2391274},
  author = {Hamad Marzouqi and Mahmoud Al-Qutayri and Khaled Salah and Dimitrios Schinianakis and Thanos Stouraitis}
}
@article{journals/tvlsi/ChandraLRD09,
  title = {Variation-Tolerant Dynamic Power Management at the System-Level},
  pages = {1220-1232},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2019803},
  author = {Saumya Chandra and Kanishka Lahiri and Anand Raghunathan and Sujit Dey}
}
@article{journals/tvlsi/DavisOSF09,
  title = {Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies},
  pages = {496-506},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2009352},
  author = {William Rhett Davis and Eun Chu Oh and Ambarish M. Sule and Paul D. Franzon}
}
@article{journals/tvlsi/Stroobandt02,
  title = {Guest editorial - system-level interconnect prediction},
  pages = {175-176},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.994996},
  author = {Dirk Stroobandt}
}
@article{journals/tvlsi/ShimSS04,
  title = {Reliable low-power digital signal processing via reduced precision redundancy},
  pages = {497-510},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  author = {Byonghyo Shim and Srinivasa R. Sridhara and Naresh R. Shanbhag}
}
@article{journals/tvlsi/SongHMCKC03,
  title = {Board-level multiterminal net assignment for the partial cross-bar architecture},
  pages = {511-514},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812322},
  author = {Xiaoyu Song and William N. N. Hung and Alan Mishchenko and Malgorzata Chrzanowska-Jeske and Andrew A. Kennings and Alan J. Coppola}
}
@article{journals/tvlsi/WangS03a,
  title = {Low-power MIMO signal processing},
  pages = {434-445},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812367},
  author = {Lei Wang 0003 and Naresh R. Shanbhag}
}
@article{journals/tvlsi/BensoCPZ08,
  title = {IEEE Standard 1500 Compliance Verification for Embedded Cores},
  pages = {397-407},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.917412},
  author = {Alfredo Benso and Stefano Di Carlo and Paolo Prinetto and Yervant Zorian}
}
@article{journals/tvlsi/GaylesKOI00,
  title = {The design of the MGAP-2: a micro-grained massively parallel array},
  pages = {709-716},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902265},
  author = {Eric Gayles and Thomas P. Kelliher and Robert Michael Owens and Mary Jane Irwin}
}
@article{journals/tvlsi/VoyiatzisGP05,
  title = {Accumulator-based test generation for robust sequential fault testing in DSP cores in near-optimal time},
  pages = {1079-1086},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857159},
  author = {Ioannis Voyiatzis and Dimitris Gizopoulos and Antonis M. Paschalis}
}
@article{journals/tvlsi/WangKL11,
  title = {High-Accuracy Fixed-Width Modified Booth Multipliers for Lossy Applications},
  pages = {52-60},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2032289},
  author = {Jiun-Ping Wang and Shiann-Rong Kuang and Shish-Chang Liang}
}
@article{journals/tvlsi/VenkataramanHL07,
  title = {Integrated Placement and Skew Optimization for Rotary Clocking},
  pages = {149-158},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.893577},
  author = {Ganesh Venkataraman and Jiang Hu and Frank Liu}
}
@article{journals/tvlsi/LiL13,
  title = {IEEE 1500 Compatible Multilevel Maximal Concurrent Interconnect Test},
  pages = {1333-1337},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2210451},
  author = {Katherine Shu-Min Li and Yi-Yu Liao}
}
@article{journals/tvlsi/PickerF95,
  title = {A VLSI priority packet queue with inheritance and overwrite},
  pages = {245-253},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386224},
  author = {Dan Picker and Ronald D. Fellman}
}
@article{journals/tvlsi/AhmadiN15,
  title = {Comparator Power Reduction in Low-Frequency SAR ADC Using Optimized Vote Allocation},
  pages = {2384-2394},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2362545},
  author = {Muhammad Ahmadi and Won Namgoong}
}
@article{journals/tvlsi/TienTCY06,
  title = {Power minimization for dynamic PLAs},
  pages = {616-624},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878213},
  author = {Tzyy-Kuen Tien and Chih-Shen Tsai and Shih-Chieh Chang and Chingwei Yeh}
}
@article{journals/tvlsi/GarridoGSG13,
  title = {Pipelined Radix-2k Feedforward FFT Architectures},
  pages = {23-32},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2178275},
  author = {Mario Garrido and Jesús Grajal and Miguel A. Sánchez Marcos and Oscar Gustafsson}
}
@article{journals/tvlsi/StrolloCNP05,
  title = {A novel high-speed sense-amplifier-based flip-flop},
  pages = {1266-1274},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859586},
  author = {Antonio G. M. Strollo and Davide De Caro and Ettore Napoli and Nicola Petra}
}
@article{journals/tvlsi/LinCKTH11,
  title = {Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction},
  pages = {2158-2169},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2089543},
  author = {Jin-Fu Lin and Soon-Jyh Chang and Te-Chieh Kung and Hsin-Wen Ting and Chih-Hao Huang}
}
@article{journals/tvlsi/DuttH97,
  title = {REMOD: a new methodology for designing fault-tolerant arithmetic circuits},
  pages = {34-56},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555985},
  author = {Shantanu Dutt and Fran Hanchek}
}
@article{journals/tvlsi/ZergainohTJ06,
  title = {Automatic delay correction method for IP block-based design of VLSI dedicated digital signal processing systems: theoretical foundations and implementation},
  pages = {349-360},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.874360},
  author = {Nacer-Eddine Zergainoh and Ludovic Tambour and Ahmed Amine Jerraya}
}
@article{journals/tvlsi/ChattopadhyayZ05,
  title = {GALDS: a complete framework for designing multiclock ASICs and SoCs},
  pages = {641-654},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848825},
  author = {Atanu Chattopadhyay and Zeljko Zilic}
}
@article{journals/tvlsi/RoufK15,
  title = {Low-Cost Control Flow Protection via Available Redundancies in the Microprocessor Pipeline},
  pages = {131-141},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2013.2297573},
  author = {Mohammad Abdur Rouf and Soontae Kim}
}
@article{journals/tvlsi/HuangSLLX14,
  title = {WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture},
  pages = {168-180},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2236114},
  author = {Yazhi Huang and Liang Shi and Jianhua Li and Qing'an Li and Chun Jason Xue}
}
@article{journals/tvlsi/Gupta07,
  title = {A VLSI Architecture for Image Registration in Real Time},
  pages = {981-989},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2007.902210},
  author = {N. Gupta}
}
@article{journals/tvlsi/YazdanshenasAK15,
  title = {A Scalable Dependability Scheme for Routing Fabric of SRAM-Based Reconfigurable Devices},
  pages = {1868-1878},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2344051},
  author = {Sadegh Yazdanshenas and Hossein Asadi and Behnam Khaleghi}
}
@article{journals/tvlsi/SawadaYTNN15,
  title = {An Extended Direct Power Injection Method for In-Place Susceptibility Characterization of VLSI Circuits Against Electromagnetic Interference},
  pages = {2347-2351},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2361208},
  author = {Takuya Sawada and Kumpei Yoshikawa and Hidehiro Takata and Koji Nii and Makoto Nagata}
}
@article{journals/tvlsi/HanHKKK10,
  title = {A Novel Architecture for Block Interleaving Algorithm in MB-OFDM Using Mixed Radix System},
  pages = {1020-1024},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2018091},
  author = {Youngsun Han and Peter Harliman and Seon Wook Kim and Jong-Kook Kim and Chulwoo Kim}
}
@article{journals/tvlsi/OkCKK10,
  title = {An Antiharmonic, Programmable, DLL-Based Frequency Multiplier for Dynamic Frequency Scaling},
  pages = {1130-1134},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2019757},
  author = {Sunghwa Ok and Kyunghoon Chung and Jabeom Koo and Chulwoo Kim}
}
@article{journals/tvlsi/PanW08,
  title = {Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures},
  pages = {1465-1474},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2000974},
  author = {Zexin Pan and B. Earl Wells}
}
@article{journals/tvlsi/Smith07,
  title = {Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits},
  pages = {672-683},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898726},
  author = {Scott C. Smith}
}
@article{journals/tvlsi/LeungMM10,
  title = {A Chip-Area Efficient Voltage Regulator for VLSI Systems},
  pages = {1757-1762},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2026176},
  author = {Ka Nang Leung and Yuan Yen Mai and Philip K. T. Mok}
}
@article{journals/tvlsi/NevesSMTFR15,
  title = {Multicore SIMD ASIP for Next-Generation Sequencing and Alignment Biochip Platforms},
  pages = {1287-1300},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2333757},
  author = {Nuno Neves and Nuno Sebastião and David Martins de Matos and Pedro Tomás and Paulo F. Flores and Nuno Roma}
}
@article{journals/tvlsi/KwanNS13,
  title = {Design and Analysis of Dual-Mode Digital-Control Step-Up Switched-Capacitor Power Converter With Pulse-Skipping and Numerically Controlled Oscillator-Based Frequency Modulation},
  pages = {2132-2140},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227150},
  author = {Hing-Kit Kwan and D. C. W. Ng and V. W. K. So}
}
@article{journals/tvlsi/JeongKJK09,
  title = {A Fast Built-in Redundancy Analysis for Memories With Optimal Repair Rate Using a Line-Based Search Tree},
  pages = {1665-1678},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2005988},
  author = {Woosik Jeong and Ilkwon Kang and Kyowon Jin and Sungho Kang}
}
@article{journals/tvlsi/DysartK09,
  title = {Analyzing the Inherent Reliability of Moderately Sized Magnetic and Electrostatic QCA Circuits Via Probabilistic Transfer Matrices},
  pages = {507-516},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2008092},
  author = {Timothy J. Dysart and Peter M. Kogge}
}
@article{journals/tvlsi/LambrechtsRJMCV09,
  title = {Interconnect Exploration for Energy Versus Performance Tradeoffs for Coarse Grained Reconfigurable Architectures},
  pages = {151-155},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2002993},
  author = {Andy Lambrechts and Praveen Raghavan and Murali Jayapala and Bingfeng Mei and Francky Catthoor and Diederik Verkest}
}
@article{journals/tvlsi/GrymelF11,
  title = {A Novel Programmable Parallel CRC Circuit},
  pages = {1898-1902},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2058872},
  author = {Martin Grymel and Steve Furber}
}
@article{journals/tvlsi/QuP02,
  title = {Techniques for energy-efficient communication pipeline design},
  pages = {542-549},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800522},
  author = {Gang Qu and Miodrag Potkonjak}
}
@article{journals/tvlsi/YooGS99,
  title = {Timing constraints for high-speed counterflow-clocked pipelining},
  pages = {167-173},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766743},
  author = {Jae-Tack Yoo and Ganesh Gopalakrishnan and Kent F. Smith}
}
@article{journals/tvlsi/ZhaoM00,
  title = {Exact memory size estimation for array computations},
  pages = {517-521},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894155},
  author = {Ying Zhao and Sharad Malik}
}
@article{journals/tvlsi/HsiungCHW96,
  title = {PSM: an object-oriented synthesis approach to multiprocessor system design},
  pages = {83-97},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486083},
  author = {Pao-Ann Hsiung and Sao-Jie Chen and Tsung-Chien Hu and Shih-Chiang Wang}
}
@article{journals/tvlsi/GaynorH15,
  title = {Simulation Methodology and Evaluation of Through Silicon Via (TSV)-FinFET Noise Coupling in 3-D Integrated Circuits},
  pages = {1499-1507},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2341834},
  author = {Brad D. Gaynor and Soha Hassoun}
}
@article{journals/tvlsi/MohanFWS06,
  title = {Design techniques and test methodology for low-power TCAMs},
  pages = {573-586},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878206},
  author = {Nitin Mohan and Wilson Fung and Derek Wright and Manoj Sachdev}
}
@article{journals/tvlsi/ParkM06,
  title = {Sleepy Stack Leakage Reduction},
  pages = {1250-1263},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886398},
  author = {Jun-Cheol Park and Vincent John Mooney III}
}
@article{journals/tvlsi/ClaussFGV09,
  title = {Symbolic Polynomial Maximization Over Convex Sets and Its Application to Memory Requirement Estimation},
  pages = {983-996},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2002049},
  author = {Philippe Clauss and Federico Javier Fernández and Diego Garbervetsky and Sven Verdoolaege}
}
@article{journals/tvlsi/JeongKSKJ15,
  title = {Trip-Point Bit-Line Precharge Sensing Scheme for Single-Ended SRAM},
  pages = {1370-1374},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2337958},
  author = {Hanwool Jeong and Taewon Kim and Taejoong Song and Gyu-Hong Kim and Seong-Ook Jung}
}
@article{journals/tvlsi/AlpertK96,
  title = {A general framework for vertex orderings with applications to circuit clustering},
  pages = {240-246},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502195},
  author = {Charles J. Alpert and Andrew B. Kahng}
}
@article{journals/tvlsi/LaiWL07,
  title = {Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined Transceiver Designs},
  pages = {236-240},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.893593},
  author = {Jyh-Ting Lai and An-Yeu Wu and Chien-Hsiung Lee}
}
@article{journals/tvlsi/DavoodiS05,
  title = {Power-driven simultaneous resource binding and floorplanning: a probabilistic approach},
  pages = {934-942},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853618},
  author = {Azadeh Davoodi and Ankur Srivastava}
}
@article{journals/tvlsi/0002JH14,
  title = {IPF: In-Place X-Filling Algorithm for the Reliability of Modern FPGAs},
  pages = {2225-2228},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2282819},
  author = {Zhe Feng 0002 and Naifeng Jing and Lei He}
}
@article{journals/tvlsi/Hernandez06,
  title = {A high-performance VLSI architecture for the histogram peak-climbing data clustering algorithm},
  pages = {111-121},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863761},
  author = {Orlando J. Hernandez}
}
@article{journals/tvlsi/ZhaiBSF05,
  title = {The limit of dynamic voltage scaling and insomniac dynamic voltage scaling},
  pages = {1239-1252},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859588},
  author = {Bo Zhai and David T. Blaauw and Dennis Sylvester and Krisztián Flautner}
}
@article{journals/tvlsi/Ismail13,
  title = {Editorial Appointments for the 2013-2014 Term},
  pages = {393-412},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2013.2245574},
  author = {Yehea I. Ismail}
}
@article{journals/tvlsi/CharaniaOS13,
  title = {Analysis and Design of On-Chip Decoupling Capacitors},
  pages = {648-658},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2198501},
  author = {Tasreen Charania and Ajoy Opal and Manoj Sachdev}
}
@article{journals/tvlsi/JungK08,
  title = {An Operation and Interconnection Sharing Algorithm for Reconfiguration Overhead Reduction Using Static Partial Reconfiguration},
  pages = {1589-1595},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2000973},
  author = {Sungjoon Jung and Tag Gon Kim}
}
@article{journals/tvlsi/CaoLWW14,
  title = {Compiler-Assisted Leakage- and Temperature- Aware Instruction-Level VLIW Scheduling},
  pages = {1416-1428},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2271794},
  author = {Shan Cao and Zhaolin Li and Fang Wang and Shaojun Wei}
}
@article{journals/tvlsi/ChangCS04,
  title = {DLS: dynamic backlight luminance scaling of liquid crystal display},
  pages = {837-846},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.831472},
  author = {Naehyuck Chang and Inseok Choi and Hojun Shim}
}
@article{journals/tvlsi/KimJKSLK03,
  title = {Coupling delay optimization by temporal decorrelation using dual threshold voltage technique},
  pages = {879-887},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817111},
  author = {Ki-Wook Kim and Seong-Ook Jung and Taewhan Kim and Prashant Saxena and C. L. Liu and S.-M. S. Kang}
}
@article{journals/tvlsi/LiuWYCZW14,
  title = {SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration},
  pages = {2635-2648},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2295622},
  author = {Leibo Liu and Dong Wang and Shouyi Yin and Yingjie Victor Chen and Min Zhu and Shaojun Wei}
}
@article{journals/tvlsi/KaoWLCCH09,
  title = {A 10-Gb/s CML I/O Circuit for Backplane Interconnection in 0.18- $\mu$ m CMOS Technology},
  pages = {688-696},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2016726},
  author = {Min-Sheng Kao and Jen-Ming Wu and Chih-Hsing Lin and Fanta Chen and Ching-Te Chiu and Shawn S. H. Hsu}
}
@article{journals/tvlsi/WangZHLL15,
  title = {Data Remapping for Static NUCA in Degradable Chip Multiprocessors},
  pages = {879-892},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2325933},
  author = {Ying Wang and Lei Zhang and Yinhe Han and Huawei Li and Xiaowei Li 0001}
}
@article{journals/tvlsi/ChouKW11,
  title = {Yield Enhancement by Bad-Die Recycling and Stacking With Though-Silicon Vias},
  pages = {1346-1356},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2051466},
  author = {Yung-Fa Chou and Ding-Ming Kwai and Cheng-Wen Wu}
}
@article{journals/tvlsi/HuangGVSSS06,
  title = {HotSpot: A Compact Thermal Modeling Methodology for Early-Stage VLSI Design},
  pages = {501-513},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.876103},
  author = {Wei Huang and Shougata Ghosh and Sivakumar Velusamy and Karthik Sankaranarayanan and Kevin Skadron and Mircea R. Stan}
}
@article{journals/tvlsi/RaghunathanPSG05,
  title = {Energy-aware wireless systems with adaptive power-fidelity tradeoffs},
  pages = {211-225},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840773},
  author = {Vijay Raghunathan and Cristiano Pereira and Mani B. Srivastava and Rajesh K. Gupta}
}
@article{journals/tvlsi/SackerBRW04,
  title = {A behavioral synthesis system for asynchronous circuits},
  pages = {978-994},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.832944},
  author = {Mathew A. Sacker and Andrew D. Brown and Andrew J. Rushton and Peter R. Wilson}
}
@article{journals/tvlsi/AtghiaeeM11,
  title = {A Predictive and Accurate Interconnect Density Function: The Core of a Novel Interconnect-Centric Prediction Engine},
  pages = {1704-1717},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2053946},
  author = {Ahmad Atghiaee and Nasser Masoumi}
}
@article{journals/tvlsi/KangKD06,
  title = {A high-efficiency fully digital synchronous buck converter power delivery system based on a finite-state machine},
  pages = {229-240},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.871764},
  author = {Woon Kang and Yong-Bin Kim and T. Doyle}
}
@article{journals/tvlsi/HuangLM08,
  title = {System Architecture and Implementation of MIMO Sphere Decoders on FPGA},
  pages = {188-197},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912042},
  author = {Xin-Ming Huang and Cao Liang and Jing Ma}
}
@article{journals/tvlsi/HenkelL02,
  title = {Avalanche: an environment for design space exploration and optimization of low-power embedded systems},
  pages = {454-468},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800524},
  author = {Jörg Henkel and Yanbing Li}
}
@article{journals/tvlsi/TsengW99,
  title = {Fuzzy-based CMOS circuit partitioning in built-in current testing},
  pages = {116-120},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748207},
  author = {Wang-Dauh Tseng and Kuochen Wang}
}
@article{journals/tvlsi/JiangXCM12,
  title = {Integrated Test-Architecture Optimization and Thermal-Aware Test Scheduling for 3-D SoCs Under Pre-Bond Test-Pin-Count Constraint},
  pages = {1621-1633},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2160410},
  author = {Li Jiang and Qiang Xu and Krishnendu Chakrabarty and T. M. Mak}
}
@article{journals/tvlsi/ChowdhuryC05,
  title = {Static task-scheduling algorithms for battery-powered DVS systems},
  pages = {226-237},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840771},
  author = {P. Chowdhury and C. Chakrabarti}
}
@article{journals/tvlsi/SharmaMP93,
  title = {Yield optimization of modular and redundant multimegabit RAMs: a study of effectiveness of coding versus static redundancy using the center-satellite model},
  pages = {546-558},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250202},
  author = {D. D. Sharma and Fred J. Meyer and Dhiraj K. Pradhan}
}
@article{journals/tvlsi/MhambreyMC13,
  title = {Low Complexity Out-of-Order Issue Logic Using Static Circuits},
  pages = {380-384},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2184310},
  author = {Siddhesh S. Mhambrey and Satendra Kumar Maurya and Lawrence T. Clark}
}
@article{journals/tvlsi/LeeH09,
  title = {FleXilicon Architecture and Its VLSI Implementation},
  pages = {1021-1033},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2017440},
  author = {Jong-Suk Lee and Dong Sam Ha}
}
@article{journals/tvlsi/SeoKKSB11,
  title = {A Robust Edge Encoding Technique for Energy-Efficient Multi-Cycle Interconnect},
  pages = {264-273},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2032422},
  author = {Jae-sun Seo and Himanshu Kaul and Ram Krishnamurthy and Dennis Sylvester and David Blaauw}
}
@article{journals/tvlsi/HuijbregtsJ93,
  title = {General gate array routing using a k-terminal net routing algorithm with failure prediction},
  pages = {473-481},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250195},
  author = {Ed P. Huijbregts and Jochen A. G. Jess}
}
@article{journals/tvlsi/KursunF03,
  title = {Domino logic with variable threshold voltage keeper},
  pages = {1080-1093},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817515},
  author = {Volkan Kursun and Eby G. Friedman}
}
@article{journals/tvlsi/BotmanBLR14,
  title = {Data-Dependent Operation Speed-Up Through Automatically Inserted Signal Transition Detectors for Ultralow Voltage Logic Circuits},
  pages = {2561-2570},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2297176},
  author = {François Botman and David Bol and Jean-Didier Legat and Kaushik Roy}
}
@article{journals/tvlsi/ShiMYDL05,
  title = {Equivalent circuit model of on-wafer CMOS interconnects for RFICs},
  pages = {1060-1071},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857177},
  author = {Xiaomeng Shi and Jianguo Ma and Kiat Seng Yeo and Manh Anh Do and Erping Li}
}
@article{journals/tvlsi/NouraniP02,
  title = {False path exclusion in delay analysis of RTL structures},
  pages = {30-43},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.988728},
  author = {Mehrdad Nourani and Christos A. Papachristou}
}
@article{journals/tvlsi/ZhaoMLM15,
  title = {Improving the Linearity and Power Efficiency of Active Switched-Capacitor Filters in a Compact Die Area},
  pages = {3104-3108},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2382674},
  author = {Yaohua Zhao and Pui-In Mak and Man-Kay Law and Rui Paulo Martins}
}
@article{journals/tvlsi/SunC13,
  title = {VLSI Architecture for Layered Decoding of QC-LDPC Codes With High Circulant Weight},
  pages = {1960-1964},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2220388},
  author = {Yang Sun and Joseph R. Cavallaro}
}
@article{journals/tvlsi/SchlottmannAH12,
  title = {A MITE-Based Translinear FPAA},
  pages = {1-9},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2089705},
  author = {Craig Schlottmann and David N. Abramson and Paul E. Hasler}
}
@article{journals/tvlsi/EjlaliARMB10,
  title = {Performability/Energy Tradeoff in Error-Control Schemes for On-Chip Networks},
  pages = {1-14},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2000994},
  author = {Alireza Ejlali and Bashir M. Al-Hashimi and Paul M. Rosinger and Seyed Ghassem Miremadi and Luca Benini}
}
@article{journals/tvlsi/ParkKJRJ15,
  title = {Level-Converting Retention Flip-Flop for Reducing Standby Power in ZigBee SoCs},
  pages = {413-421},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2311851},
  author = {Jung-Hyun Park and Heechai Kang and Dong-Hoon Jung and Kyungho Ryu and Seong-Ook Jung}
}
@article{journals/tvlsi/CortesEP06,
  title = {Quasi-Static Assignment of Voltages and Optional Cycles in Imprecise-Computation Systems With Energy Considerations},
  pages = {1117-1129},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884152},
  author = {Luis Alejandro Cortés and Petru Eles and Zebo Peng}
}
@article{journals/tvlsi/JiaoK13,
  title = {Reactivation Noise Suppression With Sleep Signal Slew Rate Modulation in MTCMOS Circuits},
  pages = {533-545},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2190116},
  author = {Hailong Jiao and Volkan Kursun}
}
@article{journals/tvlsi/ChenTH13,
  title = {A Fast-Locking All-Digital Deskew Buffer With Duty-Cycle Correction},
  pages = {270-280},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2011.2182216},
  author = {You-Gang Chen and Hen-Wai Tsao and Chorng-Sii Hwang}
}
@article{journals/tvlsi/ZhangP05a,
  title = {High-Speed Architectures for Parallel Long BCH Encoders},
  pages = {872-877},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850125},
  author = {Xinmiao Zhang and Keshab K. Parhi}
}
@article{journals/tvlsi/Maymandi-NejadS03,
  title = {A digitally programmable delay element: design and analysis},
  pages = {871-878},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810787},
  author = {Mohammad Maymandi-Nejad and Manoj Sachdev}
}
@article{journals/tvlsi/ChiricescuLV01,
  title = {Design and analysis of a dynamically reconfigurable three-dimensional FPGA},
  pages = {186-196},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920832},
  author = {Silviu M. S. A. Chiricescu and Miriam Leeser and Mankuan Michael Vai}
}
@article{journals/tvlsi/PulimenoGP12,
  title = {UDSM Trends Comparison: From Technology Roadmap to UltraSparc Niagara2},
  pages = {1341-1346},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2148183},
  author = {Azzurra Pulimeno and Mariagrazia Graziano and Gianluca Piccinini}
}
@article{journals/tvlsi/KangiMN15,
  title = {A Fully Digital ASK Demodulator With Digital Calibration for Bioimplantable Devices},
  pages = {1557-1561},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2343946},
  author = {Mohammad Kafi Kangi and Mohammad Maymandi-Nejad and Mahshid Nasserian}
}
@article{journals/tvlsi/MorgenshteinFW02,
  title = {Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits},
  pages = {566-581},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801578},
  author = {Arkadiy Morgenshtein and Alexander Fish and Israel A. Wagner}
}
@article{journals/tvlsi/ChenLC09,
  title = {IEEE Standard 1500 Compatible Delay Test Framework},
  pages = {1152-1156},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2013983},
  author = {Po-Lin Chen and Jhih-Wei Lin and Tsin-Yuan Chang}
}
@article{journals/tvlsi/CasuGMPZ04,
  title = {An electromigration and thermal model of power wires for a priori high-level reliability prediction},
  pages = {349-358},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {Mario R. Casu and Mariagrazia Graziano and Guido Masera and Gianluca Piccinini and Maurizio Zamboni}
}
@article{journals/tvlsi/CardarilliPRS07,
  title = {Concurrent Error Detection in Reed-Solomon Encoders and Decoders},
  pages = {842-846},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899241},
  author = {Gian-Carlo Cardarilli and Salvatore Pontarelli and Marco Re and Adelio Salsano}
}
@article{journals/tvlsi/ChungPA13,
  title = {A Built-In Repair Analyzer With Optimal Repair Rate for Word-Oriented Memories},
  pages = {281-291},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2011.2182217},
  author = {Jaeyong Chung and Joonsung Park and Jacob A. Abraham}
}
@article{journals/tvlsi/ComptonLCKH02,
  title = {Configuration relocation and defragmentation for run-time reconfigurable computing},
  pages = {209-220},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043324},
  author = {Katherine Compton and Zhiyuan Li and James Cooley and Stephen Knol and Scott Hauck}
}
@article{journals/tvlsi/LeeP15,
  title = {Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications},
  pages = {18-29},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2299532},
  author = {Yu-Hsuan Lee and Cheng-Wei Pan}
}
@article{journals/tvlsi/KhanAH11,
  title = {Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies},
  pages = {647-658},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2038165},
  author = {Nauman H. Khan and Syed M. Alam and Soha Hassoun}
}
@article{journals/tvlsi/LeeTL13,
  title = {A Wide-Range PLL Using Self-Healing Prescaler/VCO in 65-nm CMOS},
  pages = {250-258},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2186990},
  author = {I-Ting Lee and Yun-Ta Tsai and Shen-Iuan Liu}
}
@article{journals/tvlsi/WangW09,
  title = {Exploiting Memory Soft Redundancy for Joint Improvement of Error Tolerance and Access Efficiency},
  pages = {973-982},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2001743},
  author = {Shuo Wang and Lei Wang 0003}
}
@article{journals/tvlsi/LiangH11,
  title = {A Digitally Testable Sigma -Delta Modulator Using the Decorrelating Design-for-Digital-Testability},
  pages = {503-507},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2035508},
  author = {Sheng-Chuan Liang and Hao-Chiao Hong}
}
@article{journals/tvlsi/BurksSM95,
  title = {Critical paths in circuits with level-sensitive latches},
  pages = {273-291},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386227},
  author = {Timothy M. Burks and Karem A. Sakallah and Trevor N. Mudge}
}
@article{journals/tvlsi/RosingMM07,
  title = {Power and Reliability Management of SoCs},
  pages = {391-403},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.895245},
  author = {Tajana Simunic Rosing and Kresimir Mihic and Giovanni De Micheli}
}
@article{journals/tvlsi/NikmehrPL06,
  title = {Fast Decimal Floating-Point Division},
  pages = {951-961},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884047},
  author = {Hooman Nikmehr and Braden Phillips and Cheng-Chew Lim}
}
@article{journals/tvlsi/Mutyam12,
  title = {Fibonacci Codes for Crosstalk Avoidance},
  pages = {1899-1903},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2162010},
  author = {Madhu Mutyam}
}
@article{journals/tvlsi/ZarandiMHSAS15,
  title = {Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations},
  pages = {374-378},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2305392},
  author = {Azadeh Alsadat Emrani Zarandi and Amir Sabbagh Molahosseini and Mehdi Hosseinzadeh and Saeid Sorouri and Samuel Antão and Leonel Sousa}
}
@article{journals/tvlsi/YukJKGCC14,
  title = {PSR Enhancement Through Super Gain Boosting and Differential Feed-Forward Noise Cancellation in a 65-nm CMOS LDO Regulator},
  pages = {2181-2191},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2287282},
  author = {Young-sub Yuk and Seungchul Jung and Chul Kim and Hui-Dong Gwon and Sukhwan Choi and Gyu-Hyeong Cho}
}
@article{journals/tvlsi/AslanzadehPMS13,
  title = {Current-Reused 2.4-GHz Direct-Modulation Transmitter With On-Chip Automatic Tuning},
  pages = {732-746},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2190538},
  author = {Hesam Amir Aslanzadeh and Erik John Pankratz and Chinmaya Mishra and Edgar Sánchez-Sinencio}
}
@article{journals/tvlsi/HouL15,
  title = {High Repair-Efficiency BISR Scheme for RAMs by Reusing Bitmap for Bit Redundancy},
  pages = {1720-1728},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2354378},
  author = {Chih-Sheng Hou and Jin-Fu Li}
}
@article{journals/tvlsi/GhoshPPB14,
  title = {Improving Energy Efficiency in FPGA Through Judicious Mapping of Computation to Embedded Memory Blocks},
  pages = {1314-1327},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2271696},
  author = {Anandaroop Ghosh and Somnath Paul and Jongsun Park and Swarup Bhunia}
}
@article{journals/tvlsi/HonkoteT11,
  title = {CROA: Design and Analysis of the Custom Rotary Oscillatory Array},
  pages = {1837-1847},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2057265},
  author = {Vinayak Honkote and Baris Taskin}
}
@article{journals/tvlsi/HomayounSVYGH11,
  title = {MZZ-HVS: Multiple Sleep Modes Zig-Zag Horizontal and Vertical Sleep Transistor Sharing to Reduce Leakage Power in On-Chip SRAM Peripheral Circuits},
  pages = {2303-2316},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2086500},
  author = {Houman Homayoun and Avesta Sasan and Alexander V. Veidenbaum and Hsin-Cheng Yao and Shahin Golshan and Payam Heydari}
}
@article{journals/tvlsi/KhalidR00,
  title = {A novel and efficient routing architecture for multi-FPGA systems},
  pages = {30-39},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820759},
  author = {Mohammed A. S. Khalid and Jonathan Rose}
}
@article{journals/tvlsi/JhaD96,
  title = {High-level library mapping for arithmetic components},
  pages = {157-169},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502189},
  author = {Pradip K. Jha and Nikil D. Dutt}
}
@article{journals/tvlsi/SongPKN00,
  title = {Hardware/software codesign of finite field datapath for low-energy Reed-Solomon codecs},
  pages = {160-172},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831436},
  author = {Leilei Song and Keshab K. Parhi and Ichiro Kuroda and Takao Nishitani}
}
@article{journals/tvlsi/GuptaR11,
  title = {A Utilitarian Approach to Variation Aware Delay, Power, and Crosstalk Noise Optimization},
  pages = {1723-1726},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2053394},
  author = {Upavan Gupta and Nagarajan Ranganathan}
}
@article{journals/tvlsi/ZengLZTHZZCHY15,
  title = {Design and Analysis of Highly Energy/Area-Efficient Multiported Register Files With Read Word-Line Sharing Strategy in 65-nm CMOS Process},
  pages = {1365-1369},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2334693},
  author = {Xiaoyang Zeng and Yi Li and Yuejun Zhang and Shujie Tan and Jun Han and Xingxing Zhang and Zhang Zhang and Xu Cheng and Jun Han and Zhiyi Yu}
}
@article{journals/tvlsi/JulianAG06,
  title = {A low-power correlation-derivative CMOS VLSI circuit for bearing estimation},
  pages = {207-212},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863740},
  author = {Pedro Julián and Andreas G. Andreou and David H. Goldberg}
}
@article{journals/tvlsi/HedayatiB12,
  title = {A 3 GHz Wideband $\Sigma \Delta$ Fractional-N Synthesizer With Switched-RC Sample-and-Hold PFD},
  pages = {1681-1690},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2161500},
  author = {Hiva Hedayati and Bertan Bakkaloglu}
}
@article{journals/tvlsi/PengCKLWS14,
  title = {REC-STA: Reconfigurable and Efficient Chip Design With SMO-Based Training Accelerator},
  pages = {1791-1802},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278706},
  author = {Chih-Hsiang Peng and Bo-Wei Chen and Ta-Wen Kuan and Po-Chuan Lin and Jhing-Fa Wang and Nai-Sheng Shih}
}
@article{journals/tvlsi/ChiMGW14,
  title = {Low-Cost Post-Bond Testing of 3-D ICs Containing a Passive Silicon Interposer Base},
  pages = {2388-2401},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2293192},
  author = {Chun-Chuan Chi and Erik Jan Marinissen and Sandeep Kumar Goel and Cheng-Wen Wu}
}
@article{journals/tvlsi/HoppnerEHWES13,
  title = {A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology},
  pages = {566-570},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2187224},
  author = {Sebastian Höppner and Holger Eisenreich and Stephan Henker and Dennis Walter and Georg Ellguth and René Schüffny}
}
@article{journals/tvlsi/YaoSHP12,
  title = {Worst-Case Estimation for Data-Dependent Timing Jitter and Amplitude Noise in High-Speed Differential Link},
  pages = {89-97},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2090544},
  author = {Wei Yao and Yiyu Shi and Lei He and Sudhakar Pamarti}
}
@article{journals/tvlsi/RamakrishnanBCHAB14,
  title = {Speech Processing on a Reconfigurable Analog Platform},
  pages = {430-433},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2241089},
  author = {Shubha Ramakrishnan and Arindam Basu and Leung Kin Chiu and Jennifer Hasler and David V. Anderson and Stephen Brink}
}
@article{journals/tvlsi/PomeranzR11f,
  title = {Test Strength: A Quality Metric for Transition Fault Tests in Full-Scan Circuits},
  pages = {1907-1911},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2057459},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/Duvall95,
  title = {A practical methodology for the statistical design of complex logic products for performance},
  pages = {112-123},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365458},
  author = {Steven G. Duvall}
}
@article{journals/tvlsi/JaimeSHVZ11,
  title = {High-Speed Algorithms and Architectures for Range Reduction Computation},
  pages = {512-516},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2033932},
  author = {Francisco J. Jaime and M. A. Sánchez and Javier Hormigo and Julio Villalba and Emilio L. Zapata}
}
@article{journals/tvlsi/Poon07,
  title = {An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications},
  pages = {319-327},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.893619},
  author = {Ada S. Y. Poon}
}
@article{journals/tvlsi/LiILMVPM15,
  title = {Energy Optimized Subthreshold VLSI Logic Family With Unbalanced Pull-Up/Down Network and Inverse Narrow-Width Techniques},
  pages = {3119-3123},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2015.2388783},
  author = {Mingzhong Li and Chio-In Ieong and Man-Kay Law and Pui-In Mak and Mang I Vai and Sio-Hang Pun and Rui Paulo Martins}
}
@article{journals/tvlsi/SinghalCM08,
  title = {Data Handling Limits of On-Chip Interconnects},
  pages = {707-713},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000255},
  author = {Rohit Singhal and Gwan Choi and Rabi N. Mahapatra}
}
@article{journals/tvlsi/HuSH10,
  title = {Pattern Sensitive Placement Perturbation for Manufacturability},
  pages = {1002-1006},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017268},
  author = {Shiyan Hu and Patrik Shah and Jiang Hu}
}
@article{journals/tvlsi/AminV99,
  title = {Data parallel fault simulation},
  pages = {183-190},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766745},
  author = {Minesh B. Amin and Bapiraju Vinnakota}
}
@article{journals/tvlsi/MohanS09,
  title = {Low-Leakage Storage Cells for Ternary Content Addressable Memories},
  pages = {604-612},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.2006040},
  author = {Nitin Mohan and Manoj Sachdev}
}
@article{journals/tvlsi/HanHLLC07,
  title = {Embedded Test Decompressor to Reduce the Required Channels and Vector Memory of Tester for Complex Processor Circuit},
  pages = {531-540},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.893652},
  author = {Yinhe Han and Yu Hu and Xiaowei Li 0001 and Huawei Li and Anshuman Chandra}
}
@article{journals/tvlsi/ChouHCYTLCJC15,
  title = {Soft-Error-Tolerant Design Methodology for Balancing Performance, Power, and Reliability},
  pages = {1628-1639},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2348872},
  author = {Hsuan-Ming Chou and Ming-Yi Hsiao and Yi-Chiao Chen and Keng-Hao Yang and Jean Tsao and Chiao-Ling Lung and Shih-Chieh Chang and Wen-Ben Jone and Tien-Fu Chen}
}
@article{journals/tvlsi/LinXW07,
  title = {Code Compression for VLIW Embedded Systems Using a Self-Generating Table},
  pages = {1160-1171},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.904097},
  author = {Chang Hong Lin and Yuan Xie 0001 and Wayne Wolf}
}
@article{journals/tvlsi/PatelKFK15,
  title = {Multistate Register Based on Resistive RAM},
  pages = {1750-1759},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2347926},
  author = {Ravi Patel and Shahar Kvatinsky and Eby G. Friedman and Avinoam Kolodny}
}
@article{journals/tvlsi/WangSCBD14,
  title = {A Reliability Enhanced Address Mapping Strategy for Three-Dimensional (3-D) NAND Flash Memory},
  pages = {2402-2410},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2288687},
  author = {Yi Wang and Zili Shao and Henry C. B. Chan and Luis Angel D. Bathen and Nikil D. Dutt}
}
@article{journals/tvlsi/ChandrashekarB11,
  title = {A 10 b 50 MS/s Opamp-Sharing Pipeline A/D With Current-Reuse OTAs},
  pages = {1610-1616},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2052376},
  author = {Kailash Chandrashekar and Bertan Bakkaloglu}
}
@article{journals/tvlsi/ParameswaranH05,
  title = {Instruction code mapping for performance increase and energy reduction in embedded computer systems},
  pages = {498-502},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842936},
  author = {Sri Parameswaran and Jörg Henkel}
}
@article{journals/tvlsi/SahaS15,
  title = {Watermarking in Hard Intellectual Property for Pre-Fab and Post-Fab Verification},
  pages = {801-809},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2322138},
  author = {Debasri Saha and Susmita Sur-Kolay}
}
@article{journals/tvlsi/LeeBS06,
  title = {Runtime Leakage Minimization Through Probability-Aware Optimization},
  pages = {1075-1088},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884149},
  author = {Dongwoo Lee and David Blaauw and Dennis Sylvester}
}
@article{journals/tvlsi/GuoXMZ14,
  title = {Enhanced Memory Reliability Against Multiple Cell Upsets Using Decimal Matrix Code},
  pages = {127-135},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2013.2238565},
  author = {Jing Guo and Liyi Xiao and Zhigang Mao and Qiang Zhao}
}
@article{journals/tvlsi/LeeCM10,
  title = {A Low-Power DSP for Wireless Communications},
  pages = {1310-1322},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2023547},
  author = {Hyunseok Lee and Chaitali Chakrabarti and Trevor N. Mudge}
}
@article{journals/tvlsi/SamieDTPB13,
  title = {Novel Bio-Inspired Approach for Fault-Tolerant VLSI Systems},
  pages = {1878-1891},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2220793},
  author = {Mohammad Samie and Gabriel Dragffy and Andy M. Tyrrell and Tony Pipe and Paul Bremner}
}
@article{journals/tvlsi/GebaliI15,
  title = {Efficient Scalable Serial Multiplier Over GF(2m) Based on Trinomial},
  pages = {2322-2326},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2359113},
  author = {Fayez Gebali and Atef Ibrahim}
}
@article{journals/tvlsi/StanB95,
  title = {Bus-invert coding for low-power I/O},
  pages = {49-58},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365453},
  author = {Mircea R. Stan and Wayne P. Burleson}
}
@article{journals/tvlsi/YuP09,
  title = {Low-Power Snoop Architecture for Synchronized Producer-Consumer Embedded Multiprocessing},
  pages = {1362-1366},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2019414},
  author = {Chenjie Yu and Peter Petrov}
}
@article{journals/tvlsi/Schafer16a,
  title = {Tunable Multiprocess Mapping on Coarse-Grain Reconfigurable Architectures With Dynamic Frequency Control},
  pages = {324-328},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2397031},
  author = {Benjamin Carrión Schäfer}
}
@article{journals/tvlsi/ChaiTWM00,
  title = {Heterogeneous architecture models for interconnect-motivated system design},
  pages = {660-670},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902260},
  author = {Sek M. Chai and Tarek M. Taha and D. Scott Wills and James D. Meindl}
}
@article{journals/tvlsi/WuXYWNWW15,
  title = {An Inter/Intra-Chip Optical Network for Manycore Processors},
  pages = {678-691},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2319089},
  author = {Xiaowen Wu and Jiang Xu and Yaoyao Ye and Xuan Wang and Mahdi Nikdast and Zhehui Wang and Zhe Wang}
}
@article{journals/tvlsi/ZhangZCYHC11,
  title = {On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals},
  pages = {520-524},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2035322},
  author = {Ling Zhang and Yulei Zhang and Hongyu Chen and Bo Yao and Kevin Hamilton and Chung-Kuan Cheng}
}
@article{journals/tvlsi/LinYL15,
  title = {High-Performance Low-Power Carry Speculative Addition With Variable Latency},
  pages = {1591-1603},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2355217},
  author = {Ing-Chao Lin and Yi-Ming Yang and Cheng-Chian Lin}
}
@article{journals/tvlsi/LuYHW10,
  title = {Efficient BISR Techniques for Embedded Memories Considering Cluster Faults},
  pages = {184-193},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2008996},
  author = {Shyue-Kung Lu and Chun-Lin Yang and Yuang-Cheng Hsiao and Cheng-Wen Wu}
}
@article{journals/tvlsi/WongC13,
  title = {Timing Measurement Platform for Arbitrary Black-Box Circuits Based on Transition Probability},
  pages = {2307-2320},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2230280},
  author = {Justin S. Wong and Peter Y. K. Cheung}
}
@article{journals/tvlsi/BermakY06,
  title = {A DPS array with programmable resolution and reconfigurable conversion time},
  pages = {15-22},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863193},
  author = {Amine Bermak and Yat-Fong Yung}
}
@article{journals/tvlsi/HeLWHZ12,
  title = {High-Speed Low-Power Viterbi Decoder Design for TCM Decoders},
  pages = {755-759},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2111392},
  author = {Jinjin He and Huaping Liu and Zhongfeng Wang and Xinming Huang and Kai Zhang}
}
@article{journals/tvlsi/SinhaSZ06,
  title = {Statistical Timing Yield Optimization by Gate Sizing},
  pages = {1140-1146},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884166},
  author = {Debjit Sinha and Narendra V. Shenoy and Hai Zhou}
}
@article{journals/tvlsi/KovacRV93,
  title = {SIGMA: a VLSI systolic array implementation of a Galois field GF(2 m) based multiplication and division algorithm},
  pages = {22-30},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.219904},
  author = {Mario Kovac and N. Ranganathan and M. Varanasi}
}
@article{journals/tvlsi/JayakumarK07,
  title = {A Predictably Low-Leakage ASIC Design Style},
  pages = {276-285},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.893603},
  author = {Nikhil Jayakumar and Sunil P. Khatri}
}
@article{journals/tvlsi/MehriKMS13,
  title = {New Approach to VLSI Buffer Modeling, Considering Overshooting Effect},
  pages = {1568-1572},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2211629},
  author = {Milad Mehri and Mohammad Hossein Mazaheri Kouhani and Nasser Masoumi and Reza Sarvari}
}
@article{journals/tvlsi/ZhaoMKWW11,
  title = {Design of Sequential Elements for Low Power Clocking System},
  pages = {914-918},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2038705},
  author = {Peiyi Zhao and Jason McNeely and Weidong Kuang and Nan Wang and Zhongfeng Wang}
}
@article{journals/tvlsi/CongGHJ09,
  title = {Synthesis Algorithm for Application-Specific Homogeneous Processor Networks},
  pages = {1318-1329},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2004874},
  author = {Jason Cong and Karthik Gururaj and Guoling Han and Wei Jiang}
}
@article{journals/tvlsi/HarrisN01,
  title = {Statistical clock skew modeling with data delay variations},
  pages = {888-898},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974902},
  author = {D. Harris and S. Naffziger}
}
@article{journals/tvlsi/ErikssonLE06,
  title = {Toward architecture-based test-vector generation for timing verification of fast parallel multipliers},
  pages = {370-379},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.874297},
  author = {Henrik Eriksson and Per Larsson-Edefors and Daniel Eckerbert}
}
@article{journals/tvlsi/MurugavelR03,
  title = {Petri net modeling of gate and interconnect delays for power estimation},
  pages = {921-927},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817110},
  author = {Ashok K. Murugavel and N. Ranganathan}
}
@article{journals/tvlsi/MoriokaS04,
  title = {A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture},
  pages = {686-691},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.830936},
  author = {Sumio Morioka and Akashi Satoh}
}
@article{journals/tvlsi/ChakrabortyR12,
  title = {Stack Aware Threshold Voltage Assignment in 3-D Multicore Designs},
  pages = {512-522},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2011.2105513},
  author = {Koushik Chakraborty and Sanghamitra Roy}
}
@article{journals/tvlsi/PasrichaKD10,
  title = {Evaluating Carbon Nanotube Global Interconnects for Chip Multiprocessor Applications},
  pages = {1376-1380},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2024118},
  author = {Sudeep Pasricha and Fadi J. Kurdahi and Nikil D. Dutt}
}
@article{journals/tvlsi/ShenTCYCC10,
  title = {Variational Capacitance Extraction and Modeling Based on Orthogonal Polynomial Method},
  pages = {1556-1566},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2009.2025378},
  author = {Ruijing Shen and Sheldon X.-D. Tan and Jian Cui and Wenjian Yu and Yici Cai and Gengsheng Chen}
}
@article{journals/tvlsi/RaoK93,
  title = {Hierarchical design space exploration for a class of digital systems},
  pages = {282-295},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238442},
  author = {D. Sreenivasa Rao and Fadi J. Kurdahi}
}
@article{journals/tvlsi/PudiS11,
  title = {Efficient Design of a Hybrid Adder in Quantum-Dot Cellular Automata},
  pages = {1535-1548},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2054120},
  author = {Vikram Pudi and K. Sridharan}
}
@article{journals/tvlsi/KwonK05,
  title = {ATOMi: An Algorithm for Circuit Partitioning Into Multiple FPGAs Using Time-Multiplexed, Off-Chip, Multicasting Interconnection Architecture},
  pages = {861-864},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850117},
  author = {Y.-S. Kwon and C.-M. Kyung}
}
@article{journals/tvlsi/OhY94,
  title = {On concurrent error location and correction of FFT networks},
  pages = {257-260},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285753},
  author = {Choong Gun Oh and Hee Yong Youn}
}
@article{journals/tvlsi/KopcsayKWDRS02,
  title = {A comprehensive 2-D inductance modeling approach for VLSI interconnects: frequency-dependent extraction and compact circuit model synthesis},
  pages = {695-711},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801574},
  author = {Gerard V. Kopcsay and Byron Krauter and David Widiger and Alina Deutsch and Barry J. Rubin and H. H. Smith}
}
@article{journals/tvlsi/LinLC10a,
  title = {On Reducing Test Power and Test Volume by Selective Pattern Compression Schemes},
  pages = {1220-1224},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2021061},
  author = {Chia-Yi Lin and Hsiu-Chuan Lin and Hung-Ming Chen}
}
@article{journals/tvlsi/LakshminarayanaRJD99,
  title = {Power management in high-level synthesis},
  pages = {7-15},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748195},
  author = {Ganesh Lakshminarayana and Anand Raghunathan and Niraj K. Jha and Sujit Dey}
}
@article{journals/tvlsi/ChenJWLC99,
  title = {Segmented bus design for low-power systems},
  pages = {25-29},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748197},
  author = {J.-Y. Chen and Wen-Ben Jone and Jinn-Shyan Wang and Hsueh-I Lu and Tien-Fu Chen}
}
@article{journals/tvlsi/SimunicBM01,
  title = {Energy-efficient design of battery-powered embedded systems},
  pages = {15-28},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920814},
  author = {Tajana Simunic and Luca Benini and Giovanni De Micheli}
}
@article{journals/tvlsi/Wolf97,
  title = {An architectural co-synthesis algorithm for distributed, embedded computing systems},
  pages = {218-229},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.585225},
  author = {Wayne Hendrix Wolf}
}
@article{journals/tvlsi/Narayanamoorthy15,
  title = {Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications},
  pages = {1180-1184},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2333366},
  author = {Srinivasan Narayanamoorthy and Hadi Asghari Moghaddam and Zhenhong Liu and Taejoon Park and Nam Sung Kim}
}
@article{journals/tvlsi/LaiCW15,
  title = {A High-Performance Double-Layer Counting Bloom Filter for Multicore Systems},
  pages = {2473-2486},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2370761},
  author = {Bo-Cheng Charles Lai and Kuan-Ting Chen and Ping-Ru Wu}
}
@article{journals/tvlsi/VaccaWGRZ15,
  title = {Feedbacks in QCA: A Quantitative Approach},
  pages = {2233-2243},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2358495},
  author = {Marco Vacca and Juanchi Wang and Mariagrazia Graziano and Massimo Ruo Roch and Maurizio Zamboni}
}
@article{journals/tvlsi/Garcia-HerreroCV14,
  title = {Nonbinary LDPC Decoder Based on Simplified Enhanced Generalized Bit-Flipping Algorithm},
  pages = {1455-1459},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2276067},
  author = {Francisco Garcia-Herrero and María José Canet and Javier Valls}
}
@article{journals/tvlsi/WangHC03,
  title = {An area-saving decoder structure for ROMs},
  pages = {581-589},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816134},
  author = {Chua-Chin Wang and Ya-Hsin Hsueh and Ying-Pei Chen}
}
@article{journals/tvlsi/YuYL12,
  title = {A Low Voltage All-Digital On-Chip Oscillator Using Relative Reference Modeling},
  pages = {1615-1620},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2160301},
  author = {Chien-Ying Yu and Jui-Yuan Yu and Chen-Yi Lee}
}
@article{journals/tvlsi/HatamiHGP14,
  title = {Single-Bit Pseudoparallel Processing Low-Oversampling Delta-Sigma Modulator Suitable for SDR Wireless Transmitters},
  pages = {922-931},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2256808},
  author = {Safar Hatami and Mohamed Helaoui and Fadhel M. Ghannouchi and Massoud Pedram}
}
@article{journals/tvlsi/ReddingtonA12,
  title = {Complexity of Computing Convex Subgraphs in Custom Instruction Synthesis},
  pages = {2337-2341},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2173221},
  author = {Joseph Reddington and Kubilay Atasu}
}
@article{journals/tvlsi/GhoshMC13,
  title = {Secure Dual-Core Cryptoprocessor for Pairings Over Barreto-Naehrig Curves on FPGA Platform},
  pages = {434-442},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2188655},
  author = {Santosh Ghosh and Debdeep Mukhopadhyay and Dipanwita Roy Chowdhury}
}
@article{journals/tvlsi/GuHK09,
  title = {Design and Implementation of Active Decoupling Capacitor Circuits for Power Supply Regulation in Digital ICs},
  pages = {292-301},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2004543},
  author = {Jie Gu and Ramesh Harjani and Chris H. Kim}
}
@article{journals/tvlsi/PantPW02,
  title = {On-chip decoupling capacitor optimization using architectural level prediction},
  pages = {319-326},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043335},
  author = {Mondira Deb Pant and Pankaj Pant and D. Scott Wills}
}
@article{journals/tvlsi/MuhammadEEER15,
  title = {Traffic-Based Virtual Channel Activation for Low-Power NoC},
  pages = {3029-3042},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2387797},
  author = {Sayed Taha Muhammad and Rabab Ezz-Eldin and Magdy A. El-Moursy and Ali A. El-Moursy and Amr M. Refaat}
}
@article{journals/tvlsi/SolomatnikovSSR02,
  title = {Skewed CMOS: noise-tolerant high-performance low-power static circuit family},
  pages = {469-476},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800519},
  author = {Alexandre Solomatnikov and Dinesh Somasekhar and Naran Sirisantana and Kaushik Roy}
}
@article{journals/tvlsi/EbelingMHB95,
  title = {Placement and routing tools for the Triptych FPGA},
  pages = {473-482},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.475966},
  author = {Carl Ebeling and Larry McMurchie and Scott Hauck and Steven M. Burns}
}
@article{journals/tvlsi/WuJ99,
  title = {An improved BJT-based silicon retina with tunable image smoothing capability},
  pages = {241-248},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766751},
  author = {Chung-Yu Wu and Hsin-Chin Jiang}
}
@article{journals/tvlsi/KimBM05,
  title = {Quantitative analysis and optimization techniques for on-chip cache leakage power},
  pages = {1147-1156},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859476},
  author = {Nam Sung Kim and David Blaauw and Trevor N. Mudge}
}
@article{journals/tvlsi/JasKT04,
  title = {Weighted pseudorandom hybrid BIST},
  pages = {1277-1283},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837985},
  author = {Abhijit Jas and C. V. Krishna and Nur A. Touba}
}
@article{journals/tvlsi/Abou-SeidoNC04,
  title = {Fitted Elmore delay: a simple and accurate interconnect delay model},
  pages = {691-696},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.830932},
  author = {Arif Ishaq Abou-Seido and Brian Nowak and Chris Chong-Nuen Chu}
}
@article{journals/tvlsi/XydisESP11,
  title = {High Performance and Area Efficient Flexible DSP Datapath Synthesis},
  pages = {429-442},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2034167},
  author = {Sotirios Xydis and George Economakos and Dimitrios Soudris and Kiamal Z. Pekmestzi}
}
@article{journals/tvlsi/KimDK10,
  title = {Statistical Leakage Estimation Based on Sequential Addition of Cell Leakage Currents},
  pages = {602-615},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2013956},
  author = {Wook Kim and Kyung Tae Do and Young Hwan Kim}
}
@article{journals/tvlsi/FengL13,
  title = {Fast Thermal Analysis on GPU for 3D ICs With Integrated Microchannel Cooling},
  pages = {1526-1539},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2211050},
  author = {Zhuo Feng and Peng Li}
}
@article{journals/tvlsi/KarriW02,
  title = {Algorithm level re-computing using implementation diversity: a register transfer level concurrent error detection technique},
  pages = {864-875},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808440},
  author = {Ramesh Karri and Kaijie Wu}
}
@article{journals/tvlsi/LaiW04,
  title = {Architectural design and analysis of learnable self-feedback ratio-memory cellular nonlinear network (SRMCNN) for nanoelectronic systems},
  pages = {1182-1191},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836309},
  author = {J.-L. Lai and P. C.-Y. Wu}
}
@article{journals/tvlsi/ComptonH08,
  title = {Automatic Design of Reconfigurable Domain-Specific Flexible Cores},
  pages = {493-503},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.915439},
  author = {Katherine Compton and Scott Hauck}
}
@article{journals/tvlsi/HaqueB14,
  title = {Radiation-Hard Field-Programmable Gate Arrays Configuration Technique Using Silicon on Sapphire},
  pages = {232-241},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2242101},
  author = {Kashfia Haque and Paul Beckett}
}
@article{journals/tvlsi/YilmazOB13,
  title = {Per-Device Adaptive Test for Analog/RF Circuits Using Entropy-Based Process Monitoring},
  pages = {1116-1128},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2205027},
  author = {Ender Yilmaz and Sule Ozev and Kenneth M. Butler}
}
@article{journals/tvlsi/MirsaeediTA13,
  title = {Litho-Friendly Decomposition Method for Self-Aligned Double Patterning},
  pages = {1469-1480},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2212473},
  author = {Minoo Mirsaeedi and Andres J. Torres and Mohab H. Anis}
}
@article{journals/tvlsi/ElbirtYCP01,
  title = {An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists},
  pages = {545-557},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.931230},
  author = {Adam J. Elbirt and W. Yip and B. Chetwynd and Christof Paar}
}
@article{journals/tvlsi/GenoveseN14,
  title = {ASIC and FPGA Implementation of the Gaussian Mixture Model Algorithm for Real-Time Segmentation of High Definition Video},
  pages = {537-547},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2249295},
  author = {Mariangela Genovese and Ettore Napoli}
}
@article{journals/tvlsi/WadekarP04,
  title = {Interconnect-based system-level energy and power prediction to guide architecture exploration},
  pages = {373-380},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {Suhrid A. Wadekar and Alice C. Parker}
}
@article{journals/tvlsi/ManiatakosMM15,
  title = {Multiple-Bit Upset Protection in Microprocessor Memory Arrays Using Vulnerability-Based Parity Optimization and Interleaving},
  pages = {2447-2460},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2365032},
  author = {Michail Maniatakos and Maria K. Michael and Yiorgos Makris}
}
@article{journals/tvlsi/DhaouT04,
  title = {Efficient library characterization for high-level power estimation},
  pages = {657-661},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827601},
  author = {Imed Ben Dhaou and Hannu Tenhunen}
}
@article{journals/tvlsi/RiepeSSB96,
  title = {Ravel-XL: a hardware accelerator for assigned-delay compiled-code logic gate simulation},
  pages = {113-129},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486085},
  author = {Michael A. Riepe and João P. Marques Silva and Karem A. Sakallah and Richard B. Brown}
}
@article{journals/tvlsi/SousaAC13,
  title = {On the Design of RNS Reverse Converters for the Four-Moduli Set $\bf\2^\mmb n+1, 2^\mmb n-1, 2^\mmb n, 2^\mmb n+1+1\$},
  pages = {1945-1949},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2219564},
  author = {Leonel Sousa and Samuel Antao and Ricardo Chaves}
}
@article{journals/tvlsi/ZhouZZG15,
  title = {A Frame-Parallel 2 Gpixel/s Video Decoder Chip for UHDTV and 3-DTV/FTV Applications},
  pages = {2768-2781},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2385780},
  author = {Jinjia Zhou and Dajiang Zhou and Jiayi Zhu and Satoshi Goto}
}
@article{journals/tvlsi/Beckett08,
  title = {A Low-Power Reconfigurable Logic Array Based on Double-Gate Transistors},
  pages = {115-123},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912024},
  author = {Paul Beckett}
}
@article{journals/tvlsi/PachaABGBPTG00,
  title = {Threshold logic circuit design of parallel adders using resonant tunneling devices},
  pages = {558-572},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894161},
  author = {Christian Pacha and U. Auer and C. Burwick and Peter Glösekötter and A. Brennemann and Werner Prost and Franz-Josef Tegude and Karl F. Goser}
}
@article{journals/tvlsi/WangR98,
  title = {Maximum power estimation for CMOS circuits using deterministic and statistical approaches},
  pages = {134-140},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661255},
  author = {Chuan-Yu Wang and Kaushik Roy}
}
@article{journals/tvlsi/LiuYT15,
  title = {A GPU-Accelerated Parallel Shooting Algorithm for Analysis of Radio Frequency and Microwave Integrated Circuits},
  pages = {480-492},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2309606},
  author = {Xuexin Liu and Hao Yu and Sheldon X.-D. Tan}
}
@article{journals/tvlsi/RamirezEC07,
  title = {Design-for-Test Techniques for Opens in Undetected Branches in CMOS Latches and Flip-Flops},
  pages = {572-577},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.896910},
  author = {Antonio Zenteno Ramirez and Guillermo Espinosa and Víctor H. Champac}
}
@article{journals/tvlsi/LanzerottiFR04a,
  title = {Interpretation of rent's rule for ultralarge-scale integrated circuit designs, with an application to wirelength distribution models},
  pages = {1330-1347},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837990},
  author = {Mary Yvonne Lanzerotti and Giovanni Fiorenza and Rick A. Rand}
}
@article{journals/tvlsi/KhandelwalS07,
  title = {A Quadratic Modeling-Based Framework for Accurate Statistical Timing Analysis Considering Correlations},
  pages = {206-215},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.893585},
  author = {Vishal Khandelwal and Ankur Srivastava}
}
@article{journals/tvlsi/LinLLW14,
  title = {NBTI and Leakage Reduction Using ILP-Based Approach},
  pages = {2034-2038},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280651},
  author = {Ing-Chao Lin and Kuan-Hui Li and Chia-Hao Lin and Kai-Chiang Wu}
}
@article{journals/tvlsi/HauckBE98,
  title = {Mesh routing topologies for multi-FPGA systems},
  pages = {400-408},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711311},
  author = {Scott Hauck and Gaetano Borriello and Carl Ebeling}
}
@article{journals/tvlsi/LinC09,
  title = {A New Architecture of a Two-Stage Lossless Data Compression and Decompression Algorithm},
  pages = {1297-1303},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2003512},
  author = {Ming-Bo Lin and Yung-Yi Chang}
}
@article{journals/tvlsi/DayW95,
  title = {Investigation into micropipeline latch design styles},
  pages = {264-272},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386226},
  author = {Paul Day and John V. Woods}
}
@article{journals/tvlsi/TangYLJ15,
  title = {McPAT-PVT: Delay and Power Modeling Framework for FinFET Processor Architectures Under PVT Variations},
  pages = {1616-1627},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2352354},
  author = {Aoxiang Tang and Yang Yang and Chun-Yi Lee and Niraj K. Jha}
}
@article{journals/tvlsi/MinJKCSKK12,
  title = {A 0.31-1 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications},
  pages = {1524-1528},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2158011},
  author = {Young-Jae Min and Chan-Hui Jeong and Kyu-Young Kim and Won Ho Choi and Jong-Pil Son and Chulwoo Kim and Soo-Won Kim}
}
@article{journals/tvlsi/SchaferK08,
  title = {Hotspots Elimination and Temperature Flattening in VLSI Circuits},
  pages = {1475-1487},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2001140},
  author = {Benjamin Carrión Schäfer and Taewhan Kim}
}
@article{journals/tvlsi/YuanODTHPCWCD15,
  title = {Design Considerations for Reconfigurable Delay Circuit to Emulate System Critical Paths},
  pages = {2714-2718},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2364785},
  author = {Xiaobin Yuan and Pawel Owczarczyk and Alan J. Drake and Marshall D. Tiner and David T. Hui and John P. Pennings and Francesco A. Campisano and Richard L. Willaman and Leana M. Cropp and Rudolph D. Dussault}
}
@article{journals/tvlsi/YeHHCGLT0CLCEKL15,
  title = {Diagnosis and Layout Aware (DLA) Scan Chain Stitching},
  pages = {466-479},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2313563},
  author = {Jing Ye and Yu Huang and Yu Hu and Wu-Tung Cheng and Ruifeng Guo and Liyang Lai and Ting-Pu Tai and Xiaowei Li 0001 and Wei-pin Changchien and Daw-Ming Lee and Ji-Jan Chen and Sandeep C. Eruvathi and Kartik K. Kumara and Charles C. C. Liu and Sam Pan}
}
@article{journals/tvlsi/AlimohammadFC12,
  title = {Hardware Implementation of Nakagami and Weibull Variate Generators},
  pages = {1276-1284},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2156822},
  author = {Amirhossein Alimohammad and Saeed Fouladi Fard and Bruce F. Cockburn}
}
@article{journals/tvlsi/LiCJZW14,
  title = {Software/Hardware Parallel Long-Period Random Number Generation Framework Based on the WELL Method},
  pages = {1054-1059},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2262103},
  author = {Yuan Li and Paul Chow and Jiang Jiang and Minxuan Zhang and Shaojun Wei}
}
@article{journals/tvlsi/ChatterjeeS05,
  title = {Design of a 1.7-GHz low-power delay-fault-testable 32-b ALU in 180-nm CMOS technology},
  pages = {1296-1304},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859563},
  author = {Bhaskar Chatterjee and Manoj Sachdev}
}
@article{journals/tvlsi/RaghunathanDJ03,
  title = {High-level macro-modeling and estimation techniques for switching activity and power consumption},
  pages = {538-557},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812295},
  author = {Anand Raghunathan and Sujit Dey and Niraj K. Jha}
}
@article{journals/tvlsi/ShenH12,
  title = {A Low Cost Calibrated DAC for High-Resolution Video Display System},
  pages = {1743-1747},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2161679},
  author = {Meng-Hung Shen and Po-Chiun Huang}
}
@article{journals/tvlsi/PanHL12,
  title = {IVF: Characterizing the Vulnerability of Microprocessor Structures to Intermittent Faults},
  pages = {777-790},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2134115},
  author = {Songjun Pan and Yu Hu and Xiaowei Li 0001}
}
@article{journals/tvlsi/TalapatraRM10,
  title = {Low Complexity Digit Serial Systolic Montgomery Multipliers for Special Class of GF(2m)},
  pages = {847-852},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2016753},
  author = {Somsubhra Talapatra and Hafizur Rahaman and Jimson Mathew}
}
@article{journals/tvlsi/DenkP98,
  title = {Synthesis of folded pipelined architectures for multirate DSP algorithms},
  pages = {595-607},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736133},
  author = {Tracy C. Denk and Keshab K. Parhi}
}
@article{journals/tvlsi/EfthymiouG04,
  title = {A CAM with mixed serial-parallel comparison for use in low energy caches},
  pages = {325-329},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  author = {Aristides Efthymiou and Jim D. Garside}
}
@article{journals/tvlsi/CeratoMV09,
  title = {Decoding the Golden Code: A VLSI Design},
  pages = {156-160},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2003163},
  author = {Barbara Cerato and Guido Masera and Emanuele Viterbo}
}
@article{journals/tvlsi/MaWS08,
  title = {Adaptive On-Chip Power Supply With Robust One-Cycle Control Technique},
  pages = {1240-1243},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000522},
  author = {Dongsheng Ma and J. Wang and Minkyu Song}
}
@article{journals/tvlsi/BurchNYT93,
  title = {A Monte Carlo approach for power estimation},
  pages = {63-71},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.219908},
  author = {Richard Burch and Farid N. Najm and Ping Yang and Timothy N. Trick}
}
@article{journals/tvlsi/YangLKH11,
  title = {An On-Chip AHB Bus Tracer With Real-Time Compression and Dynamic Multiresolution Supports for SoC},
  pages = {571-584},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2039811},
  author = {Fu-Ching Yang and Yi-Ting Lin and Chung-Fu Kao and Ing-Jer Huang}
}
@article{journals/tvlsi/BeerG15,
  title = {Eleven Ways to Boost Your Synchronizer},
  pages = {1040-1049},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2331331},
  author = {Salomon Beer and Ran Ginosar}
}
@article{journals/tvlsi/TangDM97,
  title = {Intrinsic MOSFET parameter fluctuations due to random dopant placement},
  pages = {369-376},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645063},
  author = {Xinghai Tang and Vivek De and James D. Meindl}
}
@article{journals/tvlsi/HajjEDA14,
  title = {An Algorithm-Centric Energy-Aware Design Methodology},
  pages = {2431-2435},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2289906},
  author = {Hazem M. Hajj and Wassim El-Hajj and Mehiar Dabbagh and Tawfik R. Arabi}
}
@article{journals/tvlsi/VemuriG01,
  title = {Guest editorial reconfigurable and adaptive VLSI systems},
  pages = {107-108},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2001.920825},
  author = {Ranga Vemuri and R. K. Gupta}
}
@article{journals/tvlsi/WangTGTW12,
  title = {Design and Analysis of a Delay Sensor Applicable to Process/Environmental Variations and Aging Measurements},
  pages = {1405-1418},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2158124},
  author = {Xiaoxiao Wang and Mohammad Tehranipoor and Saji George and Dat Tran and LeRoy Winemberg}
}
@article{journals/tvlsi/KuOMI07,
  title = {Thermal Management of On-Chip Caches Through Power Density Minimization},
  pages = {592-604},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.896916},
  author = {Ja Chun Ku and Serkan Ozdemir and Gokhan Memik and Yehea I. Ismail}
}
@article{journals/tvlsi/MarkasRK94,
  title = {Design and DCVS implementation of a self-checking bus-monitor unit for highly reliable fault-tolerant system configurations},
  pages = {149-156},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285742},
  author = {Tassos Markas and Mark Royals and Nick Kanopoulos}
}
@article{journals/tvlsi/LiaoBH05,
  title = {Microarchitecture-level leakage reduction with data retention},
  pages = {1324-1328},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859560},
  author = {Weiping Liao and Joseph M. Basile and Lei He}
}
@article{journals/tvlsi/SuhaibMS08,
  title = {A Trace-Based Framework for Verifiable GALS Composition of IPs},
  pages = {1176-1186},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000869},
  author = {Syed Suhaib and Deepak Mathaikutty and Sandeep K. Shukla}
}
@article{journals/tvlsi/AmbedeGV15,
  title = {Flexible Low Complexity Uniform and Nonuniform Digital Filter Banks With High Frequency Resolution for Multistandard Radios},
  pages = {631-641},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2317811},
  author = {Abhishek Ambede and Smitha K. G. and A. Prasad Vinod}
}
@article{journals/tvlsi/NikoubinGL16,
  title = {Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology},
  pages = {398-402},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2393717},
  author = {Tooraj Nikoubin and Mahdieh Grailoo and Changzhi Li}
}
@article{journals/tvlsi/AgarwalN08,
  title = {The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies},
  pages = {86-97},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.909792},
  author = {Kanak Agarwal and Sani R. Nassif}
}
@article{journals/tvlsi/LeeL96,
  title = {A 3.5 in 230 Mbytes read-channel chip set for magneto-optical disk drives},
  pages = {455-463},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.544410},
  author = {Sang-Soo Lee and C. A. Laber}
}
@article{journals/tvlsi/MashhadiL14,
  title = {Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator},
  pages = {343-352},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2241799},
  author = {Samaneh Babayan Mashhadi and Reza Lotfi}
}
@article{journals/tvlsi/FosterLS07,
  title = {First Silicon Functional Validation and Debug of Multicore Microprocessors},
  pages = {495-504},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.896905},
  author = {Todd J. Foster and Dennis L. Lastor and Padmaraj Singh}
}
@article{journals/tvlsi/BakshiG96,
  title = {Component selection for high-performance pipelines},
  pages = {181-194},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.502191},
  author = {Smita Bakshi and Daniel D. Gajski}
}
@article{journals/tvlsi/KimRHKB06,
  title = {A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits},
  pages = {646-649},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878226},
  author = {Chris H. Kim and Kaushik Roy and Steven Hsu and Ram Krishnamurthy and Shekhar Borkar}
}
@article{journals/tvlsi/ChenHLS15,
  title = {Hardware Efficient Mixed Radix-25/16/9 FFT for LTE Systems},
  pages = {221-229},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2304834},
  author = {Jienan Chen and Jianhao Hu and Shuyang Lee and Gerald E. Sobelman}
}
@article{journals/tvlsi/YangO11,
  title = {Full Fault Resilience and Relaxed Synchronization Requirements at the Cache-Memory Interface},
  pages = {1996-2009},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2067230},
  author = {Chengmo Yang and Alex Orailoglu}
}
@article{journals/tvlsi/ChowSRCPR99,
  title = {The design of an SRAM-based field-programmable gate array. I. Architecture},
  pages = {191-197},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766746},
  author = {P. Chow and Soon Ong Seo and J. Rose and K. Chung and G. Paez-Monzon and I. Rahardja}
}
@article{journals/tvlsi/Strauch12,
  title = {Single Cycle Access Structure for Logic Test},
  pages = {878-891},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2134875},
  author = {Tobias Strauch}
}
@article{journals/tvlsi/KhanATE06,
  title = {Analysis and Implementation of Multiple-Input, Multiple-Output VBLAST Receiver From Area and Power Efficiency Perspective},
  pages = {1281-1286},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2006.886403},
  author = {Zahid Khan and Tughrul Arslan and John S. Thompson and Ahmet T. Erdogan}
}
@article{journals/tvlsi/KrishnaRE99,
  title = {A tree-matching chip},
  pages = {277-280},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766755},
  author = {Vamsi Krishna and N. Ranganathan and Abdel Ejnioui}
}
@article{journals/tvlsi/LiuS15,
  title = {A Highly Efficient Ultralow Photovoltaic Power Harvesting System With MPPT for Internet of Things Smart Nodes},
  pages = {3065-3075},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2387167},
  author = {Xiaosen Liu and Edgar Sánchez-Sinencio}
}
@article{journals/tvlsi/MostafaAE11,
  title = {Analytical Soft Error Models Accounting for Die-to-Die and Within-Die Variations in Sub-Threshold SRAM Cells},
  pages = {182-195},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2033697},
  author = {Hassan Mostafa and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/tvlsi/YuLX12,
  title = {An FPGA Chip Identification Generator Using Configurable Ring Oscillators},
  pages = {2198-2207},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2173770},
  author = {Haile Yu and Philip Heng Wai Leong and Qiang Xu}
}
@article{journals/tvlsi/MahdizadehM13,
  title = {Novel Architecture for Efficient FPGA Implementation of Elliptic Curve Cryptographic Processor Over $\rm GF(2^163)$},
  pages = {2330-2333},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2230410},
  author = {Hossein Mahdizadeh and Massoud Masoumi}
}
@article{journals/tvlsi/GuptaZJ08,
  title = {Automatic Test Generation for Combinational Threshold Logic Networks},
  pages = {1035-1045},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000671},
  author = {Pallav Gupta and Rui Zhang and Niraj K. Jha}
}
@article{journals/tvlsi/JungKK02,
  title = {Noise constrained transistor sizing and power optimization for dual Vst domino logic},
  pages = {532-541},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801625},
  author = {Seong-Ook Jung and Ki-Wook Kim and Sung-Mo Kang}
}
@article{journals/tvlsi/ZhangWP13,
  title = {Reduced-Complexity LCC Reed-Solomon Decoder Based on Unified Syndrome Computation},
  pages = {974-978},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2197030},
  author = {Wei Zhang and Hao Wang and Boyang Pan}
}
@article{journals/tvlsi/JungHP09,
  title = {Predictive-Flow-Queue-Based Energy Optimization for Gigabit Ethernet Controllers},
  pages = {1113-1126},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2019815},
  author = {Hwisung Jung and Andy Hwang and Massoud Pedram}
}
@article{journals/tvlsi/ChenYDSL10,
  title = {C-Pack: A High-Performance Microprocessor Cache Compression Algorithm},
  pages = {1196-1208},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2020989},
  author = {Xi Chen and Lei Yang and Robert P. Dick and Li Shang and Haris Lekatsas}
}
@article{journals/tvlsi/Garcia-MontesdeocaMN09,
  title = {CMOS Driver-Receiver Pair for Low-Swing Signaling for Low Energy On-Chip Interconnects},
  pages = {311-316},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2004549},
  author = {Jose Carlos Garcia-Montesdeoca and Juan A. Montiel-Nelson and Saeid Nooshabadi}
}
@article{journals/tvlsi/SongK04,
  title = {Quadrature direct digital frequency synthesizers using interpolation-based angle rotation},
  pages = {701-710},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.830921},
  author = {Yongchul Song and Beomsup Kim}
}
@article{journals/tvlsi/BishopLVI01,
  title = {Design considerations for databus charge recovery},
  pages = {104-106},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920824},
  author = {Benjamin Bishop and V. Lyuboslavsky and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@article{journals/tvlsi/RuanNCLS02,
  title = {ENPCO: an entropy-based partition-codec algorithm to reduce power for bipartition-codec architecture in pipelined circuits},
  pages = {942-949},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808422},
  author = {Shanq-Jang Ruan and Edwin Naroska and Yen-Jen Chang and Feipei Lai and Uwe Schwiegelshohn}
}
@article{journals/tvlsi/LinSJ15,
  title = {PAQCS: Physical Design-Aware Fault-Tolerant Quantum Circuit Synthesis},
  pages = {1221-1234},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2337302},
  author = {Chia-Chun Lin and Susmita Sur-Kolay and Niraj K. Jha}
}
@article{journals/tvlsi/ChenYS11,
  title = {A Fast Locking All-Digital Phase-Locked Loop via Feed-Forward Compensation Technique},
  pages = {857-868},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2039971},
  author = {Xin Chen and Jun Yang 0006 and Longxing Shi}
}
@article{journals/tvlsi/RoyXC10,
  title = {Analysis of the Impacts of Signal Slew and Skew on the Behavior of Coupled RLC Interconnects for Different Switching Patterns},
  pages = {338-342},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2011911},
  author = {Abinash Roy and Jingye Xu and Masud H. Chowdhury}
}
@article{journals/tvlsi/LiuZZWP11,
  title = {An Ultra Low Power Baseband Transceiver IC for Wireless Body Area Network in 0.18-mu m CMOS Technology},
  pages = {1418-1428},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2053393},
  author = {Xin Liu and Yuanjin Zheng and Bin Zhao and Yisheng Wang and Myint Wai Phyu}
}
@article{journals/tvlsi/GaitanGU15,
  title = {CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers},
  pages = {1661-1674},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2346542},
  author = {Vasile Gheorghita Gaitan and Nicoleta-Cristina Gaitan and Ioan Ungurean}
}
@article{journals/tvlsi/PomeranzR04,
  title = {Improving the stuck-at fault coverage of functional test sequences by using limited-scan operations},
  pages = {780-788},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.830910},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/LuCJTWHKHLK15,
  title = {A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist},
  pages = {958-962},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2318518},
  author = {Chien-Yu Lu and Ching-Te Chuang and Shyh-Jye Jou and Ming-Hsien Tu and Ya-Ping Wu and Chung-Ping Huang and Paul-Sen Kan and Huan-Shun Huang and Kuen-Di Lee and Yung-Shin Kao}
}
@article{journals/tvlsi/MirtarDR15,
  title = {Joint Work and Voltage/Frequency Scaling for Quality-Optimized Dynamic Thermal Management},
  pages = {1017-1030},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2333741},
  author = {Ali Mirtar and Sujit Dey and Anand Raghunathan}
}
@article{journals/tvlsi/PantGS12,
  title = {AppAdapt: Opportunistic Application Adaptation in Presence of Hardware Variation},
  pages = {1986-1996},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2167360},
  author = {Aashish Pant and Puneet Gupta and Mihaela van der Schaar}
}
@article{journals/tvlsi/DaveauMIJ97,
  title = {Protocol selection and interface generation for HW-SW codesign},
  pages = {136-144},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555993},
  author = {Jean-Marc Daveau and Gilberto Fernandes Marchioro and Tarek Ben Ismail and Ahmed Amine Jerraya}
}
@article{journals/tvlsi/LiangZLZGL13,
  title = {Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes},
  pages = {614-623},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2195689},
  author = {Feng Liang and Luwen Zhang and Shaochong Lei and Guohe Zhang and Kaile Gao and Bin Liang}
}
@article{journals/tvlsi/TseTL12,
  title = {Design Exploration of Quadrature Methods in Option Pricing},
  pages = {818-826},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2128354},
  author = {Anson H. T. Tse and David B. Thomas and Wayne Luk}
}
@article{journals/tvlsi/KhodabandehlooMA11,
  title = {CVNS-Based Storage and Refreshing Scheme for a Multi-Valued Dynamic Memory},
  pages = {1517-1521},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2048588},
  author = {Golnar Khodabandehloo and Mitra Mirhassani and Majid Ahmadi}
}
@article{journals/tvlsi/KalraL10,
  title = {Configuration Locking and Schedulability Estimation for Reduced Reconfiguration Overheads of Reconfigurable Systems},
  pages = {671-674},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2014068},
  author = {Rahul Kalra and Roman L. Lysecky}
}
@article{journals/tvlsi/OldridgeW05,
  title = {A novel FPGA architecture supporting wide, shallow memories},
  pages = {758-762},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848817},
  author = {Steven W. Oldridge and Steven J. E. Wilton}
}
@article{journals/tvlsi/ZhuYGLYZZ15,
  title = {A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual Modulus Prescaler},
  pages = {194-197},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2300871},
  author = {Wen-rui Zhu and Haigang Yang and Tongqiang Gao and Fei Liu 0011 and Tao Yin and Dandan Zhang and Hongfeng Zhang}
}
@article{journals/tvlsi/KrishnanK10,
  title = {TABS: Temperature-Aware Layout-Driven Behavioral Synthesis},
  pages = {1649-1659},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2026047},
  author = {Vyas Krishnan and Srinivas Katkoori}
}
@article{journals/tvlsi/HwangA03,
  title = {Test data compression and test time reduction using an embedded microprocessor},
  pages = {853-862},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817140},
  author = {Sungbae Hwang and Jacob A. Abraham}
}
@article{journals/tvlsi/HerrmannOJK98,
  title = {A MIMD-based video signal processing architecture suitable for large area integration and a 16.6-cm2 monolithic implementation},
  pages = {284-291},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678889},
  author = {Klaus Herrmann and Jan Otterstedt and Hartwig Jeschke and M. Kuboschek}
}
@article{journals/tvlsi/MeherJC11,
  title = {A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters},
  pages = {1733-1745},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2060374},
  author = {Manas Ranjan Meher and Ching-Chuen Jong and Chip-Hong Chang}
}
@article{journals/tvlsi/TidaYZS15,
  title = {On the Efficacy of Through-Silicon-Via Inductors},
  pages = {1322-1334},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2338862},
  author = {Umamaheswara Rao Tida and Rongbo Yang and Cheng Zhuo and Yiyu Shi}
}
@article{journals/tvlsi/RadulovQR15a,
  title = {A 28-nm CMOS 7-GS/s 6-bit DAC With DfT Clock and Memory Reaching SFDR >50 dB Up to 1 GHz},
  pages = {1941-1945},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2350540},
  author = {Georgi I. Radulov and Patrick J. Quinn and Arthur H. M. van Roermund}
}
@article{journals/tvlsi/MasselosCGM02,
  title = {A systematic methodology for the application of data transfer and storage optimizing code transformations for power consumption and execution time reduction in realizations of multimedia algorithms on programmable processors},
  pages = {515-518},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800530},
  author = {Kostas Masselos and Francky Catthoor and Constantinos E. Goutis and Hugo De Man}
}
@article{journals/tvlsi/GhodratGN06,
  title = {Expression equivalence checking using interval analysis},
  pages = {830-842},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878471},
  author = {Mohammad Ali Ghodrat and Tony Givargis and Alexandru Nicolau}
}
@article{journals/tvlsi/TaylorEPT10,
  title = {Asynchronous Data-Driven Circuit Synthesis},
  pages = {1093-1106},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2009.2020168},
  author = {Sam Taylor and Doug A. Edwards and Luis A. Plana and Luis A. Tarazona}
}
@article{journals/tvlsi/BhattacharyyaKG15,
  title = {Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit},
  pages = {2001-2008},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2357057},
  author = {Partha Bhattacharyya and Bijoy Kundu and Sovan Ghosh and Vinay Kumar and Anup Dandapat}
}
@article{journals/tvlsi/GuptaJL07,
  title = {A Test Generation Framework for Quantum Cellular Automata Circuits},
  pages = {24-36},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2007.891081},
  author = {Pallav Gupta and Niraj K. Jha and Loganathan Lingappan}
}
@article{journals/tvlsi/YuSLLW12,
  title = {Optimizing Floating Point Units in Hybrid FPGAs},
  pages = {1295-1303},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2153883},
  author = {Chi Wai Yu and Alastair M. Smith and Wayne Luk and Philip Heng Wai Leong and Steven J. E. Wilton}
}
@article{journals/tvlsi/RabuskeRFR15,
  title = {An 8-bit 0.35-V 5.04-fJ/Conversion-Step SAR ADC With Background Self-Calibration of Comparator Offset},
  pages = {1301-1307},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2337236},
  author = {Taimur Gibran Rabuske and Fabio Alex Rabuske and Jorge R. Fernandes and Cesar Ramos Rodrigues}
}
@article{journals/tvlsi/AzarderakhshKSL15,
  title = {Systolic Gaussian Normal Basis Multiplier Architectures Suitable for High-Performance Applications},
  pages = {1969-1972},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2345774},
  author = {Reza Azarderakhsh and Mehran Mozaffari Kermani and Siavash Bayat Sarmadi and Chiou-Yng Lee}
}
@article{journals/tvlsi/BalkanSPG08,
  title = {Selective Writeback: Reducing Register File Pressure and Energy Consumption},
  pages = {650-661},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000243},
  author = {Deniz Balkan and Joseph J. Sharkey and Dmitry Ponomarev and Kanad Ghose}
}
@article{journals/tvlsi/YangCZS14,
  title = {Friendly Fast Poisson Solver Preconditioning Technique for Power Grid Analysis},
  pages = {899-912},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2252375},
  author = {Jianlei Yang and Yici Cai and Qiang Zhou and Jin Shi}
}
@article{journals/tvlsi/ZhuQM06,
  title = {Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation},
  pages = {707-716},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878266},
  author = {Xinping Zhu and Wei Qin and Sharad Malik}
}
@article{journals/tvlsi/EmreC13,
  title = {Techniques for Compensating Memory Errors in JPEG2000},
  pages = {159-163},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2180407},
  author = {Yunus Emre and Chaitali Chakrabarti}
}
@article{journals/tvlsi/ChenZJW13,
  title = {Reconfigurable Adaptive Singular Value Decomposition Engine Design for High-Throughput MIMO-OFDM Systems},
  pages = {747-760},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2195040},
  author = {Yen-Liang Chen and Cheng-Zhou Zhan and Ting-Jyun Jheng and An-Yeu Wu}
}
@article{journals/tvlsi/AliotoE14,
  title = {Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II-Evaluation at Circuit Level and Design Perspectives},
  pages = {2499-2512},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2293153},
  author = {Massimo Alioto and David Esseni}
}
@article{journals/tvlsi/SungCYK14,
  title = {A Delay Test Architecture for TSV With Resistive Open Defects in 3-D Stacked Memories},
  pages = {2380-2387},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2289964},
  author = {Hyungsu Sung and Keewon Cho and Kunsang Yoon and Sungho Kang}
}
@article{journals/tvlsi/BosiBS99,
  title = {Reconfigurable pipelined 2-D convolvers for fast digital signal processing},
  pages = {299-308},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.784091},
  author = {B. Bosi and Guy Bois and Yvon Savaria}
}
@article{journals/tvlsi/CodrescuNMW03,
  title = {Modeling technology impact on cluster microprocessor performance},
  pages = {909-920},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817512},
  author = {Lucian Codrescu and S. Nugent and James D. Meindl and D. Scott Wills}
}
@article{journals/tvlsi/AlzaherA15,
  title = {Implementation of Compact Polyphase Channel-Select Filters for Multistandard Broadcasting},
  pages = {2312-2316},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2362060},
  author = {Hussain A. Alzaher and Mohammad K. Al-Ghamdi}
}
@article{journals/tvlsi/AlamJPCRJ10,
  title = {Interstratum Connection Design Considerations for Cost-Effective 3-D System Integration},
  pages = {450-460},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011910},
  author = {Syed M. Alam and Robert E. Jones and Scott Pozder and Ritwik Chatterjee and Shahid Rauf and Ankur Jain}
}
@article{journals/tvlsi/SeoMPKKLWKC07,
  title = {A Low Power Fully CMOS Integrated RF Transceiver IC for Wireless Sensor Networks},
  pages = {227-231},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.893586},
  author = {Hae-Moon Seo and YeonKug Moon and Yong-Kuk Park and Dongsu Kim and Dong-Sun Kim and Youn-Sung Lee and Kwang-Ho Won and Seong-Dong Kim and Pyung Choi}
}
@article{journals/tvlsi/Chakrabarty03,
  title = {A synthesis-for-transparency approach for hierarchical and system-on-a-chip test},
  pages = {167-179},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810784},
  author = {K. Chakrabarty}
}
@article{journals/tvlsi/SanchezR15,
  title = {On the Functional Test of Branch Prediction Units},
  pages = {1675-1688},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2356612},
  author = {Ernesto Sánchez and Matteo Sonza Reorda}
}
@article{journals/tvlsi/ShiLLXYZ14,
  title = {A Unified Write Buffer Cache Management Scheme for Flash Memory},
  pages = {2779-2792},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2294462},
  author = {Liang Shi and Jianhua Li and Qing'an Li and Chun Jason Xue and Chengmo Yang and Xuehai Zhou}
}
@article{journals/tvlsi/EndoLHSOFNKDA15,
  title = {A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation},
  pages = {1429-1438},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2339892},
  author = {Sho Endo and Yang Li and Naofumi Homma and Kazuo Sakiyama and Kazuo Ohta and Daisuke Fujimoto and Makoto Nagata and Toshihiro Katashita and Jean-Luc Danger and Takafumi Aoki}
}
@article{journals/tvlsi/ParkJRJ13,
  title = {ADDLL for Clock-Deskew Buffer in High-Performance SoCs},
  pages = {1368-1373},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2210742},
  author = {Jung-Hyun Park and Dong-Hoon Jung and Kyungho Ryu and Seong-Ook Jung}
}
@article{journals/tvlsi/EsmaeiliA13,
  title = {Integrated Power and Clock Distribution Network},
  pages = {1941-1945},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2219630},
  author = {Seyed Ebrahim Esmaeili and Asim J. Al-Khalili}
}
@article{journals/tvlsi/ZamanlooyM15,
  title = {CVNS Synapse Multiplier for Robust Neurochips With On-Chip Learning},
  pages = {2540-2551},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2367496},
  author = {Babak Zamanlooy and Mitra Mirhassani}
}
@article{journals/tvlsi/HomayounSGV11,
  title = {Reducing Power in All Major CAM and SRAM-Based Processor Units via Centralized, Dynamic Resource Size Management},
  pages = {2081-2094},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2064185},
  author = {Houman Homayoun and Avesta Sasan and Jean-Luc Gaudiot and Alexander V. Veidenbaum}
}
@article{journals/tvlsi/PatelM04,
  title = {Error-correction and crosstalk avoidance in DSM busses},
  pages = {1076-1080},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827565},
  author = {Ketan N. Patel and Igor L. Markov}
}
@article{journals/tvlsi/OkobiahMK14,
  title = {Fast Design Optimization Through Simple Kriging Metamodeling: A Sense Amplifier Case Study},
  pages = {932-937},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2256436},
  author = {Oghenekarho Okobiah and Saraju P. Mohanty and Elias Kougianos}
}
@article{journals/tvlsi/BucciGLST11,
  title = {Delay-Based Dual-Rail Precharge Logic},
  pages = {1147-1153},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2046505},
  author = {Marco Bucci and Luca Giancane and Raimondo Luzzi and Giuseppe Scotti and Alessandro Trifiletti}
}
@article{journals/tvlsi/CalimeraBMP10,
  title = {Temperature-Insensitive Dual- Vth Synthesis for Nanometer CMOS Technologies Under Inverse Temperature Dependence},
  pages = {1608-1620},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2009.2025884},
  author = {Andrea Calimera and R. Iris Bahar and Enrico Macii and Massimo Poncino}
}
@article{journals/tvlsi/MoonASDB03,
  title = {Voltage-pulse driven harmonic resonant rail drivers for low-power applications},
  pages = {762-777},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.814323},
  author = {Joong-Seok Moon and William C. Athas and Sigfrid D. Soli and Jeffrey T. Draper and Peter A. Beerel}
}
@article{journals/tvlsi/LinY15a,
  title = {An Efficient List Decoder Architecture for Polar Codes},
  pages = {2508-2518},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2378992},
  author = {Jun Lin and Zhiyuan Yan}
}
@article{journals/tvlsi/HoyaTSOMSDOKSOYKNF10,
  title = {A 64-Mb Chain FeRAM With Quad BL Architecture and 200 MB/s Burst Mode},
  pages = {1745-1752},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2034380},
  author = {Katsuhiko Hoya and Daisaburo Takashima and Shinichiro Shiratake and Ryu Ogiwara and Tadashi Miyakawa and Hidehiro Shiga and S. M. Doumae and S. Ohtsuki and Yoshinori Kumura and Susumu Shuto and Tohru Ozaki and Koji Yamakawa and Iwao Kunishima and Akihiro Nitayama and Shuso Fujii}
}
@article{journals/tvlsi/KleinLASA09,
  title = {A Multi-Model Engine for High-Level Power Estimation Accuracy Optimization},
  pages = {660-673},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2013627},
  author = {Felipe Klein and Roberto Leao and Guido Araujo and Luiz C. V. dos Santos and Rodolfo Azevedo}
}
@article{journals/tvlsi/AudetC97,
  title = {Yield improvement of a large area magnetic field sensor array using redundancy schemes},
  pages = {28-33},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555984},
  author = {Yves Audet and Glenn H. Chapman}
}
@article{journals/tvlsi/ParkPKD11,
  title = {A Multi-Granularity Power Modeling Methodology for Embedded Processors},
  pages = {668-681},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2039153},
  author = {Young-Hwan Park and Sudeep Pasricha and Fadi J. Kurdahi and Nikil D. Dutt}
}
@article{journals/tvlsi/ChengWKCW12,
  title = {A Scalable High-Performance Virus Detection Processor Against a Large Pattern Set for Embedded Network Security},
  pages = {841-854},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2119382},
  author = {Chieh-Jen Cheng and Chao-Ching Wang and Wei-Chun Ku and Tien-Fu Chen and Jinn-Shyan Wang}
}
@article{journals/tvlsi/CarlsonGBZKN10,
  title = {SRAM Read/Write Margin Enhancements Using FinFETs},
  pages = {887-900},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2019279},
  author = {Andrew Carlson and Zheng Guo and Sriram Balasubramanian and Radu Zlatanovici and Tsu-Jae King and Borivoje Nikolic}
}
@article{journals/tvlsi/KursunF04,
  title = {Sleep switch dual threshold Voltage domino logic with reduced standby leakage current},
  pages = {485-496},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  author = {Volkan Kursun and Eby G. Friedman}
}
@article{journals/tvlsi/ZhaoW08,
  title = {MTNet: Design of a Wireless Test Framework for Heterogeneous Nanometer Systems-on-Chip},
  pages = {1046-1057},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000820},
  author = {Dan Zhao and Yi Wang 0007}
}
@article{journals/tvlsi/KapoorG13,
  title = {Architectural Analysis for Wirelessly Powered Computing Platforms},
  pages = {2106-2117},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227851},
  author = {Ajay Kapoor and José Pineda de Gyvez}
}
@article{journals/tvlsi/LinCC02,
  title = {Arbitrarily shaped rectilinear module placement using the transitive closure graph representation},
  pages = {886-901},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808431},
  author = {Jai-Ming Lin and Hsin-Lung Chen and Yao-Wen Chang}
}
@article{journals/tvlsi/LiuRM12,
  title = {Efficient Majority Logic Fault Detection With Difference-Set Codes for Memory Applications},
  pages = {148-156},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2091432},
  author = {Shih-Fu Liu and Pedro Reviriego and Juan Antonio Maestro}
}
@article{journals/tvlsi/KandemirKCK04,
  title = {Compiler-directed scratch pad memory optimization for embedded multiprocessors},
  pages = {281-287},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  author = {Mahmut T. Kandemir and Ismail Kadayif and Alok N. Choudhary and Ibrahim Kolcu}
}
@article{journals/tvlsi/Chen15,
  title = {An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability},
  pages = {203-207},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2302447},
  author = {Yuan-Ho Chen}
}
@article{journals/tvlsi/YangCZZ15,
  title = {A Selected Inversion Approach for Locality Driven Vectorless Power Grid Verification},
  pages = {2617-2628},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2365520},
  author = {Jianlei Yang and Yici Cai and Qiang Zhou and Wei Zhao}
}
@article{journals/tvlsi/KimSL11,
  title = {A Reduced-Complexity Architecture for LDPC Layered Decoding Schemes},
  pages = {1099-1103},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2043965},
  author = {Sangmin Kim and Gerald E. Sobelman and Hanho Lee}
}
@article{journals/tvlsi/DobkinGS06,
  title = {High Rate Data Synchronization in GALS SoCs},
  pages = {1063-1074},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884148},
  author = {Rostislav (Reuven) Dobkin and Ran Ginosar and Christos P. Sotiriou}
}
@article{journals/tvlsi/LoiK15,
  title = {Scalable Elliptic Curve Cryptosystem FPGA Processor for NIST Prime Curves},
  pages = {2753-2756},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2375640},
  author = {Kung Chi Cinnati Loi and Seok-Bum Ko}
}
@article{journals/tvlsi/KeaneEKSK08,
  title = {Stack Sizing for Optimal Current Drivability in Subthreshold Circuits},
  pages = {598-602},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.917571},
  author = {John Keane and Hanyong Eom and Tony Tae-Hyoung Kim and Sachin S. Sapatnekar and Chris H. Kim}
}
@article{journals/tvlsi/LiuHM04,
  title = {Individual wire-length prediction with application to timing-driven placement},
  pages = {1004-1014},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.834234},
  author = {Qinghua Liu and Bo Hu and Malgorzata Marek-Sadowska}
}
@article{journals/tvlsi/KimMPC09,
  title = {Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture},
  pages = {593-603},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.2006039},
  author = {Yoonjin Kim and Rabi N. Mahapatra and Ilhyun Park and Kiyoung Choi}
}
@article{journals/tvlsi/NielsenSM09,
  title = {Behavioral Synthesis of Asynchronous Circuits Using Syntax Directed Translation as Backend},
  pages = {248-261},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2005285},
  author = {Sune Fallgaard Nielsen and Jens Sparsø and Jan Madsen}
}
@article{journals/tvlsi/Ye10,
  title = {Using the Minimum Set of Input Combinations to Minimize the Area of Local Routing Networks in Logic Clusters Containing Logically Equivalent I/Os in FPGAs},
  pages = {95-107},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2008188},
  author = {Andy Gean Ye}
}
@article{journals/tvlsi/HerbertGM12,
  title = {Exploiting Process Variability in Voltage/Frequency Control},
  pages = {1392-1404},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2160001},
  author = {Sebastian Herbert and Siddharth Garg and Diana Marculescu}
}
@article{journals/tvlsi/FlaniganT10,
  title = {Identification of Delay Measurable PDFs Using Linear Dependency Relationships},
  pages = {1011-1015},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017541},
  author = {Edward Flanigan and Spyros Tragoudas}
}
@article{journals/tvlsi/ElshamyMGS15,
  title = {A Novel Nondestructive Read/Write Circuit for Memristor-Based Memory Arrays},
  pages = {2648-2656},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2377192},
  author = {Mohamed Elshamy and Hassan Mostafa and Yehya H. Ghallab and Mohamed Sameh Said}
}
@article{journals/tvlsi/RossiMCSVSWEPG13,
  title = {Application Space Exploration of a Heterogeneous Run-Time Configurable Digital Signal Processor},
  pages = {193-205},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2185963},
  author = {Davide Rossi and Claudio Mucci and Fabio Campi and Simone Spolzino and Luca Vanzolini and Henning Sahlbach and Sean Whitty and Rolf Ernst and Wolfram Putzke-Röming and Roberto Guerrieri}
}
@article{journals/tvlsi/DinhH05,
  title = {A hardware-efficient technique to implement a trellis code modulation decoder},
  pages = {745-750},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848822},
  author = {Anh Dinh and Xiao Hu}
}
@article{journals/tvlsi/AmirabadiAMN07,
  title = {Clock Delayed Domino Logic With Efficient Variable Threshold Voltage Keeper},
  pages = {125-134},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.891097},
  author = {A. Amirabadi and Ali Afzali-Kusha and Y. Mortazavi and Mehrdad Nourani}
}
@article{journals/tvlsi/BaccarinEA12,
  title = {Mixed FBB/RBB: A Novel Low-Leakage Technique for FinFET Forced Stacks},
  pages = {1467-1472},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2158614},
  author = {Davide Baccarin and David Esseni and Massimo Alioto}
}
@article{journals/tvlsi/RaoBA07,
  title = {Graphical IDDQ Signatures Reduce Defect Level and Yield Loss},
  pages = {1245-1255},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2007.904128},
  author = {Lan Rao and Michael L. Bushnell and Vishwani D. Agrawal}
}
@article{journals/tvlsi/AraujoCAP00,
  title = {Expression-tree-based algorithms for code compression on embedded RISC architectures},
  pages = {530-533},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894158},
  author = {Guido Araujo and Paulo Centoducatte and Rodolfo Azevedo and Ricardo Pannain}
}
@article{journals/tvlsi/SiddiquaG12,
  title = {Enhancing NBTI Recovery in SRAM Arrays Through Recovery Boosting},
  pages = {616-629},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2109973},
  author = {Taniya Siddiqua and Sudhanva Gurumurthi}
}
@article{journals/tvlsi/Kundu94,
  title = {Diagnosing scan chain faults},
  pages = {512-516},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335019},
  author = {Sandip Kundu}
}
@article{journals/tvlsi/AvitalDKF15,
  title = {Randomized Multitopology Logic Against Differential Power Analysis},
  pages = {702-711},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2320154},
  author = {Moshe Avital and Hadar Dagan and Osnat Keren and Alexander Fish}
}
@article{journals/tvlsi/MoshovosFNA05,
  title = {A Case for Asymmetric-Cell Cache Memories},
  pages = {877-881},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850127},
  author = {Andreas Moshovos and Babak Falsafi and Farid N. Najm and Navid Azizi}
}
@article{journals/tvlsi/El-RazoukRG14,
  title = {New Implementations of the WG Stream Cipher},
  pages = {1865-1878},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280092},
  author = {Hayssam El-Razouk and Arash Reyhani-Masoleh and Guang Gong}
}
@article{journals/tvlsi/TiwariZC05,
  title = {Memory sub-banking scheme for high throughput MAP-based SISO decoders},
  pages = {494-498},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842937},
  author = {Mayank Tiwari 0002 and Yuming Zhu and Chaitali Chakrabarti}
}
@article{journals/tvlsi/HuDWC14,
  title = {Worst Case Noise Prediction With Nonzero Current Transition Times for Power Grid Planning},
  pages = {607-620},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2252210},
  author = {Xiang Hu and Peng Du and Shih-Hung Weng and Chung-Kuan Cheng}
}
@article{journals/tvlsi/NiitsuKMIK12,
  title = {A 65fJ/b Inter-Chip Inductive-Coupling Data Transceivers Using Charge-Recycling Technique for Low-Power Inter-Chip Communication in 3-D System Integration},
  pages = {1285-1294},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2150252},
  author = {Kiichi Niitsu and Shusuke Kawai and Noriyuki Miura and Hiroki Ishikuro and Tadahiro Kuroda}
}
@article{journals/tvlsi/KimPS09,
  title = {Simple and Accurate Models for Capacitance Considering Floating Metal Fill Insertion},
  pages = {1166-1170},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2020392},
  author = {Youngmin Kim and Dusan Petranovic and Dennis Sylvester}
}
@article{journals/tvlsi/ChandraRD12,
  title = {Variation-Aware Voltage Level Selection},
  pages = {925-936},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2126050},
  author = {Saumya Chandra and Anand Raghunathan and Sujit Dey}
}
@article{journals/tvlsi/KimSR03,
  title = {Ultra-low-power DLMS adaptive filter for hearing aid applications},
  pages = {1058-1067},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.819573},
  author = {C. H.-I. Kim and Hendrawan Soeleman and Kaushik Roy}
}
@article{journals/tvlsi/Pomeranz15a,
  title = {Static Test Compaction for Low-Power Test Sets by Increasing the Switching Activity},
  pages = {1936-1940},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2345762},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/AdyaM03,
  title = {Fixed-outline floorplanning: enabling hierarchical design},
  pages = {1120-1135},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817546},
  author = {Saurabh N. Adya and Igor L. Markov}
}
@article{journals/tvlsi/HeydariP03,
  title = {Ground bounce in digital VLSI circuits},
  pages = {180-193},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810785},
  author = {Payam Heydari and Massoud Pedram}
}
@article{journals/tvlsi/MezhibaF02,
  title = {Inductive properties of high-performance power distribution grids},
  pages = {762-776},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.808683},
  author = {Andrey V. Mezhiba and Eby G. Friedman}
}
@article{journals/tvlsi/MusollLC98,
  title = {Working-zone encoding for reducing the energy in microprocessor address buses},
  pages = {568-572},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736129},
  author = {Enric Musoll and Tomás Lang and Jordi Cortadella}
}
@article{journals/tvlsi/LiG00,
  title = {HDL presynthesis optimizations using a tabular model},
  pages = {369-378},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863616},
  author = {Jian Li and Rajesh K. Gupta}
}
@article{journals/tvlsi/FallahLD00,
  title = {Solving covering problems using LPR-based lower bounds},
  pages = {9-17},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.820757},
  author = {Farzan Fallah and Stan Y. Liao and Srinivas Devadas}
}
@article{journals/tvlsi/YuZS12,
  title = {Power Management of MIMO Network Interfaces on Mobile Systems},
  pages = {1175-1186},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2157369},
  author = {Hang Yu and Lin Zhong and Ashutosh Sabharwal}
}
@article{journals/tvlsi/Lajolo01,
  title = {Bus guardians: an effective solution for online detection and correction of faults affecting system-on-chip buses},
  pages = {974-982},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974911},
  author = {Marcello Lajolo}
}
@article{journals/tvlsi/LehtonenPLK14,
  title = {Large-Scale Memristive Associative Memories},
  pages = {562-574},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2250319},
  author = {Eero Lehtonen and Jussi H. Poikonen and Mika Laiho and Pentti Kanerva}
}
@article{journals/tvlsi/JiangSBK98,
  title = {Interleaving buffer insertion and transistor sizing into a single optimization},
  pages = {625-633},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736136},
  author = {Yanbin Jiang and Sachin S. Sapatnekar and Cyrus Bamji and Juho Kim}
}
@article{journals/tvlsi/ShiLXZ13,
  title = {Cooperating Virtual Memory and Write Buffer Management for Flash-Based Storage Systems},
  pages = {706-719},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2193909},
  author = {Liang Shi and Jianhua Li and Chun Jason Xue and Xuehai Zhou}
}
@article{journals/tvlsi/SirichotiyakulEOPB02,
  title = {Duet: an accurate leakage estimation and optimization tool for dual-Vt circuits},
  pages = {79-90},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994980},
  author = {Supamas Sirichotiyakul and Tim Edwards and Chanhee Oh and Rajendran Panda and David Blaauw}
}
@article{journals/tvlsi/KimZL15,
  title = {Energy Efficient Approximate Arithmetic for Error Resilient Neuromorphic Computing},
  pages = {2733-2737},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2365458},
  author = {Yongtae Kim and Yong Zhang and Peng Li}
}
@article{journals/tvlsi/AliotoP02,
  title = {Analysis and comparison on full adder block in submicron technology},
  pages = {806-823},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808446},
  author = {Massimo Alioto and Gaetano Palumbo}
}
@article{journals/tvlsi/BehrouzianM14,
  title = {Analytical Solutions for Distributed Interconnect Models - Part I: Step Input Response of Finite and Semi-Infinite Lines},
  pages = {2596-2606},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2280816},
  author = {Amir Reza Baghban Behrouzian and Nasser Masoumi}
}
@article{journals/tvlsi/Liu94,
  title = {Partial address directory for cache access},
  pages = {226-240},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285748},
  author = {Lishing Liu}
}
@article{journals/tvlsi/MezhibaF04,
  title = {Scaling trends of on-chip power distribution noise},
  pages = {386-394},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {Andrey V. Mezhiba and Eby G. Friedman}
}
@article{journals/tvlsi/FangL014,
  title = {Lifetime Enhancement Techniques for PCM-Based Image Buffer in Multimedia Applications},
  pages = {1450-1455},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2266668},
  author = {Yuntan Fang and Huawei Li and Xiaowei Li 0001}
}
@article{journals/tvlsi/KongPOMMC12,
  title = {Fine-Grain Voltage Tuned Cache Architecture for Yield Management Under Process Variations},
  pages = {1532-1536},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2011.2159634},
  author = {Joonho Kong and Yan Pan and Serkan Ozdemir and Anitha Mohan and Gokhan Memik and Sung Woo Chung}
}
@article{journals/tvlsi/MatutinoCS15,
  title = {Arithmetic-Based Binary-to-RNS Converter Modulo 2n±k for jn-bit Dynamic Range},
  pages = {603-607},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2314174},
  author = {Pedro Miguens Matutino and Ricardo Chaves and Leonel Sousa}
}
@article{journals/tvlsi/StevensGB11,
  title = {Energy and Performance Models for Synchronous and Asynchronous Communication},
  pages = {369-382},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2037327},
  author = {Kenneth S. Stevens and Pankaj Golani and Peter A. Beerel}
}
@article{journals/tvlsi/LuSH05,
  title = {Design-for-testability and fault-tolerant techniques for FFT processors},
  pages = {732-741},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844306},
  author = {Shyue-Kung Lu and Jen-Sheng Shih and Shih-Chang Huang}
}
@article{journals/tvlsi/Ismail02,
  title = {On-chip inductance cons and pros},
  pages = {685-694},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808445},
  author = {Yehea I. Ismail}
}
@article{journals/tvlsi/GuKK09,
  title = {Fuer Chris H. Kim 2 Eintraege in Db, Chris H. Kim und Chris Kim. Identisch. Siehe EE-Links: Univ. of Minnesota. Modeling, Analysis, and Application of Leakage Induced Damping Effect for Power Supply Integrity},
  pages = {128-136},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2001300},
  author = {Jie Gu and John Keane and Chris H. Kim}
}
@article{journals/tvlsi/MohammadatAHZ14,
  title = {Multivoltage Aware Resistive Open Fault Model},
  pages = {220-231},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2243926},
  author = {Mohamed Tagelsir Mohammadat and Noohul Basheer Zain Ali and Fawnizu Azmadi Hussin and Mark Zwolinski}
}
@article{journals/tvlsi/TakeuchiYKKMKYS08,
  title = {Clock-Skew Test Module for Exploring Reliable Clock-Distribution Under Process and Global Voltage-Temperature Variations},
  pages = {1559-1566},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2000975},
  author = {Kan Takeuchi and A. Yoshikawa and M. Komoda and K. Kotani and Hiroaki Matsushita and Yusaku Katsuki and Y. Yamamoto and Takao Sato}
}
@article{journals/tvlsi/UllahJC15,
  title = {Z-TCAM: An SRAM-based Architecture for TCAM},
  pages = {402-406},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2309350},
  author = {Zahid Ullah and Manish Kumar Jaiswal and Ray C. C. Cheung}
}
@article{journals/tvlsi/ChenL14,
  title = {Iterative Linear Interpolation Based on Fuzzy Gradient Model for Low-Cost VLSI Implementation},
  pages = {1526-1538},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2276410},
  author = {Chao-Lieh Chen and Chien-Hao Lai}
}
@article{journals/tvlsi/KaulS04,
  title = {Low-power on-chip communication based on transition-aware global signaling (TAGS)},
  pages = {464-476},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  author = {Himanshu Kaul and Dennis Sylvester}
}
@article{journals/tvlsi/InoueTM13,
  title = {C-Based Complex Event Processing on Reconfigurable Hardware},
  pages = {971-974},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2197230},
  author = {Hiroaki Inoue and Takashi Takenaka and Masato Motomura}
}
@article{journals/tvlsi/GriffinRR12,
  title = {CLIP: Circuit Level IC Protection Through Direct Injection of Process Variations},
  pages = {791-803},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2135868},
  author = {W. Paul Griffin and Anand Raghunathan and Kaushik Roy}
}
@article{journals/tvlsi/SzekelyMKR97,
  title = {CMOS sensors for on-line thermal monitoring of VLSI circuits},
  pages = {270-276},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.609869},
  author = {Vladimir Székely and C. Marta and Zsolt Kohári and Márta Rencz}
}
@article{journals/tvlsi/CheungLLV07,
  title = {Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method},
  pages = {952-962},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900748},
  author = {Ray C. C. Cheung and Dong-U Lee and Wayne Luk and John D. Villasenor}
}
@article{journals/tvlsi/SenguttuvanBC09,
  title = {Efficient EVM Testing of Wireless OFDM Transceivers Using Null Carriers},
  pages = {803-814},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2006074},
  author = {Rajarajan Senguttuvan and Soumendu Bhattacharya and Abhijit Chatterjee}
}
@article{journals/tvlsi/SabadeW06,
  title = {Estimation of fault-free leakage current using wafer-level spatial information},
  pages = {91-94},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863183},
  author = {Sagar S. Sabade and D. M. H. Walker}
}
@article{journals/tvlsi/Taherzadeh-SaniH10,
  title = {Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs},
  pages = {652-657},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2014773},
  author = {Mohammad Taherzadeh-Sani and Anas A. Hamoui}
}
@article{journals/tvlsi/MitevMMW10,
  title = {Principle Hessian Direction-Based Parameter Reduction for Interconnect Networks With Process Variation},
  pages = {1337-1347},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2024340},
  author = {Alexander V. Mitev and Michael M. Marefat and Dongsheng Ma and Janet Meiling Wang}
}
@article{journals/tvlsi/LeeLY06,
  title = {Low-power network-on-chip for high-performance SoC design},
  pages = {148-160},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863753},
  author = {Kangmin Lee and Se-Joong Lee and Hoi-Jun Yoo}
}
@article{journals/tvlsi/PomeranzR11c,
  title = {Broadside and Functional Broadside Tests for Partial-Scan Circuits},
  pages = {1104-1108},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2044049},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/YuB10,
  title = {A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors},
  pages = {750-762},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2017912},
  author = {Zhiyi Yu and Bevan M. Baas}
}
@article{journals/tvlsi/KimKK03a,
  title = {Test-decompression mechanism using a variable-length multiple-polynomial LFSR},
  pages = {687-690},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812287},
  author = {Hong-Sik Kim and YongJoon Kim and Sungho Kang}
}
@article{journals/tvlsi/ThorpYS03,
  title = {Design and synthesis of dynamic circuits},
  pages = {141-149},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800518},
  author = {T. J. Thorp and G. S. Yee and Carl M. Sechen}
}
@article{journals/tvlsi/Gebotys06,
  title = {A table masking countermeasure for low-energy secure embedded systems},
  pages = {740-753},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878344},
  author = {Catherine H. Gebotys}
}
@article{journals/tvlsi/SrinivasanCK06,
  title = {Linear-programming-based techniques for synthesis of network-on-chip architectures},
  pages = {407-420},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.871762},
  author = {Krishnan Srinivasan and Karam S. Chatha and Goran Konjevod}
}
@article{journals/tvlsi/MirsaeediTA14,
  title = {Litho-Friendly Decomposition Method for Self-Aligned Triple Patterning},
  pages = {1170-1174},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2265309},
  author = {Minoo Mirsaeedi and Andres J. Torres and Mohab H. Anis}
}
@article{journals/tvlsi/Ravariu14,
  title = {Compact NOI Nanodevice Simulation},
  pages = {1841-1844},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278474},
  author = {Cristian Ravariu}
}
@article{journals/tvlsi/SoteriouEWLP07,
  title = {Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks},
  pages = {855-868},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900725},
  author = {Vassos Soteriou and Noel Eisley and Hangsheng Wang and Bin Li and Li-Shiuan Peh}
}
@article{journals/tvlsi/TsaiWXVI08,
  title = {Design Space Exploration for 3-D Cache},
  pages = {444-455},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.915429},
  author = {Yuh-Fang Tsai and Feng Wang 0004 and Yuan Xie 0001 and Narayanan Vijaykrishnan and Mary Jane Irwin}
}
@article{journals/tvlsi/SafiMV10,
  title = {On the Latency and Energy of Checkpointed Superscalar Register Alias Tables},
  pages = {365-377},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2012128},
  author = {Elham Safi and Andreas Moshovos and Andreas G. Veneris}
}
@article{journals/tvlsi/LeePC11,
  title = {A 470-µW 5-GHz Digitally Controlled Injection-Locked Multi-Modulus Frequency Divider With an In-Phase Dual-Input Injection Scheme},
  pages = {61-70},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2030575},
  author = {Joonhee Lee and Sunghyun Park and SeongHwan Cho}
}
@article{journals/tvlsi/HaririR11,
  title = {Digit-Level Semi-Systolic and Systolic Structures for the Shifted Polynomial Basis Multiplication Over Binary Extension Fields},
  pages = {2125-2129},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2066994},
  author = {Arash Hariri and Arash Reyhani-Masoleh}
}
@article{journals/tvlsi/MatosCKKCS11,
  title = {Reconfigurable Routers for Low Power and High Performance},
  pages = {2045-2057},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2068064},
  author = {Debora Matos and Caroline Concatto and Márcio Eduardo Kreutz and Fernanda Lima Kastensmidt and Luigi Carro and Altamiro Amadeu Susin}
}
@article{journals/tvlsi/BlottiS04,
  title = {Ultralow-power adiabatic circuit semi-custom design},
  pages = {1248-1253},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836320},
  author = {Antonio Blotti and Roberto Saletti}
}
@article{journals/tvlsi/HuttonAL03,
  title = {Adaptive delay estimation for partitioning-driven PLD placement},
  pages = {60-63},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808424},
  author = {M. Hutton and K. Adibsamii and A. Leaver}
}
@article{journals/tvlsi/BetzR98,
  title = {Effect of the prefabricated routing track distribution on FPGA area-efficiency},
  pages = {445-456},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711315},
  author = {Vaughn Betz and Jonathan Rose}
}
@article{journals/tvlsi/KinnimentYG00,
  title = {Synchronous and asynchronous A-D conversion},
  pages = {217-220},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831441},
  author = {David Kinniment and Alexandre Yakovlev and B. Gao}
}
@article{journals/tvlsi/QinMM11,
  title = {Decoding-Aware Compression of FPGA Bitstreams},
  pages = {411-419},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2035704},
  author = {Xiaoke Qin and Chetan Muthry and Prabhat Mishra}
}
@article{journals/tvlsi/AbselMK13,
  title = {Low-Power Dual Dynamic Node Pulsed Hybrid Flip-Flop Featuring Efficient Embedded Logic},
  pages = {1693-1704},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2213280},
  author = {Kalarikkal Absel and Lijo Manuel and R. K. Kavitha}
}
@article{journals/tvlsi/NasseryBOVS15,
  title = {Built-In Self-Test of Transmitter I/Q Mismatch and Nonlinearity Using Self-Mixing Envelope Detector},
  pages = {331-341},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2014.2308317},
  author = {Afsaneh Nassery and Srinath Byregowda and Sule Ozev and Marian Verhelst and Mustapha Slamani}
}
@article{journals/tvlsi/PomeranzR12,
  title = {Resolution of Diagnosis Based on Transition Faults},
  pages = {172-176},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2091975},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/GongGN95,
  title = {Performance evaluation for application-specific architectures},
  pages = {483-490},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.475967},
  author = {Jie Gong and Daniel D. Gajski and Alexandru Nicolau}
}
@article{journals/tvlsi/ImIGHS03,
  title = {VTCMOS characteristics and its optimum conditions predicted by a compact analytical model},
  pages = {755-761},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.814320},
  author = {Hyunsik Im and T. Inukai and H. Gomyo and T. Hiramoto and T. Sakurai}
}
@article{journals/tvlsi/ShyuLHLLC13,
  title = {Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops},
  pages = {624-635},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2012.2190535},
  author = {Ya-Ting Shyu and Jai-Ming Lin and Chun-Po Huang and Cheng-Wu Lin and Ying-Zu Lin and Soon-Jyh Chang}
}
@article{journals/tvlsi/PiguetV04,
  title = {Guest Editorial},
  pages = {129-130},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  author = {Christian Piguet and Narayanan Vijaykrishnan}
}
@article{journals/tvlsi/ChangC13,
  title = {Asynchronous Fine-Grain Power-Gated Logic},
  pages = {1143-1153},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2204782},
  author = {Meng-Chou Chang and Wei-Hsiang Chang}
}
@article{journals/tvlsi/CongKP01,
  title = {Buffer block planning for interconnect planning and prediction},
  pages = {929-937},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974906},
  author = {Jason Cong and Tianming Kong and Z. D. Pan}
}
@article{journals/tvlsi/KaranjkarSB10,
  title = {Comments on "Improved Accuracy Pseudo-Exponential Function Generator With Applications in Analog Signal Processing"},
  pages = {1381-1383},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2023546},
  author = {Neha V. Karanjkar and Rasmi R. Sahoo and Maryam Shojaei Baghini}
}
@article{journals/tvlsi/ElboimKG03,
  title = {A clock-tuning circuit for system-on-chip},
  pages = {616-626},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812371},
  author = {Y. Elboim and Avinoam Kolodny and Ran Ginosar}
}
@article{journals/tvlsi/MorrisonRL15,
  title = {Design of Adiabatic Dynamic Differential Logic for DPA-Resistant Secure Integrated Circuits},
  pages = {1381-1389},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2342034},
  author = {Matthew A. Morrison and Nagarajan Ranganathan and Jay Ligatti}
}
@article{journals/tvlsi/EganM05,
  title = {Design-for-testability for embedded delay-locked loops},
  pages = {984-988},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853622},
  author = {T. Egan and S. Mourad}
}
@article{journals/tvlsi/ClementeRRMC14,
  title = {Configuration Mapping Algorithms to Reduce Energy and Time Reconfiguration Overheads in Reconfigurable Systems},
  pages = {1248-1261},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2271917},
  author = {Juan Antonio Clemente and Elena Perez Ramo and Javier Resano and Daniel Mozos and Francky Catthoor}
}
@article{journals/tvlsi/LeupersM97,
  title = {Time-constrained code compaction for DSPs},
  pages = {112-122},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555991},
  author = {Rainer Leupers and Peter Marwedel}
}
@article{journals/tvlsi/KwonYLP12,
  title = {Optimizing Video Application Design for Phase-Change RAM-Based Main Memory},
  pages = {2011-2019},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2165974},
  author = {Suknam Kwon and Sungjoo Yoo and Sunggu Lee and Jinpyo Park}
}
@article{journals/tvlsi/GoudarziI10,
  title = {SRAM Leakage Reduction by Row/Column Redundancy Under Random Within-Die Delay Variation},
  pages = {1660-1671},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2026048},
  author = {Maziar Goudarzi and Tohru Ishihara}
}
@article{journals/tvlsi/BanerjeeWMMS09,
  title = {An Energy and Performance Exploration of Network-on-Chip Architectures},
  pages = {319-329},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011232},
  author = {Arnab Banerjee and Pascal T. Wolkotte and Robert D. Mullins and Simon W. Moore and Gerard J. M. Smit}
}
@article{journals/tvlsi/WangZLZ15,
  title = {Optimizing the Use of STT-RAM in SSDs Through Data-Dependent Error Tolerance},
  pages = {2743-2747},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2367311},
  author = {Hao Wang and Kai Zhao and Jiangpeng Li and Tong Zhang 0002}
}
@article{journals/tvlsi/RoyRM13,
  title = {Theoretical Modeling of Elliptic Curve Scalar Multiplier on LUT-Based FPGAs for Area and Speed},
  pages = {901-909},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2012.2198502},
  author = {Sujoy Sinha Roy and Chester Rebeiro and Debdeep Mukhopadhyay}
}
@article{journals/tvlsi/NaKKKJ14,
  title = {An Offset-Canceling Triple-Stage Sensing Circuit for Deep Submicrometer STT-RAM},
  pages = {1620-1624},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2013.2294095},
  author = {Taehui Na and Jisu Kim and Jung Pill Kim and Seung-Hyuk Kang and Seong-Ook Jung}
}
@article{journals/tvlsi/KongS11,
  title = {A Goldschmidt Division Method With Faster Than Quadratic Convergence},
  pages = {696-700},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2036926},
  author = {Inwook Kong and Earl E. Swartzlander Jr.}
}
@article{journals/tvlsi/DoumarI03,
  title = {Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: a survey},
  pages = {386-405},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801609},
  author = {Abderrahim Doumar and Hideo Ito}
}
@article{journals/tvlsi/KuonR11,
  title = {Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design},
  pages = {71-84},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2031318},
  author = {Ian Kuon and Jonathan Rose}
}
@article{journals/tvlsi/HuangCK13,
  title = {Application-Driven End-to-End Traffic Predictions for Low Power NoC Design},
  pages = {229-238},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2187688},
  author = {Yoshi Shih-Chieh Huang and Kaven Chun-Kai Chou and Chung-Ta King}
}
@article{journals/tvlsi/Mahant-ShettiBL99,
  title = {High performance low power array multiplier using temporal tiling},
  pages = {121-124},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748208},
  author = {Shivaling S. Mahant-Shetti and Poras T. Balsara and Carl Lemonds}
}
@article{journals/tvlsi/BhattacharyaBD93,
  title = {Transformations and resynthesis for testability of RT-level control-data path specifications},
  pages = {304-318},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238444},
  author = {Subhrajit Bhattacharya and Franc Brglez and Sujit Dey}
}
@article{journals/tvlsi/TzionasTT94,
  title = {A new, cellular automaton-based, nearest neighbor pattern classifier and its VLSI implementation},
  pages = {343-353},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311634},
  author = {Panagiotis Tzionas and Philippos G. Tsalides and Adonios Thanailakis}
}
@article{journals/tvlsi/LinY14,
  title = {An Efficient Fully Parallel Decoder Architecture for Nonbinary LDPC Codes},
  pages = {2649-2660},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2293224},
  author = {Jun Lin and Zhiyuan Yan}
}
@article{journals/tvlsi/XuN05,
  title = {Wrapper design for multifrequency IP cores},
  pages = {678-685},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.848811},
  author = {Qiang Xu and Nicola Nicolici}
}
@article{journals/tvlsi/FuHL014,
  title = {ZoneDefense: A Fault-Tolerant Routing for 2-D Meshes Without Virtual Channels},
  pages = {113-126},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2235188},
  author = {Binzhang Fu and Yinhe Han and Huawei Li and Xiaowei Li 0001}
}
@article{journals/tvlsi/KoBN98,
  title = {Energy optimization of multilevel cache architectures for RISC and CISC processors},
  pages = {299-308},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678891},
  author = {Uming Ko and Poras T. Balsara and Ashwini K. Nanda}
}
@article{journals/tvlsi/NogueraB02,
  title = {HW/SW codesign techniques for dynamically reconfigurable architectures},
  pages = {399-415},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801575},
  author = {Juanjo Noguera and Rosa M. Badia}
}
@article{journals/tvlsi/StrehlTGZET01,
  title = {FunState-an internal design representation for codesign},
  pages = {524-544},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.931229},
  author = {Karsten Strehl and Lothar Thiele and Matthias Gries and Dirk Ziegenbein and Rolf Ernst and Jürgen Teich}
}
@article{journals/tvlsi/SuLH13,
  title = {All-Digital Fast-Locking Pulsewidth-Control Circuit With Programmable Duty Cycle},
  pages = {1154-1164},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2205168},
  author = {Jun-Ren Su and Te-Wen Liao and Chung-Chih Hung}
}
@article{journals/tvlsi/BolioloBMR97,
  title = {Gate-level power and current simulation of CMOS integrated circuits},
  pages = {473-488},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645074},
  author = {Alessandro Bogliolo and Luca Benini and Giovanni De Micheli and Bruno Riccò}
}
@article{journals/tvlsi/GuptaN03,
  title = {Energy and peak-current per-cycle estimation at RTL},
  pages = {525-537},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800534},
  author = {Subodh Gupta and Farid N. Najm}
}
@article{journals/tvlsi/ChiLTC07,
  title = {Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization Under Timing Constraint},
  pages = {637-648},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898650},
  author = {J. C. Chi and H. H. Lee and S. H. Tsai and M. C. Chi}
}
@article{journals/tvlsi/XieNXWZYWWL13,
  title = {Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip},
  pages = {1823-1836},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2220573},
  author = {Yiyuan Xie and Mahdi Nikdast and Jiang Xu and Xiaowen Wu and Wei Zhang 0012 and Yaoyao Ye and Xuan Wang and Zhehui Wang and Weichen Liu}
}
@article{journals/tvlsi/YuKX96,
  title = {Moment models of general transmission lines with application to interconnect analysis and optimization},
  pages = {477-494},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.544413},
  author = {Qingjian Yu and Ernest S. Kuh and Tianxiong Xue}
}
@article{journals/tvlsi/ChenCS16,
  title = {Transimpedance Limit Exploration and Inductor-Less Bandwidth Extension for Designing Wideband Amplifiers},
  pages = {348-352},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2394809},
  author = {Oscal T.-C. Chen and Cheng-Ta Chan and Robin R.-B. Sheen}
}
@article{journals/tvlsi/KimCK15,
  title = {A Forwarded Clock Receiver Based on Injection-Locked Oscillator With AC-Coupled Clock Multiplication Unit in 0.13~µm CMOS},
  pages = {988-992},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2318755},
  author = {Young-Ju Kim 0001 and Sang-Hye Chung and Lee-Sup Kim}
}
@article{journals/tvlsi/ObridkoG06,
  title = {Minimal Energy Asynchronous Dynamic Adders},
  pages = {1043-1047},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884056},
  author = {Ilya Obridko and Ran Ginosar}
}
@article{journals/tvlsi/LiW02,
  title = {Efficient FFT network testing and diagnosis schemes},
  pages = {267-278},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043329},
  author = {Jin-Fu Li and Cheng-Wen Wu}
}
@article{journals/tvlsi/TsuiMPDDL95,
  title = {Power estimation methods for sequential logic circuits},
  pages = {404-416},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.406998},
  author = {Chi-Ying Tsui and José C. Monteiro and Massoud Pedram and Srinivas Devadas and Alvin M. Despain and Bill Lin}
}
@article{journals/tvlsi/VaradarajanA93,
  title = {Efficient time-space mappings of nested loops onto multidimensional systolic arrays with a flexible buffer scheme},
  pages = {562-566},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250204},
  author = {R. Varadarajan and F. Augustine}
}
@article{journals/tvlsi/SveltoDMC01,
  title = {Implementation of a CMOS LNA plus mixer for GPS applications with no external components},
  pages = {100-104},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920823},
  author = {Francesco Svelto and S. Deantoni and G. Montagna and Rinaldo Castello}
}
@article{journals/tvlsi/PeiLL12,
  title = {A High-Precision On-Chip Path Delay Measurement Architecture},
  pages = {1565-1577},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2161353},
  author = {Songwei Pei and Huawei Li and Xiaowei Li 0001}
}
@article{journals/tvlsi/JungP09,
  title = {Uncertainty-Aware Dynamic Power Management in Partially Observable Domains},
  pages = {929-942},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2009014},
  author = {Hwisung Jung and Massoud Pedram}
}
@article{journals/tvlsi/FavalliDOR93,
  title = {Analysis of resistive bridging fault detection in BiCMOS digital ICs},
  pages = {342-355},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238451},
  author = {Michele Favalli and Marcello Dalpasso and Piero Olivo and Bruno Riccò}
}
@article{journals/tvlsi/LiangLST04,
  title = {An architecture and compiler for scalable on-chip communication},
  pages = {711-726},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.830919},
  author = {Jian Liang and Andrew Laffely and Sriram Srinivasan and Russell Tessier}
}
@article{journals/tvlsi/KhawamNMYMA08,
  title = {The Reconfigurable Instruction Cell Array},
  pages = {75-85},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.912133},
  author = {Sami Khawam and Ioannis Nousias and Mark Milward and Ying Yi and Mark Muir and Tughrul Arslan}
}
@article{journals/tvlsi/JengC94,
  title = {Rate-optimal DSP synthesis by pipeline and minimum unfolding},
  pages = {81-88},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.273152},
  author = {Lih-Gwo Jeng and Liang-Gee Chen}
}
@article{journals/tvlsi/LeeNCKD05,
  title = {Two-dimensional position detection system with MEMS accelerometers, readout circuitry, and microprocessor for padless mouse applications},
  pages = {1167-1178},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859473},
  author = {Seungbae Lee and Gi-Joon Nam and Junseok Chae and Hanseup Kim and Alan J. Drake}
}
@article{journals/tvlsi/ElyadaGW08,
  title = {Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors},
  pages = {1243-1248},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000867},
  author = {A. Elyada and Ran Ginosar and Uri C. Weiser}
}
@article{journals/tvlsi/RejimonB06,
  title = {A Timing-Aware Probabilistic Model for Single-Event-Upset Analysis},
  pages = {1130-1139},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884165},
  author = {Thara Rejimon and Sanjukta Bhanja}
}
@article{journals/tvlsi/SafiMV08,
  title = {L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture},
  pages = {628-638},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000244},
  author = {Elham Safi and Andreas Moshovos and Andreas G. Veneris}
}
@article{journals/tvlsi/FangS14,
  title = {Incorporating Hot-Carrier Injection Effects Into Timing Analysis for Large Circuits},
  pages = {2738-2751},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2296499},
  author = {Jianxin Fang and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/AmruturDV11,
  title = {0.84 ps Resolution Clock Skew Measurement via Subsampling},
  pages = {2267-2275},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2083706},
  author = {Bharadwaj Amrutur and Pratap Kumar Das and Rajath Vasudevamurthy}
}
@article{journals/tvlsi/HassounKPS05,
  title = {A transaction-based unified architecture for simulation and emulation},
  pages = {278-287},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840763},
  author = {Soha Hassoun and Murali Kudlugi and Duaine Pryor and Charles Selvidge}
}
@article{journals/tvlsi/TanD08,
  title = {A Multilayer Framework Supporting Autonomous Run-Time Partial Reconfiguration},
  pages = {504-516},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.917551},
  author = {Heng Tan and Ronald F. DeMara}
}
@article{journals/tvlsi/KimLP10,
  title = {Design of a Scalable and Programmable Sound Synthesizer},
  pages = {875-886},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017197},
  author = {Tae-Hwan Kim and Youngjoo Lee and In-Cheol Park}
}
@article{journals/tvlsi/VahidG95,
  title = {Incremental hardware estimation during hardware/software functional partitioning},
  pages = {459-464},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.407006},
  author = {Frank Vahid and Daniel D. Gajski}
}
@article{journals/tvlsi/YangHQ15,
  title = {Secure Systolic Montgomery Modular Multiplier Over Prime Fields Resilient to Fault-Injection Attacks},
  pages = {1889-1902},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2356015},
  author = {Qi Yang and Xiaoting Hu and Zhongping Qin}
}
@article{journals/tvlsi/ChiuHLLT13,
  title = {Embedded Transition Inversion Coding With Low Switching Activity for Serial Links},
  pages = {1797-1810},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2219888},
  author = {Ching-Te Chiu and Wen-Chih Huang and Chih-Hsing Lin and Wei-Chih Lai and Ying-Fang Tsao}
}
@article{journals/tvlsi/KunduJCSK14,
  title = {Framework for Multiple-Fault Diagnosis Based on Multiple Fault Simulation Using Particle Swarm Optimization},
  pages = {696-700},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2249542},
  author = {Subhadip Kundu and Aniket Jha and Santanu Chattopadhyay and Indranil Sengupta and Rohit Kapur}
}
@article{journals/tvlsi/PlanaN98,
  title = {Architectural optimization for low-power nonpipelined asynchronous systems},
  pages = {56-65},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661247},
  author = {Luis A. Plana and Steven M. Nowick}
}
@article{journals/tvlsi/ZjajoML14,
  title = {Dynamic Thermal Estimation Methodology for High-Performance 3-D MPSoC},
  pages = {1920-1933},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280667},
  author = {Amir Zjajo and Nick van der Meijs and Rene van Leuken}
}
@article{journals/tvlsi/YangHC11,
  title = {Impacts of NBTI/PBTI and Contact Resistance on Power-Gated SRAM With High-kappa Metal-Gate Devices},
  pages = {1192-1204},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2049038},
  author = {Hao-I Yang and Wei Hwang and Ching-Te Chuang}
}
@article{journals/tvlsi/XuXS11,
  title = {Energy-Efficient Joint Scheduling and Application-Specific Interconnection Design},
  pages = {1813-1822},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2062544},
  author = {Cathy Qun Xu and Chun Jason Xue and Edwin Hsing-Mean Sha}
}
@article{journals/tvlsi/BreveglieriD98,
  title = {A VLSI inner product macrocell},
  pages = {292-298},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678890},
  author = {Luca Breveglieri and Luigi Dadda}
}
@article{journals/tvlsi/JoshiKKBZOKWHSR15,
  title = {Super Fast Physics-Based Methodology for Accurate Memory Yield Prediction},
  pages = {534-543},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2313815},
  author = {Rajiv V. Joshi and Keunwoo Kim and Rouwaida Kanj and Ajay N. Bhoj and Matthew M. Ziegler and Phil Oldiges and Pranita Kerber and Robert Wong and Terence Hook and Sudesh Saroop and Carl Radens and Chun-Chen Yeh}
}
@article{journals/tvlsi/RadPT10,
  title = {A Sensitivity Analysis of Power Signal Methods for Detecting Hardware Trojans Under Real Process and Environmental Conditions},
  pages = {1735-1744},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2029117},
  author = {Reza M. Rad and James F. Plusquellic and Mohammad Tehranipoor}
}
@article{journals/tvlsi/LeeKJLY13,
  title = {Skew Compensation Technique for Source-Synchronous Parallel DRAM Interface},
  pages = {2155-2159},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227853},
  author = {Jang-Woo Lee and Hong-Jung Kim and Chun-Seok Jeong and Jae-Jin Lee and Changsik Yoo}
}
@article{journals/tvlsi/HwangLS12,
  title = {Low-Power Pulse-Triggered Flip-Flop Design With Conditional Pulse-Enhancement Scheme},
  pages = {361-366},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2096483},
  author = {Yin-Tsung Hwang and Jin-Fa Lin and Ming-Hwa Sheu}
}
@article{journals/tvlsi/KavousianosTCK11,
  title = {Defect-Oriented LFSR Reseeding to Target Unmodeled Defects Using Stuck-at Test Sets},
  pages = {2330-2335},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2010.2079961},
  author = {Xrysovalantis Kavousianos and Vasileios Tenentes and Krishnendu Chakrabarty and Emmanouil Kalligeros}
}
@article{journals/tvlsi/CheresizJVW05,
  title = {The CSI multimedia architecture},
  pages = {1-13},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840415},
  author = {Dmitry Cheresiz and Ben H. H. Juurlink and Stamatis Vassiliadis and Harry A. G. Wijshoff}
}
@article{journals/tvlsi/ThepayasuwanD05,
  title = {Layout conscious approach and bus architecture synthesis for hardware/software codesign of systems on chip optimized for speed},
  pages = {525-538},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842910},
  author = {Nattawut Thepayasuwan and Alex Doboli}
}
@article{journals/tvlsi/ChungW15,
  title = {A 16-mW 8-Bit 1-GS/s Digital-Subranging ADC in 55-nm CMOS},
  pages = {557-566},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2312211},
  author = {Yung-Hui Chung and Jieh-Tsorng Wu}
}
@article{journals/tvlsi/Al-TaeeYYS14,
  title = {New 2-D Eye-Opening Monitor for Gb/s Serial Links},
  pages = {1209-1218},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2267805},
  author = {Alaa R. Al-Taee and Fei Yuan and Andy Gean Ye and Saman Sadr}
}
@article{journals/tvlsi/MauryaC11,
  title = {A Dynamic Longest Prefix Matching Content Addressable Memory for IP Routing},
  pages = {963-972},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2042826},
  author = {Satendra Kumar Maurya and Lawrence T. Clark}
}
@article{journals/tvlsi/DenkP99,
  title = {Two-dimensional retiming [VLSI design]},
  pages = {198-211},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766747},
  author = {Tracy C. Denk and Keshab K. Parhi}
}
@article{journals/tvlsi/PhyuFGY11,
  title = {Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flops},
  pages = {1-9},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2029116},
  author = {Myint Wai Phyu and Kangkang Fu and Wang Ling Goh and Kiat Seng Yeo}
}
@article{journals/tvlsi/ShaoLTK14,
  title = {A Novel Single-Inductor Dual-Input Dual-Output DC-DC Converter With PWM Control for Solar Energy Harvesting System},
  pages = {1693-1704},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278785},
  author = {Hui Shao and Xing Li and Chi-Ying Tsui and Wing-Hung Ki}
}
@article{journals/tvlsi/MaKP05,
  title = {Physical resource binding for a coarse-grain reconfigurable array using evolutionary algorithms},
  pages = {553-563},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.844286},
  author = {Fred Ma and John P. Knight and Calvin Plett}
}
@article{journals/tvlsi/ZhangSS14,
  title = {Statistical Framework for Designing On-Chip Thermal Sensing Infrastructure in Nanoscale Systems},
  pages = {270-279},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2244926},
  author = {Yufu Zhang and Bing Shi and Ankur Srivastava}
}
@article{journals/tvlsi/ZhuZW09,
  title = {Backward Interpolation Architecture for Algebraic Soft-Decision Reed-Solomon Decoding},
  pages = {1602-1615},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2005575},
  author = {Jiangli Zhu and Xinmiao Zhang and Zhongfeng Wang}
}
@article{journals/tvlsi/DasygenisBDCST06,
  title = {A combined DMA and application-specific prefetching approach for tackling the memory latency bottleneck},
  pages = {279-291},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.871759},
  author = {Minas Dasygenis and Erik Brockmeyer and Bart Durinck and Francky Catthoor and Dimitrios Soudris and Adonios Thanailakis}
}
@article{journals/tvlsi/GhoshMKR10,
  title = {Voltage Scalable High-Speed Robust Hybrid Arithmetic Units Using Adaptive Clocking},
  pages = {1301-1309},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2022531},
  author = {Swaroop Ghosh and Debabrata Mohapatra and Georgios Karakonstantis and Kaushik Roy}
}
@article{journals/tvlsi/XuM03,
  title = {Equivalent-circuit interconnect modeling based on the fifth-order differential quadrature methods},
  pages = {1068-1079},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817522},
  author = {Qinwei Xu and Pinaki Mazumder}
}
@article{journals/tvlsi/TingWC05,
  title = {Virtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers},
  pages = {86-95},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840403},
  author = {Lok-Kee Ting and Roger F. Woods and C. F. N. Cowan}
}
@article{journals/tvlsi/BashirullahLCE04,
  title = {A hybrid current/voltage mode on-chip signaling scheme with adaptive bandwidth capability},
  pages = {876-880},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.831481},
  author = {Rizwan Bashirullah and Wentai Liu and Ralph K. Cavin III and Dale Edwards}
}
@article{journals/tvlsi/LeeJ13,
  title = {Variable-Pipeline-Stage Router},
  pages = {1669-1682},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2217401},
  author = {Chun-Yi Lee and Niraj K. Jha}
}
@article{journals/tvlsi/FarzanJ08,
  title = {A Robust 4-PAM Signaling Scheme for Inter-Chip Links Using Coding in Space},
  pages = {1535-1544},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2001138},
  author = {Kamran Farzan and David A. Johns}
}
@article{journals/tvlsi/AlupoaeiK02,
  title = {Net-based force-directed macrocell placement for wirelength optimization},
  pages = {824-835},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808453},
  author = {Stelian Alupoaei and Srinivas Katkoori}
}
@article{journals/tvlsi/PomeranzR09,
  title = {Random Test Generation With Input Cube Avoidance},
  pages = {45-54},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2001943},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/VogtW08,
  title = {A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment},
  pages = {1309-1320},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2002428},
  author = {Timo Vogt and Norbert Wehn}
}
@article{journals/tvlsi/AzevedoVBDGTAM14,
  title = {A Complete Resistive-Open Defect Analysis for Thermally Assisted Switching MRAMs},
  pages = {2326-2335},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2294080},
  author = {Joao Azevedo and Arnaud Virazel and Alberto Bosio and Luigi Dilillo and Patrick Girard and Aida Todri-Sanial and Jérémy Alvarez-Herault and Ken Mackay}
}
@article{journals/tvlsi/MorenoRC16,
  title = {Effectiveness of Low-Voltage Testing to Detect Interconnect Open Defects Under Process Variations},
  pages = {378-382},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2397934},
  author = {Jesus Moreno and Michel Renovell and Víctor H. Champac}
}
@article{journals/tvlsi/LeeT10,
  title = {Correlation-Based Rectangular Encoding},
  pages = {1483-1492},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2009.2025882},
  author = {Jinkyu Lee and Nur A. Touba}
}
@article{journals/tvlsi/AgarwalPMDR05,
  title = {A process-tolerant cache architecture for improved yield in nanoscale technologies},
  pages = {27-38},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.840407},
  author = {Amit Agarwal and Bipul Chandra Paul and Hamid Mahmoodi-Meimand and Animesh Datta and Kaushik Roy}
}
@article{journals/tvlsi/LinCH11,
  title = {A Novel Pixel Design for AM-OLED Displays Using Nanocrystalline Silicon TFTs},
  pages = {939-952},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2042735},
  author = {C.-W. Lin and M. C.-T. Chao and Y.-S. Huang}
}
@article{journals/tvlsi/HeS93,
  title = {A high-density and low-power charge-based Hamming network},
  pages = {56-62},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.219907},
  author = {Yuping He and Ugur Çilingiroglu and Edgar Sánchez-Sinencio}
}
@article{journals/tvlsi/SarbisheiM10,
  title = {A Novel Overlap-Based Logic Cell: An Efficient Implementation of Flip-Flops With Embedded Logic},
  pages = {222-231},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2009453},
  author = {O. Sarbishei and Mohammad Maymandi-Nejad}
}
@article{journals/tvlsi/NiitsuKSKOIIK10,
  title = {Modeling and Experimental Verification of Misalignment Tolerance in Inductive-Coupling Inter-Chip Link for Low-Power 3-D System Integration},
  pages = {1238-1243},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2020724},
  author = {Kiichi Niitsu and Yoshinori Kohama and Yasufumi Sugimori and Kazutaka Kasuga and Kenichi Osada and Naohiko Irie and Hiroki Ishikuro and Tadahiro Kuroda}
}
@article{journals/tvlsi/ChauhanCOJK14,
  title = {Accurate and Efficient On-Chip Spectral Analysis for Built-In Testing and Calibration Approaches},
  pages = {497-506},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2251919},
  author = {Hari Chauhan and Yongsuk Choi and Marvin Onabajo and In-Seok Jung and Yong-Bin Kim}
}
@article{journals/tvlsi/SathanurBMMP11a,
  title = {Row-Based Power-Gating: A Novel Sleep Transistor Insertion Methodology for Leakage Power Optimization in Nanometer CMOS Circuits},
  pages = {469-482},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2035448},
  author = {Ashoka Visweswara Sathanur and Luca Benini and Alberto Macii and Enrico Macii and Massimo Poncino}
}
@article{journals/tvlsi/YenW96,
  title = {An efficient graph algorithm for FSM scheduling},
  pages = {98-112},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486084},
  author = {Ti-Yen Yen and Wayne Wolf}
}
@article{journals/tvlsi/SeawrightB94,
  title = {Clairvoyant: a synthesis system for production-based specification},
  pages = {172-185},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285744},
  author = {Andrew Seawright and Forrest Brewer}
}
@article{journals/tvlsi/AsghariY16,
  title = {Using the Gate-Bulk Interaction and a Fundamental Current Injection to Attenuate IM3 and IM2 Currents in RF Transconductors},
  pages = {223-232},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2394244},
  author = {Meysam Asghari and Mohammad Yavari}
}
@article{journals/tvlsi/YuCKKK09,
  title = {A 186-Mvertices/s 161-mW Floating-Point Vertex Processor With Optimized Datapath and Vertex Caches},
  pages = {1369-1382},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2003515},
  author = {Chang-Hyo Yu and Kyusik Chung and Donghyun Kim and Seok-Hoon Kim and Lee-Sup Kim}
}
@article{journals/tvlsi/ShiehCWL08,
  title = {A New Modular Exponentiation Architecture for Efficient Design of RSA Cryptosystem},
  pages = {1151-1161},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000524},
  author = {Ming-Der Shieh and Jun-Hong Chen and Hao-Hsuan Wu and Wen-Ching Lin}
}
@article{journals/tvlsi/DawidFM96,
  title = {A CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation},
  pages = {17-31},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486078},
  author = {Herbert Dawid and Gerhard Fettweis and Heinrich Meyr}
}
@article{journals/tvlsi/ShabanyG12,
  title = {A 675 Mbps, 4 $\times$ 4 64-QAM K-Best MIMO Detector in 0.13 $\mu\rm m$ CMOS},
  pages = {135-147},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2090367},
  author = {Mahdi Shabany and P. Glenn Gulak}
}
@article{journals/tvlsi/ChangP97,
  title = {Energy minimization using multiple supply voltages},
  pages = {436-443},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.645070},
  author = {Jui-Ming Chang and Massoud Pedram}
}
@article{journals/tvlsi/YangDNSJ09,
  title = {Delta-Sigma Modulation for Direct Digital Frequency Synthesis},
  pages = {793-802},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2008458},
  author = {Dayu Yang and Foster F. Dai and Weining Ni and Yin Shi and Richard C. Jaeger}
}
@article{journals/tvlsi/VasudevamurthyDA14,
  title = {Time-Based All-Digital Technique for Analog Built-in Self-Test},
  pages = {334-342},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2242909},
  author = {Rajath Vasudevamurthy and Pratap Kumar Das and Bharadwaj Amrutur}
}
@article{journals/tvlsi/SolazC15,
  title = {Razor Based Programmable Truncated Multiply and Accumulate, Energy-Reduction for Efficient Digital Signal Processing},
  pages = {189-193},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2300173},
  author = {Manuel de la Guia Solaz and Richard Conway 0001}
}
@article{journals/tvlsi/WangSX11,
  title = {On Reducing Hidden Redundant Memory Accesses for DSP Applications},
  pages = {997-1010},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2043963},
  author = {M. Wang and Z. Shao and J. Xue}
}
@article{journals/tvlsi/ZhangMMSWSKSP06,
  title = {Sequential Element Design With Built-In Soft Error Resilience},
  pages = {1368-1378},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2006.887832},
  author = {Ming Zhang and Subhasish Mitra and T. M. Mak and Norbert Seifert and Nicholas J. Wang and Quan Shi and Kee Sup Kim and Naresh R. Shanbhag and Sanjay J. Patel}
}
@article{journals/tvlsi/YangEC12,
  title = {Product Code Schemes for Error Correction in MLC NAND Flash Memories},
  pages = {2302-2314},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2174389},
  author = {Chengen Yang and Yunus Emre and Chaitali Chakrabarti}
}
@article{journals/tvlsi/MansourS03,
  title = {VLSI architectures for SISO-APP decoders},
  pages = {627-650},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816136},
  author = {Mohammad M. Mansour and Naresh R. Shanbhag}
}
@article{journals/tvlsi/KhayatzadehL14,
  title = {Average-8T Differential-Sensing Subthreshold SRAM With Bit Interleaving and 1k Bits Per Bitline},
  pages = {971-982},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2265265},
  author = {Mahmood Khayatzadeh and Yong Lian}
}
@article{journals/tvlsi/KangBM15,
  title = {Cost-Effective Design of Mesh-of-Tree Interconnect for Multicore Clusters With 3-D Stacked L2 Scratchpad Memory},
  pages = {1828-1841},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2346032},
  author = {Kyungsu Kang and Luca Benini and Giovanni De Micheli}
}
@article{journals/tvlsi/VinnakotaA98,
  title = {Fast fault translation},
  pages = {122-133},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661254},
  author = {Bapiraju Vinnakota and Jason Andrews}
}
@article{journals/tvlsi/LarssonF06,
  title = {System-on-chip test scheduling with reconfigurable core wrappers},
  pages = {305-309},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.871757},
  author = {Erik Larsson and Hideo Fujiwara}
}
@article{journals/tvlsi/LiuCHCWDN15,
  title = {Synthesis for Width Minimization in the Single-Electron Transistor Array},
  pages = {2862-2875},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2386331},
  author = {Chian-Wei Liu and Chang-En Chiang and Ching-Yi Huang and Yung-Chih Chen and Chun-Yao Wang and Suman Datta and Vijaykrishnan Narayanan}
}
@article{journals/tvlsi/NiitsuKKIK11,
  title = {A 14-GHz AC-Coupled Clock Distribution Scheme With Phase Averaging Technique Using Single LC-VCO and Distributed Phase Interpolators},
  pages = {2058-2066},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2072794},
  author = {Kiichi Niitsu and Vishwesh V. Kulkarni and Shinmo Kang and Hiroki Ishikuro and Tadahiro Kuroda}
}
@article{journals/tvlsi/LiuZLHTY15,
  title = {Parallel Thermal Analysis of 3-D Integrated Circuits With Liquid Cooling on CPU-GPU Platforms},
  pages = {575-579},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2309617},
  author = {Xuexin Liu and Kuangya Zhai and Zao Liu and Kai He and Sheldon X.-D. Tan and Wenjian Yu}
}
@article{journals/tvlsi/GealowHHS96,
  title = {System design for pixel-parallel image processing},
  pages = {32-41},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.486079},
  author = {Jeffrey C. Gealow and Frederick P. Herrmann and L. T. Hsu and Charles Sodini}
}
@article{journals/tvlsi/KimAML13,
  title = {Time-Interleaved and Circuit-Shared Dual-Channel 10 b 200 MS/s 0.18 $\mu\rm m$ CMOS Analog-to-Digital Convertor},
  pages = {2206-2213},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2229305},
  author = {Hyo-Jin Kim and Tai-Ji An and Sung-Meen Myung and Seung-Hoon Lee}
}
@article{journals/tvlsi/BeniniMMPS03,
  title = {Scheduling battery usage in mobile systems},
  pages = {1136-1143},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817555},
  author = {Luca Benini and Alberto Macii and Enrico Macii and Massimo Poncino and Riccardo Scarsi}
}
@article{journals/tvlsi/JohnsonAS98,
  title = {Micropipelined asynchronous discrete cosine transform (DCT/IDCT) processor},
  pages = {731-740},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736146},
  author = {Dave Johnson and Venkatesh Akella and Bret Stott}
}
@article{journals/tvlsi/SalmaniTP12,
  title = {A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time},
  pages = {112-125},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2093547},
  author = {Hassan Salmani and Mohammad Tehranipoor and Jim Plusquellic}
}
@article{journals/tvlsi/Al-TamimiA14,
  title = {A 6.13 µW and 96 dB CMOS Exponential Generator},
  pages = {2440-2445},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2292093},
  author = {Karama Mohammed Al-Tamimi and Munir A. Al-Absi}
}
@article{journals/tvlsi/IshiharaHK11,
  title = {A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating},
  pages = {1394-1406},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2050500},
  author = {Shota Ishihara and Masanori Hariyama and Michitaka Kameyama}
}
@article{journals/tvlsi/RebeiroRRM11,
  title = {Revisiting the Itoh-Tsujii Inversion Algorithm for FPGA Platforms},
  pages = {1508-1512},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2051343},
  author = {Chester Rebeiro and Sujoy Sinha Roy and Sankara Reddy and Debdeep Mukhopadhyay}
}
@article{journals/tvlsi/CarloniKMPSS10,
  title = {Accurate Predictive Interconnect Modeling for System-Level Design},
  pages = {679-684},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2014772},
  author = {Luca P. Carloni and Andrew B. Kahng and Sudhakar Muddu and Alessandro Pinto and Kambiz Samadi and Puneet Sharma}
}
@article{journals/tvlsi/LeeJK11,
  title = {Comprehensive Analysis and Control of Design Parameters for Power Gated Circuits},
  pages = {494-498},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2033700},
  author = {Yongho Lee and Deog-Kyoon Jeong and Taewhan Kim}
}
@article{journals/tvlsi/BergamaschiK93,
  title = {A system for production use of high-level synthesis},
  pages = {233-243},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238437},
  author = {Reinaldo A. Bergamaschi and Andreas Kuehlmann}
}
@article{journals/tvlsi/PurohitCMV13a,
  title = {Design and Evaluation of High-Performance Processing Elements for Reconfigurable Systems},
  pages = {1915-1927},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2220868},
  author = {Sohan Purohit and Sai Rahul Chalamalasetti and Martin Margala and Wim Vanderbauwhede}
}
@article{journals/tvlsi/LiMN15a,
  title = {T-VEMA: A Temperature- and Variation-Aware Electromigration Power Grid Analysis Tool},
  pages = {2327-2331},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2358678},
  author = {Di-An Li and Malgorzata Marek-Sadowska and Sani R. Nassif}
}
@article{journals/tvlsi/MeherP14,
  title = {Area-Delay-Power Efficient Fixed-Point LMS Adaptive Filter With Low Adaptation-Delay},
  pages = {362-371},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2239321},
  author = {Pramod Kumar Meher and Sang Yoon Park}
}
@article{journals/tvlsi/YanHL11,
  title = {SVFD: A Versatile Online Fault Detection Scheme via Checking of Stability Violation},
  pages = {1627-1640},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2052839},
  author = {Guihai Yan and Yinhe Han and Xiaowei Li 0001}
}
@article{journals/tvlsi/Parandeh-AfsharVBI10,
  title = {Improving FPGA Performance for Carry-Save Arithmetic},
  pages = {578-590},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2014380},
  author = {Hadi Parandeh-Afshar and Ajay K. Verma and Philip Brisk and Paolo Ienne}
}
@article{journals/tvlsi/NunezAQ14,
  title = {Experimental Validation of a Two-Phase Clock Scheme for Fine-Grained Pipelined Circuits Based on Monostable to Bistable Logic Elements},
  pages = {2238-2242},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2283306},
  author = {Juan Núñez and Maria J. Avedillo and José M. Quintana}
}
@article{journals/tvlsi/BauerSH08,
  title = {Efficient Resource Utilization for an Extensible Processor Through Dynamic Instruction Set Adaptation},
  pages = {1295-1308},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2002430},
  author = {Lars Bauer and Muhammad Shafique and Jörg Henkel}
}
@article{journals/tvlsi/RamprasadSH99,
  title = {A coding framework for low-power address and data busses},
  pages = {212-221},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766748},
  author = {Sumant Ramprasad and Naresh R. Shanbhag and Ibrahim N. Hajj}
}
@article{journals/tvlsi/ChenMBR05,
  title = {Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations},
  pages = {1286-1295},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859565},
  author = {Qikai Chen and Hamid Mahmoodi-Meimand and Swarup Bhunia and Kaushik Roy}
}
@article{journals/tvlsi/AbulafiaK05,
  title = {Estimation of FMAX and ISB in microprocessors},
  pages = {1205-1209},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859469},
  author = {Y. Abulafia and Avner Kornfeld}
}
@article{journals/tvlsi/ChangK02,
  title = {Conforming block inversion for low power memory},
  pages = {15-19},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.988726},
  author = {You-Sung Chang and Chong-Min Kyung}
}
@article{journals/tvlsi/KandemirICK05,
  title = {Compiler-guided leakage optimization for banked scratch-pad memories},
  pages = {1136-1146},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859478},
  author = {Mahmut T. Kandemir and Mary Jane Irwin and Guangyu Chen and Ibrahim Kolcu}
}
@article{journals/tvlsi/MaciiV02,
  title = {Guest editorial: low-power electronics and design},
  pages = {69-70},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.994976},
  author = {Enrico Macii and Ingrid Verbauwhede}
}
@article{journals/tvlsi/Kurdahi02,
  title = {Guest editorial special issue on system synthesis},
  pages = {377-378},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.806919},
  author = {Fadi J. Kurdahi}
}
@article{journals/tvlsi/MandalCG99,
  title = {A design space exploration scheme for data-path synthesis},
  pages = {331-338},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.784094},
  author = {Chittaranjan A. Mandal and P. P. Chakrabarti and Sujoy Ghose}
}
@article{journals/tvlsi/RongP06,
  title = {An Analytical Model for Predicting the Remaining Battery Capacity of Lithium-Ion Batteries},
  pages = {441-451},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.876094},
  author = {Peng Rong and Massoud Pedram}
}
@article{journals/tvlsi/HsuH11,
  title = {A Low-Jitter ADPLL via a Suppressive Digital Filter and an Interpolation-Based Locking Scheme},
  pages = {165-170},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2030410},
  author = {Hsuan-Jung Hsu and Shi-Yu Huang}
}
@article{journals/tvlsi/XuN05a,
  title = {Modular and rapid testing of SOCs with unwrapped logic blocks},
  pages = {1275-1285},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.859585},
  author = {Qiang Xu and Nicola Nicolici}
}
@article{journals/tvlsi/KimVC07,
  title = {Design of an Interconnect Architecture and Signaling Technology for Parallelism in Communication},
  pages = {881-894},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900739},
  author = {Jongsun Kim and Ingrid Verbauwhede and M.-C. Frank Chang}
}
@article{journals/tvlsi/SinkarPK13,
  title = {Clamping Virtual Supply Voltage of Power-Gated Circuits for Active Leakage Reduction and Gate-Oxide Reliability},
  pages = {580-584},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2189422},
  author = {Abhishek A. Sinkar and Taejoon Park and Nam Sung Kim}
}
@article{journals/tvlsi/ChoL13,
  title = {A High-Speed Low-Complexity Modified Radix-25 FFT Processor for High Rate WPAN Applications},
  pages = {187-191},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2182068},
  author = {Taesang Cho and Hanho Lee}
}
@article{journals/tvlsi/ZhuCCSUMM14,
  title = {Split-SAR ADCs: Improved Linearity With Power and Speed Optimization},
  pages = {372-383},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2242501},
  author = {Yan Zhu 0001 and Chi-Hang Chan and U. Fat Chio and Sai-Weng Sin and Seng-Pan U and Rui Paulo Martins and Franco Maloberti}
}
@article{journals/tvlsi/GivargisVH02a,
  title = {Instruction-based system-level power evaluation of system-on-a-chip peripheral cores},
  pages = {856-863},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808443},
  author = {Tony Givargis and Frank Vahid and Jörg Henkel}
}
@article{journals/tvlsi/GuiKWMWWHK05,
  title = {A Source-Synchronous Double-Data-Rate Parallel Optical Transceiver IC},
  pages = {833-842},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850101},
  author = {P. Gui and Fouad E. Kiamilev and X. Q. Wang and M. J. MacFadden and X. L. Wang and N. Waite and M. W. Haney and C. Kuznia}
}
@article{journals/tvlsi/AlnajiarKKMHO13,
  title = {Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture},
  pages = {2165-2178},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2228015},
  author = {Dawood Alnajiar and Hiroaki Konoura and Younghun Ko and Yukio Mitsuyama and Masanori Hashimoto and Takao Onoye}
}
@article{journals/tvlsi/KyrkouT11,
  title = {A Flexible Parallel Hardware Architecture for AdaBoost-Based Real-Time Object Detection},
  pages = {1034-1047},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2048224},
  author = {Christos Kyrkou and Theocharis Theocharides}
}
@article{journals/tvlsi/KarandikarS03,
  title = {Technology mapping for SOI domino logic incorporating solutions for the parasitic bipolar effect},
  pages = {1094-1105},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817137},
  author = {Shrirang K. Karandikar and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/GivargisVH01,
  title = {Evaluating power consumption of parameterized cache and bus architectures in system-on-a-chip designs},
  pages = {500-508},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.931227},
  author = {Tony Givargis and Frank Vahid and Jörg Henkel}
}
@article{journals/tvlsi/HaniotakisTNE07,
  title = {Testable Designs of Multiple Precharged Domino Circuits},
  pages = {461-465},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.893664},
  author = {Themistoklis Haniotakis and Y. Tsiatouhas and Dimitris Nikolos and Costas Efstathiou}
}
@article{journals/tvlsi/DaoZO06,
  title = {Energy optimization of pipelined digital systems using circuit sizing and supply scaling},
  pages = {122-134},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863760},
  author = {Hoang Q. Dao and Bart R. Zeydel and Vojin G. Oklobdzija}
}
@article{journals/tvlsi/HauckFHK04,
  title = {The Chimaera reconfigurable functional unit},
  pages = {206-217},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  author = {Scott Hauck and Thomas W. Fry and Matthew M. Hosler and Jeffrey P. Kao}
}
@article{journals/tvlsi/TangSCS14,
  title = {A 5.8 nW 9.1-ENOB 1-kS/s Local Asynchronous Successive Approximation Register ADC for Implantable Medical Device},
  pages = {2220-2224},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2286393},
  author = {Howard Tang and Zhuochao Sun and Kin Wai Roy Chew and Liter Siek}
}
@article{journals/tvlsi/MonchieroPSV06,
  title = {Efficient Synchronization for Embedded On-Chip Multiprocessors},
  pages = {1049-1062},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884147},
  author = {Matteo Monchiero and Gianluca Palermo and Cristina Silvano and Oreste Villa}
}
@article{journals/tvlsi/LinKL11a,
  title = {Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS},
  pages = {1315-1319},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2047954},
  author = {S. Lin and Y.-B. Kim and F. Lombardi}
}
@article{journals/tvlsi/EbrahimiMAF13,
  title = {Low-Cost Scan-Chain-Based Technique to Recover Multiple Errors in TMR Systems},
  pages = {1454-1468},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2213102},
  author = {Mojtaba Ebrahimi and Seyed Ghassem Miremadi and Hossein Asadi and Mahdi Fazeli}
}
@article{journals/tvlsi/WongML06,
  title = {Multi-Objective Module Placement For 3-D System-On-Package},
  pages = {553-557},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.876111},
  author = {Eric Wong and Jacob R. Minz and Sung Kyu Lim}
}
@article{journals/tvlsi/WangMC13,
  title = {Soft-Start Method With Small Capacitor Charged by Pulse Current and Gain-Degeneration Error Amplifier for On-Chip DC-DC Power Converters},
  pages = {1447-1453},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2211388},
  author = {Hongyi Wang and Yanzhao Ma and Jun Cheng}
}
@article{journals/tvlsi/ChenMHCAL15,
  title = {Flexible, Efficient Multimode MIMO Detection by Using Reconfigurable ASIP},
  pages = {2173-2186},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2361206},
  author = {Xiaolin Chen and Andreas Minwegen and Bilal Syed Hussain and Anupam Chattopadhyay and Gerd Ascheid and Rainer Leupers}
}
@article{journals/tvlsi/CarrascoS09,
  title = {An ROBDD-Based Combinatorial Method for the Evaluation of Yield of Defect-Tolerant Systems-on-Chip},
  pages = {207-220},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2004479},
  author = {Juan A. Carrasco and Víctor Suñé}
}
@article{journals/tvlsi/LiuP93,
  title = {Cache sampling by sets},
  pages = {98-105},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238426},
  author = {Lishing Liu and Jih-Kwon Peir}
}
@article{journals/tvlsi/KimLJK15,
  title = {A Ring-Oscillator-Based Reliability Monitor for Isolated Measurement of NBTI and PBTI in High-k/Metal Gate Technology},
  pages = {1360-1364},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2339364},
  author = {Tony Tae-Hyoung Kim and Pong-Fei Lu and Keith A. Jenkins and Chris H. Kim}
}
@article{journals/tvlsi/YuK95,
  title = {Exact moment matching model of transmission lines and application to interconnect delay estimation},
  pages = {311-322},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386230},
  author = {Qingjian Yu and Ernest S. Kuh}
}
@article{journals/tvlsi/LiC98,
  title = {Routability improvement using dynamic interconnect architecture},
  pages = {498-501},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711321},
  author = {Jianmin Li and Chung-Kuan Cheng}
}
@article{journals/tvlsi/YoonKKLKCPK13,
  title = {A Unified Graphics and Vision Processor With a 0.89 µW/fps Pose Estimation Engine for Augmented Reality},
  pages = {206-216},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2012.2186157},
  author = {Jae-Sung Yoon and Jeong-Hyun Kim and Hyo-Eun Kim and Won-Young Lee and Seok-Hoon Kim and Kyusik Chung and Jun-Seok Park and Lee-Sup Kim}
}
@article{journals/tvlsi/DuncanHG01,
  title = {The COBRA-ABS high-level synthesis system for multi-FPGA custom computing machines},
  pages = {218-223},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920837},
  author = {Andrew A. Duncan and David C. Hendry and Peter Gray}
}
@article{journals/tvlsi/HsiaCT06,
  title = {VLSI implementation of low-power high-quality color interpolation processor for CCD camera},
  pages = {361-369},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.874367},
  author = {Shih-Chang Hsia and Ming-Huei Chen and Po-Shien Tsai}
}
@article{journals/tvlsi/ChangW15,
  title = {Demystifying Iddq Data With Process Variation for Automatic Chip Classification},
  pages = {1175-1179},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2326081},
  author = {Chia-Ling Lynn Chang and Charles H.-P. Wen}
}
@article{journals/tvlsi/AshoueiC09,
  title = {Checksum-Based Probabilistic Transient-Error Compensation for Linear Digital Systems},
  pages = {1447-1460},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2004587},
  author = {Maryam Ashouei and Abhijit Chatterjee}
}
@article{journals/tvlsi/PerriCILC04,
  title = {Variable precision arithmetic circuits for FPGA-based multimedia processors},
  pages = {995-999},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.833400},
  author = {Stefania Perri and Pasquale Corsonello and Maria Antonia Iachino and Marco Lanuzza and Giuseppe Cocorullo}
}
@article{journals/tvlsi/LinLJ06,
  title = {A Lossless Data Compression and Decompression Algorithm and Its Hardware Architecture},
  pages = {925-936},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884045},
  author = {Ming-Bo Lin and Jang-Feng Lee and Gene Eu Jan}
}
@article{journals/tvlsi/JungLH02,
  title = {Efficient hardware controller synthesis for synchronous dataflow graph in system level design},
  pages = {423-428},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.807765},
  author = {Hyunuk Jung and Kangnyoung Lee and Soonhoi Ha}
}
@article{journals/tvlsi/SuTCLWCWHK10,
  title = {Diagnosis of MRAM Write Disturbance Fault},
  pages = {1762-1766},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2026905},
  author = {Chin-Lung Su and Chih-Wea Tsai and Ching-Yi Chen and Wan-Yu Lo and Cheng-Wen Wu and Ji-Jan Chen and Wen Ching Wu and Chien-Chung Hung and Ming-Jer Kao}
}
@article{journals/tvlsi/AppersonYMMB07,
  title = {A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains},
  pages = {1125-1134},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.903938},
  author = {Ryan W. Apperson and Zhiyi Yu and Michael J. Meeuwsen and Tinoosh Mohsenin and Bevan M. Baas}
}
@article{journals/tvlsi/FornaciariS95,
  title = {A new architecture for the automatic design of custom digital neural network},
  pages = {502-506},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.475969},
  author = {William Fornaciari and Fabio Salice}
}
@article{journals/tvlsi/Gebotys02,
  title = {A network flow approach to memory bandwidth utilization in embedded DSP core processors},
  pages = {390-398},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.807766},
  author = {Catherine H. Gebotys}
}
@article{journals/tvlsi/AtasuLMOD12,
  title = {FISH: Fast Instruction SyntHesis for Custom Processors},
  pages = {52-65},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2010.2090543},
  author = {Kubilay Atasu and Wayne Luk and Oskar Mencer and Can C. Özturan and Günhan Dündar}
}
@article{journals/tvlsi/TakeuchiSSKYM13,
  title = {Spatial Distribution Measurement of Dynamic Voltage Drop Caused by Pulse and Periodic Injection of Spot Noise},
  pages = {164-168},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2180742},
  author = {Kan Takeuchi and Masaki Shimada and Takao Sato and Yusaku Katsuki and Hiroumi Yoshikawa and Hiroaki Matsushita}
}
@article{journals/tvlsi/SasanHEK11,
  title = {Inquisitive Defect Cache: A Means of Combating Manufacturing Induced Process Variation},
  pages = {1597-1609},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2055589},
  author = {Avesta Sasan and Houman Homayoun and Ahmed M. Eltawil and Fadi J. Kurdahi}
}
@article{journals/tvlsi/RamachandranL96,
  title = {Efficient arithmetic using self-timing},
  pages = {445-454},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.544409},
  author = {Ravichandran Ramachandran and Shih-Lien Lu}
}
@article{journals/tvlsi/ChouR96,
  title = {Accurate power estimation of CMOS sequential circuits},
  pages = {369-380},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.532037},
  author = {Tan-Li Chou and Kaushik Roy}
}
@article{journals/tvlsi/PaulB11,
  title = {Dynamic Transfer of Computation to Processor Cache for Yield and Reliability Improvement},
  pages = {1368-1379},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2049389},
  author = {Somnath Paul and Swarup Bhunia}
}
@article{journals/tvlsi/BombanaBCFSZ94,
  title = {ALADIN: a multilevel testability analyzer for VLSI system design},
  pages = {157-171},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285743},
  author = {Massimo Bombana and Giacomo Buonanno and Patrizia Cavalloro and Fabrizio Ferrandi and Donatella Sciuto and Giuseppe Zaza}
}
@article{journals/tvlsi/DuZK09,
  title = {A Low-Power, Fast Acquisition, Data Recovery Circuit With Digital Threshold Decision for SFI-5 Application},
  pages = {1742-1748},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2017794},
  author = {Qingjin Du and Jingcheng Zhuang and Tad A. Kwasniewski}
}
@article{journals/tvlsi/HuangJS00,
  title = {ALTO: an iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping},
  pages = {392-400},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863618},
  author = {Juinn-Dar Huang and Jing-Yang Jou and Wen-Zen Shen}
}
@article{journals/tvlsi/ChenCCL14,
  title = {High-Throughput Multistandard Transform Core Supporting MPEG/H.264/VC-1 Using Common Sharing Distributed Arithmetic},
  pages = {463-474},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2251021},
  author = {Yuan-Ho Chen and Jyun-Neng Chen and Tsin-Yuan Chang and Chih-Wen Lu}
}
@article{journals/tvlsi/ZhaoOX15,
  title = {Joint Profit and Process Variation Aware High Level Synthesis With Speed Binning},
  pages = {1640-1650},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2349493},
  author = {Mengying Zhao and Alex Orailoglu and Chun Jason Xue}
}
@article{journals/tvlsi/ReviriegoMF13,
  title = {Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes},
  pages = {156-159},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2179681},
  author = {Pedro Reviriego and Juan Antonio Maestro and Mark F. Flanagan}
}
@article{journals/tvlsi/ChoiYLAL13,
  title = {MAEPER: Matching Access and Error Patterns With Error-Free Resource for Low Vcc L1 Cache},
  pages = {1013-1026},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2202931},
  author = {Young-Geun Choi and Sungjoo Yoo and Sunggu Lee and Jung Ho Ahn and Kangmin Lee}
}
@article{journals/tvlsi/HemmertU07,
  title = {Floating-Point Divider Design for FPGAs},
  pages = {115-118},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2007.891099},
  author = {K. Scott Hemmert and Keith D. Underwood}
}
@article{journals/tvlsi/WormITM05,
  title = {A robust self-calibrating transmission scheme for on-chip networks},
  pages = {126-139},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.834241},
  author = {Frederic Worm and Paolo Ienne and Patrick Thiran and Giovanni De Micheli}
}
@article{journals/tvlsi/KimDZKGP12,
  title = {Analyzing the Impact of Joint Optimization of Cell Size, Redundancy, and ECC on Low-Voltage SRAM Array Total Area},
  pages = {2333-2337},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2173220},
  author = {Nam Sung Kim and Stark C. Draper and Shi-Ting Zhou and Sumeet Katariya and Hamid Reza Ghasemi and Taejoon Park}
}
@article{journals/tvlsi/PouwelseLS03,
  title = {Application-directed voltage scaling},
  pages = {812-826},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.814324},
  author = {Johan A. Pouwelse and Koen Langendoen and Henk J. Sips}
}
@article{journals/tvlsi/Christie03,
  title = {Guest editorial: System-level interconnect prediction},
  pages = {1-2},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810753},
  author = {Phillip Christie}
}
@article{journals/tvlsi/BoselliTL10,
  title = {Properties of Digital Switching Currents in Fully CMOS Combinational Logic},
  pages = {1625-1638},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2025883},
  author = {Giorgio Boselli and Gabriella Trucco and Valentino Liberali}
}
@article{journals/tvlsi/KimP03,
  title = {Block-based multiperiod dynamic memory design for low data-retention power},
  pages = {1006-1018},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.817524},
  author = {Joohee Kim and Marios C. Papaefthymiou}
}
@article{journals/tvlsi/Canto-NavarroGR15,
  title = {Flexible Biometric Online Speaker-Verification System Implemented on FPGA Using Vector Floating-Point Units},
  pages = {2497-2507},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2014.2377578},
  author = {Enrique F. Cantó-Navarro and Mariano Lopez Garcia and Rafael Ramos-Lara and Raul Sánchez-Reillo}
}
@article{journals/tvlsi/KuangWCH13,
  title = {Energy-Efficient High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems},
  pages = {1999-2009},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227846},
  author = {Shiann-Rong Kuang and Jiun-Ping Wang and Kai-Cheng Chang and Huan-Wei Hsu}
}
@article{journals/tvlsi/LiuZH09,
  title = {Design of Voltage Overscaled Low-Power Trellis Decoders in Presence of Process Variations},
  pages = {439-443},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2004545},
  author = {Yang Liu 0016 and Tong Zhang 0002 and Jiang Hu}
}
@article{journals/tvlsi/LeeJJ06,
  title = {Architectural enhancements for network congestion control applications},
  pages = {609-615},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878211},
  author = {Byeong Kil Lee and Lizy Kurian John and Eugene John}
}
@article{journals/tvlsi/FischerDCG05,
  title = {InvMixColumn decomposition and multilevel resource sharing in AES implementations},
  pages = {989-992},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.853606},
  author = {Viktor Fischer and Milos Drutarovský and Pawel Chodowiec and F. Gramain}
}
@article{journals/tvlsi/ShibataG15,
  title = {High-Density RAM/ROM Macros Using CMOS Gate-Array Base Cells: Hierarchical Verification Technique for Reducing Design Cost},
  pages = {1415-1428},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2341352},
  author = {Nobutaro Shibata and Yoshinori Gotoh}
}
@article{journals/tvlsi/BasuH11,
  title = {A Fully Integrated Architecture for Fast and Accurate Programming of Floating Gates Over Six Decades of Current},
  pages = {953-962},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2042626},
  author = {Arindam Basu and Paul E. Hasler}
}
@article{journals/tvlsi/YangLCZ14,
  title = {PowerRush: An Efficient Simulator for Static Power Grid Analysis},
  pages = {2103-2116},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2282418},
  author = {Jianlei Yang and Zuowei Li and Yici Cai and Qiang Zhou}
}
@article{journals/tvlsi/AklB08a,
  title = {Reducing Interconnect Delay Uncertainty via Hybrid Polarity Repeater Insertion},
  pages = {1230-1239},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000861},
  author = {Charbel J. Akl and Magdy A. Bayoumi}
}
@article{journals/tvlsi/LinZJ12,
  title = {SRAM-Based NATURE: A Dynamically Reconfigurable FPGA Based on 10T Low-Power SRAMs},
  pages = {2151-2156},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2169996},
  author = {Ting-Jung Lin and Wei Zhang and Niraj K. Jha}
}
@article{journals/tvlsi/Specogna14,
  title = {Extraction of VLSI Multiconductor Transmission Line Parameters by Complementarity},
  pages = {146-154},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2232320},
  author = {Ruben Specogna}
}
@article{journals/tvlsi/NurvitadhiHL08,
  title = {Active Cache Emulator},
  pages = {229-240},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.912177},
  author = {Eriko Nurvitadhi and Jumnit Hong and Shih-Lien Lu}
}
@article{journals/tvlsi/CherkauerF95,
  title = {A unified design methodology for CMOS tapered buffers},
  pages = {99-111},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365457},
  author = {Brian S. Cherkauer and Eby G. Friedman}
}
@article{journals/tvlsi/JamesFK14,
  title = {Resistive Threshold Logic},
  pages = {190-195},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2012.2232946},
  author = {Alex Pappachen James and Linu Rose V. J. Francis and Dinesh Sasi Kumar}
}
@article{journals/tvlsi/ZiaJKCKM10,
  title = {A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration},
  pages = {967-977},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017750},
  author = {Aamir Zia and Philip Jacob and Jin Woo Kim and Michael Chu and Russell P. Kraft and John F. McDonald}
}
@article{journals/tvlsi/DingHP00,
  title = {Improving the efficiency of Monte Carlo power estimation [VLSI]},
  pages = {584-593},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894163},
  author = {Chih-Shun Ding and Cheng-Ta Hsieh and Massoud Pedram}
}
@article{journals/tvlsi/ObermanF98,
  title = {Minimizing the complexity of SRT tables},
  pages = {141-149},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661256},
  author = {Stuart F. Oberman and Michael J. Flynn}
}
@article{journals/tvlsi/HwangL12,
  title = {Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique},
  pages = {1738-1742},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2161598},
  author = {Yin-Tsung Hwang and Jin-Fa Lin}
}
@article{journals/tvlsi/PomeranzR01,
  title = {A built-in self-test method for diagnosis of synchronous sequential circuits},
  pages = {290-296},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924046},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/HsiehH12,
  title = {TSV Redundancy: Architecture and Design Issues in 3-D IC},
  pages = {711-722},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2107924},
  author = {Ang-Chih Hsieh and TingTing Hwang}
}
@article{journals/tvlsi/KimR06,
  title = {A Leakage-Tolerant Low-Swing Circuit Style in Partially Depleted Silicon-on-Insulator CMOS Technologies},
  pages = {549-552},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.876110},
  author = {J.-J. Kim and K. Roy}
}
@article{journals/tvlsi/ChatterjeeRd93,
  title = {Greedy hardware optimization for linear digital circuits using number splitting and refactorization},
  pages = {423-431},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250189},
  author = {Abhijit Chatterjee and Rabindra K. Roy and Manuel A. d'Abreu}
}
@article{journals/tvlsi/AntaoB95,
  title = {ARCHGEN: Automated synthesis of analog systems},
  pages = {231-244},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386223},
  author = {Brian A. A. Antao and Arthur J. Brodersen}
}
@article{journals/tvlsi/BhojJ14,
  title = {Parasitics-Aware Design of Symmetric and Asymmetric Gate-Workfunction FinFET SRAMs},
  pages = {548-561},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2252031},
  author = {Ajay N. Bhoj and Niraj K. Jha}
}
@article{journals/tvlsi/Chang10a,
  title = {Don't-Care Gating (DCG) TCAM Design Used in Network Routing Table},
  pages = {1599-1607},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2009.2025951},
  author = {Yen-Jen Chang}
}
@article{journals/tvlsi/0021LZ14,
  title = {Optimal and Efficient Algorithms for Multidomain Clock Skew Scheduling},
  pages = {1888-1897},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280732},
  author = {Li Li 0021 and Yinghai Lu and Hai Zhou}
}
@article{journals/tvlsi/SarmientoALMN98,
  title = {A CORDIC processor for FFT computation and its implementation using gallium arsenide technology},
  pages = {18-30},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661241},
  author = {Roberto Sarmiento and V. de Armas and José Francisco López and Juan A. Montiel-Nelson and Antonio Núñez}
}
@article{journals/tvlsi/ShiXCH11,
  title = {Runtime Resonance Noise Reduction with Current Prediction Enabled Frequency Actuator},
  pages = {508-512},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2036266},
  author = {Yiyu Shi and Jinjun Xiong and Howard Chen and Lei He}
}
@article{journals/tvlsi/FengG07,
  title = {Post-Placement Interconnect Entropy},
  pages = {945-948},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900747},
  author = {Wenyi Feng and Jonathan W. Greene}
}
@article{journals/tvlsi/WongQP04,
  title = {Power minimization in QoS sensitive systems},
  pages = {553-561},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.827567},
  author = {Jennifer L. Wong and Gang Qu and Miodrag Potkonjak}
}
@article{journals/tvlsi/Chakrabarty15,
  title = {Editorial},
  pages = {1-17},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2385112},
  author = {Krishnendu Chakrabarty}
}
@article{journals/tvlsi/ChouHHHH04,
  title = {Baud-rate channel equalization in nanometer technologies},
  pages = {1174-1181},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836308},
  author = {E. Y. Chou and J. C. Huang and M. S. Huang and M. C. Hsieh and A. Y. Hsu}
}
@article{journals/tvlsi/EslamiSGMM06,
  title = {An area-efficient universal cryptography processor for smart cards},
  pages = {43-56},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863188},
  author = {Y. Eslami and Ali Sheikholeslami and P. Glenn Gulak and S. Masui and K. Mukaida}
}
@article{journals/tvlsi/HabalMF05,
  title = {Accurate and efficient simulation of synchronous digital switching noise in systems on a chip},
  pages = {330-338},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842894},
  author = {Husni M. Habal and Kartikeya Mayaram and Terri S. Fiez}
}
@article{journals/tvlsi/HuS02,
  title = {Efficient inductance extraction using circuit-aware techniques},
  pages = {746-761},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808455},
  author = {Haitian Hu and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/HuLHL07,
  title = {Utilizing Redundancy for Timing Critical Interconnect},
  pages = {1067-1080},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2007.903911},
  author = {Shiyan Hu and Qiuyang Li and Jiang Hu and Peng Li}
}
@article{journals/tvlsi/HutchingsN01,
  title = {Unifying simulation and execution in a design environment for FPGA systems},
  pages = {201-205},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.920834},
  author = {Brad L. Hutchings and Brent E. Nelson}
}
@article{journals/tvlsi/YoussefAE08,
  title = {A Comparative Study Between Static and Dynamic Sleep Signal Generation Techniques for Leakage Tolerant Designs},
  pages = {1114-1126},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000730},
  author = {Ahmed Youssef and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/tvlsi/LiTPT09,
  title = {Architecture-Level Thermal Characterization for Multicore Microprocessors},
  pages = {1495-1507},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2005193},
  author = {Duo Li and Sheldon X.-D. Tan and Eduardo H. Pacheco and Murli Tirumala}
}
@article{journals/tvlsi/KimYCKKCK12,
  title = {A Mobile 3-D Display Processor With A Bandwidth-Saving Subdivider},
  pages = {1082-1093},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2150253},
  author = {Seok-Hoon Kim and Sung-Eui Yoon and Sang-Hye Chung and Young-Jun Kim 0001 and Hong-Yun Kim and Kyusik Chung and Lee-Sup Kim}
}
@article{journals/tvlsi/LeeKK15,
  title = {Runtime Thermal Management for 3-D Chip-Multiprocessors With Hybrid SRAM/MRAM L2 Cache},
  pages = {520-533},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2311798},
  author = {Seunghan Lee and Kyungsu Kang and Chong-Min Kyung}
}
@article{journals/tvlsi/FuketaHMO12,
  title = {Adaptive Performance Compensation With In-Situ Timing Error Predictive Sensors for Subthreshold Circuits},
  pages = {333-343},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2101089},
  author = {Hiroshi Fuketa and Masanori Hashimoto and Yukio Mitsuyama and Takao Onoye}
}
@article{journals/tvlsi/ZhangWZZ12,
  title = {Novel Interpolation and Polynomial Selection for Low-Complexity Chase Soft-Decision Reed-Solomon Decoding},
  pages = {1318-1322},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2011.2150254},
  author = {Xinmiao Zhang and Yingquan Wu and Jiangli Zhu and Yu Zheng}
}
@article{journals/tvlsi/BoglioloB98,
  title = {Robust RTL power macromodels},
  pages = {578-581},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736131},
  author = {Alessandro Bogliolo and Luca Benini}
}
@article{journals/tvlsi/SenDC12,
  title = {Phase Distortion to Amplitude Conversion-Based Low-Cost Measurement of AM-AM and AM-PM Effects in RF Power Amplifiers},
  pages = {1602-1614},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2160376},
  author = {Shreyas Sen and Shyam Kumar Devarakond and Abhijit Chatterjee}
}
@article{journals/tvlsi/BhuniaMGMR05,
  title = {Low-power scan design using first-level supply gating},
  pages = {384-395},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842885},
  author = {Swarup Bhunia and Hamid Mahmoodi-Meimand and Debjyoti Ghosh and Saibal Mukhopadhyay and Kaushik Roy}
}
@article{journals/tvlsi/SrinivasanSB10,
  title = {A Generic Scalable Architecture for Min-Sum/Offset-Min-Sum Unit for Irregular/Regular LDPC Decoder},
  pages = {1372-1376},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2023659},
  author = {Venkata K. Kidambi Srinivasan and Chitranjan K. Singh and Poras T. Balsara}
}
@article{journals/tvlsi/ChangHW13,
  title = {CASSER: A Closed-Form Analysis Framework for Statistical Soft Error Rate},
  pages = {1837-1848},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2220386},
  author = {Austin C.-C. Chang and Ryan H.-M. Huang and Charles H.-P. Wen}
}
@article{journals/tvlsi/MaityM12,
  title = {A High Performance Switched Capacitor-Based DC-DC Buck Converter Suitable for Embedded Power Management Applications},
  pages = {1880-1885},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2163206},
  author = {Biswajit Maity and Pradip Mandal}
}
@article{journals/tvlsi/NainC11,
  title = {Fast Placement-Aware 3-D Floorplanning Using Vertical Constraints on Sequence Pairs},
  pages = {1667-1680},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2010.2055247},
  author = {Rajeev K. Nain and Malgorzata Chrzanowska-Jeske}
}
@article{journals/tvlsi/ZachariahC03,
  title = {Algorithm to extract two-node bridges},
  pages = {741-744},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.816141},
  author = {Sujit T. Zachariah and Sreejit Chakravarty}
}
@article{journals/tvlsi/GuZSD08,
  title = {Application-Specific MPSoC Reliability Optimization},
  pages = {603-608},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2008.917574},
  author = {Zhenyu (Peter) Gu and Changyun Zhu and Li Shang and Robert P. Dick}
}
@article{journals/tvlsi/OuLLC15,
  title = {Circuit Level Defences Against Fault Attacks in Pipelined NCL Circuits},
  pages = {1903-1913},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2354531},
  author = {Qingyu Ou and Fang Luo and Shilei Li and Lu Chen}
}
@article{journals/tvlsi/LiuZMM10,
  title = {An Approach for Adaptive DRAM Temperature and Power Management},
  pages = {684-688},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2014842},
  author = {Song Liu and Yu Zhang and Seda Ogrenci Memik and Gokhan Memik}
}
@article{journals/tvlsi/LuTHWW06,
  title = {Efficient built-in redundancy analysis for embedded memories with 2-D redundancy},
  pages = {34-42},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863189},
  author = {Shyue-Kung Lu and Yu-Chen Tsai and Chih-Hsien Hsu and Kuo-Hua Wang and Cheng-Wen Wu}
}
@article{journals/tvlsi/SastryRB93,
  title = {VLSI architectures for polygon recognition},
  pages = {398-407},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250186},
  author = {Raghu Sastry and N. Ranganathan and Horst Bunke}
}
@article{journals/tvlsi/BhatiaJ98,
  title = {Integration of hierarchical test generation with behavioral synthesis of controller and data path circuits},
  pages = {608-619},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736134},
  author = {Sandeep Bhatia and Niraj K. Jha}
}
@article{journals/tvlsi/JeongYLKJ14,
  title = {One-Sided Static Noise Margin and Gaussian-Tail-Fitting Method for SRAM},
  pages = {1262-1269},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2268543},
  author = {Hanwool Jeong and Younghwi Yang and Junha Lee and Jisu Kim and Seong-Ook Jung}
}
@article{journals/tvlsi/LinZ05,
  title = {Wire retiming as fixpoint computation},
  pages = {1340-1348},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.862726},
  author = {Chuan Lin and Hai Zhou}
}
@article{journals/tvlsi/SekarLRD08,
  title = {Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication},
  pages = {1413-1426},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2000727},
  author = {Krishna Sekar and Kanishka Lahiri and Anand Raghunathan and Sujit Dey}
}
@article{journals/tvlsi/LuS15,
  title = {Modeling and Layout Optimization for Tapered TSVs},
  pages = {3129-3132},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2384042},
  author = {Tiantao Lu and Ankur Srivastava}
}
@article{journals/tvlsi/FallahAD02,
  title = {Functional vector generation for sequential HDL models under an observability-based code coverage metric},
  pages = {919-923},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.808438},
  author = {Farzan Fallah and Pranav Ashar and Srinivas Devadas}
}
@article{journals/tvlsi/KatohNI12,
  title = {An On-Chip Delay Measurement Technique Using Signature Registers for Small-Delay Defect Detection},
  pages = {804-817},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2125994},
  author = {Kentaroh Katoh and Kazuteru Namba and Hideo Ito}
}
@article{journals/tvlsi/BhanjaS08,
  title = {Thermal Switching Error Versus Delay Tradeoffs in Clocked QCA Circuits},
  pages = {528-541},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.915448},
  author = {Sanjukta Bhanja and Sudeep Sarkar}
}
@article{journals/tvlsi/HuangCLL13,
  title = {10-bit 30-MS/s SAR ADC Using a Switchback Switching Method},
  pages = {584-588},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2190117},
  author = {Guan-Ying Huang and Soon-Jyh Chang and Chun-Cheng Liu and Ying-Zu Lin}
}
@article{journals/tvlsi/DaiSY06,
  title = {Automatic linearity and frequency response tests with built-in pattern generator and analyzer},
  pages = {561-572},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878201},
  author = {Foster F. Dai and Charles E. Stroud and Dayu Yang}
}
@article{journals/tvlsi/DobkinPG05,
  title = {Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders},
  pages = {427-438},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842916},
  author = {Rostislav (Reuven) Dobkin and Michael Peleg and Ran Ginosar}
}
@article{journals/tvlsi/LiSM15,
  title = {Parasitic-Aware Design of Integrated DC-DC Converters With Spiral Inductors},
  pages = {3076-3084},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2387278},
  author = {Shuang Li and Sami Smaili and Yehia Massoud}
}
@article{journals/tvlsi/WangLV15,
  title = {Overcoming Computational Errors in Sensing Platforms Through Embedded Machine-Learning Kernels},
  pages = {1459-1470},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2014.2342153},
  author = {Zhuo Wang and Kyong-Ho Lee and Naveen Verma}
}
@article{journals/tvlsi/Najm94,
  title = {A survey of power estimation techniques in VLSI circuits},
  pages = {446-455},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335013},
  author = {Farid N. Najm}
}
@article{journals/tvlsi/MamidipakaHD03,
  title = {Adaptive low-power address encoding techniques using self-organizing lists},
  pages = {827-834},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.814325},
  author = {Mahesh Mamidipaka and Daniel S. Hirschberg and Nikil D. Dutt}
}
@article{journals/tvlsi/LinSJ99,
  title = {A structure-oriented power modeling technique for macrocells},
  pages = {380-391},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.784099},
  author = {Jiing-Yuan Lin and Wen-Zen Shen and Jing-Yang Jou}
}
@article{journals/tvlsi/PedramW02,
  title = {Battery-powered digital CMOS design},
  pages = {601-607},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801566},
  author = {Massoud Pedram and Qing Wu}
}
@article{journals/tvlsi/Gordon-RossVD09,
  title = {Fast Configurable-Cache Tuning With a Unified Second-Level Cache},
  pages = {80-91},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2002459},
  author = {Ann Gordon-Ross and Frank Vahid and Nikil D. Dutt}
}
@article{journals/tvlsi/NoseworthyL08,
  title = {Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA},
  pages = {1083-1090},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2008.2000525},
  author = {Joshua Noseworthy and Miriam Leeser}
}
@article{journals/tvlsi/KinsmanON06,
  title = {Diagnosis of Logic Circuits Using Compressed Deterministic Data and On-Chip Response Comparison},
  pages = {537-548},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.876109},
  author = {Adam B. Kinsman and Scott Ollivierre and Nicola Nicolici}
}
@article{journals/tvlsi/DuttR11,
  title = {Discretized Network Flow Techniques for Timing and Wire-Length Driven Incremental Placement With White-Space Satisfaction},
  pages = {1277-1290},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2050632},
  author = {Shantanu Dutt and Huan Ren}
}
@article{journals/tvlsi/RahamanMP10,
  title = {Test Generation in Systolic Architecture for Multiplication Over GF(2 m)},
  pages = {1366-1371},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2023381},
  author = {Hafizur Rahaman and Jimson Mathew and Dhiraj K. Pradhan}
}
@article{journals/tvlsi/ChaoTHWF13,
  title = {Process-Resilient Low-Jitter All-Digital PLL via Smooth Code-Jumping},
  pages = {2240-2249},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2012.2230454},
  author = {Pei-Ying Chao and Chao-Wen Tzeng and Shi-Yu Huang and Chia-Chieh Weng and Shan-Chien Fang}
}
@article{journals/tvlsi/DotanLAL09,
  title = {History Index of Correct Computation for Fault-Tolerant Nano-Computing},
  pages = {943-952},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2012014},
  author = {Yocheved Dotan and Nadav Levison and Roi Avidan and David J. Lilja}
}
@article{journals/tvlsi/SharifkhaniS07,
  title = {Segmented Virtual Ground Architecture for Low-Power Embedded SRAM},
  pages = {196-205},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.893584},
  author = {Mohammad Sharifkhani and Manoj Sachdev}
}
@article{journals/tvlsi/TsengL11,
  title = {A Low-Cost Built-In Redundancy-Analysis Scheme for Word-Oriented RAMs With 2-D Redundancy},
  pages = {1983-1995},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2066587},
  author = {Tsu-Wei Tseng and Jin-Fu Li}
}
@article{journals/tvlsi/TayCL13,
  title = {Efficient VLSI Implementation of $2^n$ Scaling of Signed Integer in RNS $\2^n-1, 2^n, 2^n+1\$},
  pages = {1936-1940},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2012.2221752},
  author = {Thian Fatt Tay and Chip-Hong Chang and Jeremy Yung Shern Low}
}
@article{journals/tvlsi/HsiehC13,
  title = {Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications},
  pages = {33-42},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2178439},
  author = {Jui-Hung Hsieh and Tian-Sheuan Chang}
}
@article{journals/tvlsi/BhingardePS93,
  title = {Middle terminal cell models for efficient over-the-cell routing in high-performance circuits},
  pages = {462-472},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.250194},
  author = {Siddharth Bhingarde and Anand Panyam and Naveed A. Sherwani}
}
@article{journals/tvlsi/ChoLCP04,
  title = {Design of low-error fixed-width modified booth multiplier},
  pages = {522-531},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  author = {Kyung-Ju Cho and Kwang-Chul Lee and Jin-Gyun Chung and Keshab K. Parhi}
}
@article{journals/tvlsi/Nicolaidis03,
  title = {Carry checking/parity prediction adders and ALUs},
  pages = {121-128},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800526},
  author = {Michael Nicolaidis}
}
@article{journals/tvlsi/AnteloBBZ98,
  title = {A novel design of a two operand normalization circuit},
  pages = {173-176},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661260},
  author = {Elisardo Antelo and Montserrat Bóo and Javier D. Bruguera and Emilio L. Zapata}
}
@article{journals/tvlsi/LamoureuxLW08,
  title = {GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering},
  pages = {1521-1534},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2008.2001237},
  author = {Julien Lamoureux and Guy G. Lemieux and Steven J. E. Wilton}
}
@article{journals/tvlsi/ImanaHT06,
  title = {Low Complexity Bit-Parallel Multipliers Based on a Class of Irreducible Pentanomials},
  pages = {1388-1393},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2006.887835},
  author = {José Luis Imaña and Román Hermida and Francisco Tirado}
}
@article{journals/tvlsi/Herzen98,
  title = {Signal processing at 250 MHz using high-performance FPGA's},
  pages = {238-246},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.678878},
  author = {Brian Von Herzen}
}
@article{journals/tvlsi/KushwahV16,
  title = {A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell},
  pages = {373-377},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2389891},
  author = {C. B. Kushwah and Santosh Kumar Vishvakarma}
}
@article{journals/tvlsi/SaberiL14,
  title = {Segmented Architecture for Successive Approximation Analog-to-Digital Converters},
  pages = {593-606},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2246592},
  author = {Mehdi Saberi and Reza Lotfi}
}
@article{journals/tvlsi/PlazaMDC96,
  title = {A 2.5 Gb/s ATM switch chip set},
  pages = {405-416},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.532040},
  author = {Pierre Plaza and L. A. Merayo and Juan Carlos Diaz and J. L. Conesa}
}
@article{journals/tvlsi/MaheshwariS98,
  title = {Efficient retiming of large circuits},
  pages = {74-83},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.661250},
  author = {Naresh Maheshwari and Sachin S. Sapatnekar}
}
@article{journals/tvlsi/MaseraPRZ99,
  title = {VLSI architectures for turbo codes},
  pages = {369-379},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.784098},
  author = {Guido Masera and Gianluca Piccinini and Massimo Ruo Roch and Maurizio Zamboni}
}
@article{journals/tvlsi/Rodriguez-Navarro06,
  title = {Comments on "Carry checking/parity prediction adders and ALUs"},
  pages = {212-213},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.863739},
  author = {J. J. Rodriguez-Navarro}
}
@article{journals/tvlsi/CorsonelloFP15,
  title = {Low-Leakage SRAM Wordline Drivers for the 28-nm UTBB FDSOI Technology},
  pages = {3133-3137},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2384007},
  author = {Pasquale Corsonello and Fabio Frustaci and Stefania Perri}
}
@article{journals/tvlsi/JosephsY96,
  title = {CMOS design of the tree arbiter element},
  pages = {472-476},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.544412},
  author = {Mark B. Josephs and Jelio T. Yantchev}
}
@article{journals/tvlsi/JanapsatyaIP06,
  title = {Exploiting statistical information for implementation of instruction scratchpad memory in embedded system},
  pages = {816-829},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878470},
  author = {Andhi Janapsatya and Aleksandar Ignjatovic and Sri Parameswaran}
}
@article{journals/tvlsi/EmmertSA07,
  title = {Online Fault Tolerance for FPGA Logic Blocks},
  pages = {216-226},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.891102},
  author = {John M. Emmert and Charles E. Stroud and Miron Abramovici}
}
@article{journals/tvlsi/LeeCLV09,
  title = {Hierarchical Segmentation for Hardware Function Evaluation},
  pages = {103-116},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2008.2003165},
  author = {Dong-U Lee and Ray C. C. Cheung and Wayne Luk and John D. Villasenor}
}
@article{journals/tvlsi/QuachTF04,
  title = {Systematic IEEE rounding method for high-speed floating-point multipliers},
  pages = {511-521},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  author = {Nhon T. Quach and Naofumi Takagi and Michael J. Flynn}
}
@article{journals/tvlsi/AmadorKPR12,
  title = {Dynamic Power Management for the Iterative Decoding of Turbo Codes},
  pages = {2133-2137},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2011.2167765},
  author = {Erick Amador and Raymond Knopp and Renaud Pacalet and Vincent Rezard}
}
@article{journals/tvlsi/HauckHF00,
  title = {High-performance carry chains for FPGA's},
  pages = {138-147},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831434},
  author = {Scott Hauck and Matthew M. Hosler and Thomas W. Fry}
}
@article{journals/tvlsi/NataleDFR10,
  title = {Self-Test Techniques for Crypto-Devices},
  pages = {329-333},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2010045},
  author = {Giorgio Di Natale and M. Doulcier and Marie-Lise Flottes and Bruno Rouzeyre}
}
@article{journals/tvlsi/LeungL94,
  title = {A syntax-directed translation for the synthesis of delay-insensitive circuits},
  pages = {196-210},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.285746},
  author = {S. C. Leung and Hon Fung Li}
}
@article{journals/tvlsi/RahmanDCR03,
  title = {Wiring requirement and three-dimensional integration technology for field programmable gate arrays},
  pages = {44-54},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810003},
  author = {Arifur Rahman and Shamik Das and Anantha P. Chandrakasan and Rafael Reif}
}
@article{journals/tvlsi/CheungTLC05,
  title = {Customizable elliptic curve cryptosystems},
  pages = {1048-1059},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857179},
  author = {Ray C. C. Cheung and N. J. Telle and Wayne Luk and Peter Y. K. Cheung}
}
@article{journals/tvlsi/YuSHK08,
  title = {Thermal Via Allocation for 3-D ICs Considering Temporally and Spatially Variant Thermal Power},
  pages = {1609-1619},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001297},
  author = {Hao Yu and Yiyu Shi and Lei He and Tanay Karnik}
}
@article{journals/tvlsi/FuketaHYTNSS13,
  title = {Minimizing Energy of Integer Unit by Higher Voltage Flip-Flop: VDDmin-Aware Dual Supply Voltage Technique},
  pages = {1175-1179},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2203834},
  author = {Hiroshi Fuketa and Koji Hirairi and Tadashi Yasufuku and Makoto Takamiya and Masahiro Nomura and Hirofumi Shinohara and Takayasu Sakurai}
}
@article{journals/tvlsi/TangNP15,
  title = {A Resistor-Based Sub-1-V CMOS Smart Temperature Sensor for VLSI Thermal Management},
  pages = {1651-1660},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2014.2348328},
  author = {Xian Tang and Wai Tung Ng and Kong-Pang Pun}
}
@article{journals/tvlsi/AarajRRJ07,
  title = {Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems},
  pages = {296-308},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.893608},
  author = {Najwa Aaraj and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tvlsi/BhanjaR04,
  title = {Cascaded Bayesian inferencing for switching activity estimation with correlated inputs},
  pages = {1360-1370},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837991},
  author = {Sanjukta Bhanja and N. Ranganathan}
}
@article{journals/tvlsi/WimerK12,
  title = {The Optimal Fan-Out of Clock Network for Power Minimization by Adaptive Gating},
  pages = {1772-1780},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2162861},
  author = {Shmuel Wimer and Israel Koren}
}
@article{journals/tvlsi/ChenCH10,
  title = {Reconfigurable ECO Cells for Timing Closure and IR Drop Minimization},
  pages = {1686-1695},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2009.2026478},
  author = {Hsien-Te Chen and Chieh-Chun Chang and TingTing Hwang}
}
@article{journals/tvlsi/ZhangBB14,
  title = {32 Bit ×32 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands Scheduler},
  pages = {759-770},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2252032},
  author = {Xiaoxiao Zhang and Farid Boussaïd and Amine Bermak}
}
@article{journals/tvlsi/SunZ05,
  title = {Parallel high-throughput limited search trellis decoder VLSI design},
  pages = {1013-1022},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857181},
  author = {Fei Sun and Tong Zhang 0002}
}
@article{journals/tvlsi/MittalV16,
  title = {EqualWrites: Reducing Intra-Set Write Variations for Enhancing Lifetime of Non-Volatile Caches},
  pages = {103-114},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2389113},
  author = {Sparsh Mittal and Jeffrey S. Vetter}
}
@article{journals/tvlsi/MostafaEE03,
  title = {A 60-dB 246-MHz CMOS variable gain amplifier for subsampling GSM receivers},
  pages = {835-838},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.814326},
  author = {M. A. I. Mostafa and Sherif H. K. Embabi and Mostafa Elmala}
}
@article{journals/tvlsi/Feng13,
  title = {Scalable Multilevel Vectorless Power Grid Voltage Integrity Verification},
  pages = {1388-1397},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2012.2212033},
  author = {Zhuo Feng}
}
@article{journals/tvlsi/ZhenZLHZ13,
  title = {Digital Error Corrector for Phase Lead-Compensated Buck Converter in DVS Applications},
  pages = {1747-1751},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2217513},
  author = {Shaowei Zhen and Xiaohui Zhu and Ping Luo and Yajuan He and Bo Zhang}
}
@article{journals/tvlsi/MontonEB13,
  title = {Checkpointing for Virtual Platforms and SystemC-TLM},
  pages = {133-141},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2011.2181881},
  author = {Marius Monton and Jakob Engblom and Mark Burton}
}
@article{journals/tvlsi/YaoYW15,
  title = {An Efficient SRAM Yield Analysis and Optimization Method With Adaptive Online Surrogate Modeling},
  pages = {1245-1253},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2014.2336851},
  author = {Jian Yao and Zuochang Ye and Yan Wang}
}
@article{journals/tvlsi/SinghRASB10,
  title = {Dynamically Pulsed MTCMOS With Bus Encoding for Reduction of Total Power and Crosstalk Noise},
  pages = {166-170},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2031290},
  author = {Harmander Singh and Rahul M. Rao and Kanak Agarwal and Dennis Sylvester and Richard B. Brown}
}
@article{journals/tvlsi/ChungH97,
  title = {Diagnosis and correction of multiple logic design errors in digital circuits},
  pages = {233-237},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.585227},
  author = {Pi-Yu Chung and Ibrahim N. Hajj}
}
@article{journals/tvlsi/ChaudhuriWM94,
  title = {Analyzing and exploiting the structure of the constraints in the ILP approach to the scheduling problem},
  pages = {456-471},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335014},
  author = {Samit Chaudhuri and Robert A. Walker and J. E. Mitchell}
}
@article{journals/tvlsi/BenaissaL06,
  title = {Design of flexible GF(2m) elliptic curve cryptography processors},
  pages = {659-662},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878235},
  author = {Mohammed Benaissa and Wei Ming Lim}
}
@article{journals/tvlsi/LiMW13,
  title = {Fast Fixed-Outline 3-D IC Floorplanning With TSV Co-Placement},
  pages = {523-532},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2190537},
  author = {Cha-Ru Li and Wai-Kei Mak and Ting-Chi Wang}
}
@article{journals/tvlsi/KimKK03,
  title = {Energy-efficient skewed static logic with dual Vt: design and synthesis},
  pages = {64-70},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.800528},
  author = {Chulwoo Kim and Ki-Wook Kim and Sung-Mo Kang}
}
@article{journals/tvlsi/ChowdhuryI06,
  title = {Realistic scalability of noise in dynamic circuits},
  pages = {637-641},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878221},
  author = {Masud H. Chowdhury and Yehea I. Ismail}
}
@article{journals/tvlsi/ZitoPF15,
  title = {High-Frequency CMOS Active Inductor: Design Methodology and Noise Analysis},
  pages = {1123-1136},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2332277},
  author = {Domenico Zito and Domenico Pepe and Alessandro Fonte}
}
@article{journals/tvlsi/ChunYH11,
  title = {Energy-Aware Interconnect Resource Reduction Through Buffer Access Manipulation for Data-Centric Applications},
  pages = {818-831},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2042087},
  author = {Woohyung Chun and Sungroh Yoon and Sangjin Hong}
}
@article{journals/tvlsi/WuY11,
  title = {Efficient CODEC Designs for Crosstalk Avoidance Codes Based on Numeral Systems},
  pages = {548-558},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2038389},
  author = {Xuebin Wu and Zhiyuan Yan}
}
@article{journals/tvlsi/BalasaCM95,
  title = {Background memory area estimation for multidimensional signal processing systems},
  pages = {157-172},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386218},
  author = {Florin Balasa and Francky Catthoor and Hugo De Man}
}
@article{journals/tvlsi/EschC04,
  title = {Near-linear CMOS I/O driver with less sensitivity to process, voltage, and temperature variations},
  pages = {1253-1257},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836321},
  author = {Gerald Esch Jr. and Tom Chen}
}
@article{journals/tvlsi/LiuW14,
  title = {Fault-Duration And-Location Aware CED Technique With Runtime Adaptability},
  pages = {507-515},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2251484},
  author = {Yu Liu and Kaijie Wu}
}
@article{journals/tvlsi/YangJ14,
  title = {FinPrin: FinFET Logic Circuit Analysis and Optimization Under PVT Variations},
  pages = {2462-2475},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2293886},
  author = {Yang Yang and Niraj K. Jha}
}
@article{journals/tvlsi/YooCH00,
  title = {Performance improvement of geographically distributed cosimulation by hierarchically grouped messages},
  pages = {492-502},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894153},
  author = {Sungjoo Yoo and Kiyoung Choi and Dong Sam Ha}
}
@article{journals/tvlsi/ShangYKSB07,
  title = {Registers for Phase Difference Based Logic},
  pages = {720-724},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2007.898772},
  author = {Delong Shang and Alexandre Yakovlev and Albert Koelmans and Danil Sokolov and Alexandre V. Bystrov}
}
@article{journals/tvlsi/CaignetDS00,
  title = {On the measurement of crosstalk in integrated circuits},
  pages = {606-609},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894165},
  author = {Fabrice Caignet and S. D.-B. Dhia and Etienne Sicard}
}
@article{journals/tvlsi/ChenH07,
  title = {An Overlapping Scan Architecture for Reducing Both Test Time and Test Power by Pipelining Fault Detection},
  pages = {404-412},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.893657},
  author = {Xiaoding Chen and Michael S. Hsiao}
}
@article{journals/tvlsi/PakbazniaP12,
  title = {Design of a Tri-Modal Multi-Threshold CMOS Switch With Application to Data Retentive Power Gating},
  pages = {380-385},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2010.2102054},
  author = {Ehsan Pakbaznia and Massoud Pedram}
}
@article{journals/tvlsi/AroraRRJ06,
  title = {Hardware-Assisted Run-Time Monitoring for Secure Program Execution on Embedded Processors},
  pages = {1295-1308},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2006.887799},
  author = {Divya Arora and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tvlsi/JakushokasF11,
  title = {Multi-Layer Interdigitated Power Distribution Networks},
  pages = {774-786},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2043453},
  author = {Renatas Jakushokas and Eby G. Friedman}
}
@article{journals/tvlsi/YilmazM13,
  title = {Nonvolatile Nanopipelining Logic Using Multiferroic Single-Domain Nanomagnets},
  pages = {1181-1188},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2012.2205594},
  author = {Yalcin Yilmaz and Pinaki Mazumder}
}
@article{journals/tvlsi/HsuC12,
  title = {Low-Complexity Sequential Searcher for Robust Symbol Synchronization in OFDM Systems},
  pages = {959-963},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2011.2136390},
  author = {Terng-Yin Hsu and Shau-Yu Cheng}
}
@article{journals/tvlsi/ZareM16,
  title = {A Fully Digital Front-End Architecture for ECG Acquisition System With 0.5 V Supply},
  pages = {256-265},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2395540},
  author = {Maryam Zare and Mohammad Maymandi-Nejad}
}
@article{journals/tvlsi/MiyazakiTMKISTF00,
  title = {PROTEUS-Lite project: dedicated to developing a telecommunication-oriented FPGA and its applications},
  pages = {401-414},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.863619},
  author = {Toshiaki Miyazaki and Atsushi Takahara and Takahiro Murooka and Masaru Katayama and Takaki Ichimori and Kazuhiro Shirakawa and Akihiro Tsutsui and Ken-nosuke Fukami}
}
@article{journals/tvlsi/JuanRRVMM10,
  title = {Robust Bioinspired Architecture for Optical-Flow Computation},
  pages = {616-629},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2013957},
  author = {Guillermo Botella Juan and Antonio García Ríos and M. Rodriguez-Alvarez and Eduardo Ros Vidal and Uwe Meyer-Bäse and María C. Molina}
}
@article{journals/tvlsi/FiloKCM93,
  title = {Interface optimization for concurrent systems under timing constraints},
  pages = {268-281},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238441},
  author = {Dave Filo and David C. Ku and Claudionor José Nunes Coelho Jr. and Giovanni De Micheli}
}
@article{journals/tvlsi/TanachutiwatLW11,
  title = {FPGA Based on Integration of CMOS and RRAM},
  pages = {2023-2032},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2063444},
  author = {Sansiri Tanachutiwat and Ming Liu and Wei Wang 0003}
}
@article{journals/tvlsi/HuYH014,
  title = {Orchestrator: Guarding Against Voltage Emergencies in Multithreaded Applications},
  pages = {2476-2487},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2296787},
  author = {Xing Hu and Guihai Yan and Yu Hu and Xiaowei Li 0001}
}
@article{journals/tvlsi/NiitsuOHHKYK15,
  title = {A CMOS PWM Transceiver Using Self-Referenced Edge Detection},
  pages = {1145-1149},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2014.2321393},
  author = {Kiichi Niitsu and Yusuke Osawa and Naohiro Harigai and Daiki Hirabayashi and Osamu Kobayashi and Takahiro J. Yamaguchi and Haruo Kobayashi}
}
@article{journals/tvlsi/BaegC05,
  title = {Analytical test buffer design for differential signaling I/O buffers by error syndrome analysis},
  pages = {370-383},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842899},
  author = {Sanghyeon Baeg and Sung Soo Chung}
}
@article{journals/tvlsi/ErdoganO10,
  title = {Detailed Characterization of Transceiver Parameters Through Loop-Back-Based BiST},
  pages = {901-911},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017542},
  author = {Erdem Serkan Erdogan and Sule Ozev}
}
@article{journals/tvlsi/MuS99,
  title = {A layout-based schematic method for very high-speed CMOS cell design},
  pages = {144-148},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748214},
  author = {Fenghao Mu and Christer Svensson}
}
@article{journals/tvlsi/HsiehHC11,
  title = {A 1-V, 16.9 ppm/ $^\circ$ C, 250 nA Switched-Capacitor CMOS Voltage Reference},
  pages = {659-667},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2038061},
  author = {Chun-Yu Hsieh and Hong-Wei Huang and Ke-Horng Chen}
}
@article{journals/tvlsi/WangXZW16,
  title = {A Mixed-Decimation MDF Architecture for Radix-2k Parallel FFT},
  pages = {67-78},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2402207},
  author = {Jian Wang and Chunlin Xiong and Kangli Zhang and Jibo Wei}
}
@article{journals/tvlsi/SridharaBS08,
  title = {Joint Equalization and Coding for On-Chip Bus Communication},
  pages = {314-318},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.915484},
  author = {Srinivasa R. Sridhara and Ganesh Balamurugan and Naresh R. Shanbhag}
}
@article{journals/tvlsi/EbrahimiN13,
  title = {A Colpitts CMOS Quadrature VCO Using Direct Connection of Substrates for Coupling},
  pages = {571-574},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2012.2188310},
  author = {Emad Ebrahimi and Sasan Naseh}
}
@article{journals/tvlsi/AlippiFPSS98,
  title = {Testability analysis and behavioral testing of the Hopfield neural paradigm},
  pages = {507-511},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.711323},
  author = {Cesare Alippi and Franco Fummi and Vincenzo Piuri and Mariagiovanna Sami and Donatella Sciuto}
}
@article{journals/tvlsi/FengZL11,
  title = {Parallel On-Chip Power Distribution Network Analysis on Multi-Core-Multi-GPU Platforms},
  pages = {1823-1836},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2059718},
  author = {Zhuo Feng and Zhiyu Zeng and Peng Li}
}
@article{journals/tvlsi/BellasHPS00,
  title = {Architectural and compiler techniques for energy reduction in high-performance microprocessors},
  pages = {317-326},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845897},
  author = {Nikolaos Bellas and Ibrahim N. Hajj and Constantine D. Polychronopoulos and G. Stamoulis}
}
@article{journals/tvlsi/SkliarovaF04,
  title = {A software/reconfigurable hardware SAT solver},
  pages = {408-419},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  author = {Iouliia Skliarova and António de Brito Ferrari}
}
@article{journals/tvlsi/WangLHCHCH05,
  title = {A multiparameter implantable microstimulator SOC},
  pages = {1399-1402},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.862719},
  author = {Chua-Chin Wang and Tzung-Je Lee and Yu-Tzu Hsiao and U. Fat Chio and Chi-Chun Huang and J.-J. J. Chin and Ya-Hsin Hsueh}
}
@article{journals/tvlsi/ChakrabartiW94,
  title = {Novel sorting network-based architectures for rank order filters},
  pages = {502-507},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.335027},
  author = {Chaitali Chakrabarti and Li-Yu Wang}
}
@article{journals/tvlsi/SunBLWZ14,
  title = {STT-RAM Cache Hierarchy With Multiretention MTJ Designs},
  pages = {1281-1293},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2013.2267754},
  author = {Zhenyu Sun and Xiuyuan Bi and Hai Li and Weng-Fai Wong and Xiaochun Zhu}
}
@article{journals/tvlsi/WongBR14,
  title = {Quantifying the Gap Between FPGA and Custom CMOS to Aid Microarchitectural Design},
  pages = {2067-2080},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2013.2284281},
  author = {Henry Wong and Vaughn Betz and Jonathan Rose}
}
@article{journals/tvlsi/GargJKC09,
  title = {Circuit-Level Design Approaches for Radiation-Hard Digital Electronics},
  pages = {781-792},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2006795},
  author = {Rajesh Garg and Nikhil Jayakumar and Sunil P. Khatri and Gwan S. Choi}
}
@article{journals/tvlsi/CausaprunoUVGZ15,
  title = {Protein Alignment Systolic Array Throughput Optimization},
  pages = {68-77},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2014.2302015},
  author = {Giovanni Causapruno and Gianvito Urgese and Marco Vacca and Mariagrazia Graziano and Maurizio Zamboni}
}
@article{journals/tvlsi/ShrivastavaEDN06,
  title = {Retargetable pipeline hazard detection for partially bypassed processors},
  pages = {791-801},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878468},
  author = {Aviral Shrivastava and Eugene Earlie and Nikil D. Dutt and Alexandru Nicolau}
}
@article{journals/tvlsi/LinCCH11,
  title = {A Synchronous 50% Duty-Cycle Clock Generator in 0.35- μ m CMOS},
  pages = {585-591},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2037910},
  author = {Tsung-Hsien Lin and Chao-Ching Chi and Wei-Hao Chiu and Yu-Hsiang Huang}
}
@article{journals/tvlsi/ZhangC13,
  title = {RegularRoute: An Efficient Detailed Router Applying Regular Routing Patterns},
  pages = {1655-1668},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2214491},
  author = {Yanheng Zhang and Chris Chu}
}
@article{journals/tvlsi/BenkridB09,
  title = {Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension},
  pages = {709-722},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2009.2016715},
  author = {Abdsamad Benkrid and Khaled Benkrid}
}
@article{journals/tvlsi/MahalingamR10,
  title = {Timing-Based Placement Considering Uncertainty Due to Process Variations},
  pages = {1007-1011},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017540},
  author = {Venkataraman Mahalingam and N. Ranganathan}
}
@article{journals/tvlsi/MostafaAE12,
  title = {On-Chip Process Variations Compensation Using an Analog Adaptive Body Bias (A-ABB)},
  pages = {770-774},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2107583},
  author = {Hassan Mostafa and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/tvlsi/LeeC09,
  title = {Fast Flip-Chip Pin-Out Designation Respin for Package-Board Codesign},
  pages = {1087-1098},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2009.2017795},
  author = {Ren-Jie Lee and Hung-Ming Chen}
}
@article{journals/tvlsi/MaheshwariB04,
  title = {Differential current-sensing for on-chip interconnects},
  pages = {1321-1329},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.837987},
  author = {Atul Maheshwari and Wayne P. Burleson}
}
@article{journals/tvlsi/XieWL06,
  title = {Code Compression for Embedded VLIW Processors Using Variable-to-Fixed Coding},
  pages = {525-536},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.876105},
  author = {Yuan Xie 0001 and Wayne Wolf and Haris Lekatsas}
}
@article{journals/tvlsi/ChoiCV08,
  title = {New Non-Volatile Memory Structures for FPGA Architectures},
  pages = {874-881},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2000461},
  author = {David Choi and Kyu Choi and John D. Villasenor}
}
@article{journals/tvlsi/ChakrabortyAB00,
  title = {Path delay fault simulation of sequential circuits},
  pages = {223-228},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.831443},
  author = {Tapan J. Chakraborty and Vishwani D. Agrawal and Michael L. Bushnell}
}
@article{journals/tvlsi/RakhmatovVW03,
  title = {A model for battery lifetime analysis for organizing applications on a pocket computer},
  pages = {1019-1030},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.819320},
  author = {Daler N. Rakhmatov and Sarma B. K. Vrudhula and Deborah A. Wallach}
}
@article{journals/tvlsi/WiltonRV99,
  title = {The memory/logic interface in FPGAs with large embedded memory arrays},
  pages = {80-91},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748203},
  author = {Steven J. E. Wilton and Jonathan Rose and Zvonko G. Vranesic}
}
@article{journals/tvlsi/KuoL93,
  title = {Design and analysis of defect tolerant hierarchical sorting networks},
  pages = {219-223},
  year = {1993},
  volume = {1},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.238413},
  author = {S.-Y. Kuo and S.-C. Liang}
}
@article{journals/tvlsi/AbdollahiFP07,
  title = {A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design},
  pages = {80-89},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2007.891093},
  author = {Afshin Abdollahi and Farzan Fallah and Massoud Pedram}
}
@article{journals/tvlsi/VermaM06,
  title = {Overlay techniques for scratchpad memories in low power embedded processors},
  pages = {802-815},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878469},
  author = {Manish Verma and Peter Marwedel}
}
@article{journals/tvlsi/DasO14,
  title = {Frequency-Independent Warning Detection Sequential for Dynamic Voltage and Frequency Scaling in ASICs},
  pages = {2535-2548},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2013.2296033},
  author = {Bishnu Prasad Das and Hidetoshi Onodera}
}
@article{journals/tvlsi/ZhangF06,
  title = {Crosstalk modeling for coupled RLC interconnects with application to shield insertion},
  pages = {641-646},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878223},
  author = {Junmou Zhang and Eby G. Friedman}
}
@article{journals/tvlsi/EjniouiR03a,
  title = {Routing on field-programmable switch matrices},
  pages = {283-287},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810778},
  author = {Abdel Ejnioui and N. Ranganathan}
}
@article{journals/tvlsi/EdwardsT06,
  title = {SHIM: a deterministic model for heterogeneous embedded systems},
  pages = {854-867},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878473},
  author = {Stephen A. Edwards and Olivier Tardieu}
}
@article{journals/tvlsi/ManzakC02,
  title = {A low power scheduling scheme with resources operating at multiple voltages},
  pages = {6-14},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.988725},
  author = {A. Manzak and C. Chakrabarti}
}
@article{journals/tvlsi/NicolaidisAB95,
  title = {Testing complex couplings in multiport memories},
  pages = {59-71},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.365454},
  author = {Michael Nicolaidis and Vladimir Castro Alves and Hakim Bederr}
}
@article{journals/tvlsi/BeniniMMP02a,
  title = {Minimizing memory access energy in embedded systems by selective instruction compression},
  pages = {521-531},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801615},
  author = {Luca Benini and Alberto Macii and Enrico Macii and Massimo Poncino}
}
@article{journals/tvlsi/Christie00,
  title = {Rent exponent prediction methods},
  pages = {679-688},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902262},
  author = {P. Christie}
}
@article{journals/tvlsi/VezyrtzisTN15,
  title = {Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity},
  pages = {2009-2022},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2359371},
  author = {Christos Vezyrtzis and Yannis P. Tsividis and Steven M. Nowick}
}
@article{journals/tvlsi/DigeleLK97,
  title = {Fully coupled dynamic electro-thermal simulation},
  pages = {250-257},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.609867},
  author = {G. Digele and S. Lindenkreuz and E. Kasper}
}
@article{journals/tvlsi/SchmidtCKTN02,
  title = {Memory power models for multilevel power estimation and optimization},
  pages = {106-109},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994987},
  author = {Eike Schmidt and Gerd von Cölln and Lars Kruse and Frans Theeuwen and Wolfgang Nebel}
}
@article{journals/tvlsi/ShinPSS12,
  title = {HLS-dv: A High-Level Synthesis Framework for Dual-Vdd Architectures},
  pages = {593-604},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2122310},
  author = {Insup Shin and Seungwhun Paik and Dongwan Shin and Youngsoo Shin}
}
@article{journals/tvlsi/YeLL07,
  title = {Fast Variational Interconnect Delay and Slew Computation Using Quadratic Models},
  pages = {913-926},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900738},
  author = {Xiaoji Ye and Frank Liu and Peng Li}
}
@article{journals/tvlsi/RossiMPPCG14,
  title = {Multicore Signal Processing Platform With Heterogeneous Configurable Hardware Accelerators},
  pages = {1990-2003},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2013.2280295},
  author = {Davide Rossi and Claudio Mucci and Matteo Pizzotti and Luca Perugini and Roberto Canegallo and Roberto Guerrieri}
}
@article{journals/tvlsi/CaoYHS05,
  title = {Switch-factor based loop RLC modeling for efficient timing analysis},
  pages = {1072-1078},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.857175},
  author = {Yu Cao and Xiao-dong Yang and Xuejue Huang and Dennis Sylvester}
}
@article{journals/tvlsi/WangLW01,
  title = {An on-chip march pattern generator for testing embedded memory cores},
  pages = {730-735},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.953506},
  author = {Wei-Lun Wang and Kuen-Jong Lee and Jhing-Fa Wang}
}
@article{journals/tvlsi/AliotoPP04,
  title = {Evaluation of energy consumption in RC ladder circuits driven by a ramp input},
  pages = {1094-1107},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.832928},
  author = {Massimo Alioto and Gaetano Palumbo and Massimo Poli}
}
@article{journals/tvlsi/ShimHS13,
  title = {Dual-Level Adaptive Supply Voltage System for Variation Resilience},
  pages = {1041-1052},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2203326},
  author = {Kyu-Nam Shim and Jiang Hu and José Silva-Martínez}
}
@article{journals/tvlsi/MezhibaF04a,
  title = {Impedance characteristics of power distribution grids in nanoscale integrated circuits},
  pages = {1148-1155},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.836304},
  author = {Andrey V. Mezhiba and Eby G. Friedman}
}
@article{journals/tvlsi/Pomeranz12b,
  title = {Generation of Mixed Test Sets for Transition Faults},
  pages = {1895-1899},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2161786},
  author = {Irith Pomeranz}
}
@article{journals/tvlsi/SleimanARRI10,
  title = {Optimal Sigma Delta Modulator Architectures for Fractional- N Frequency Synthesis},
  pages = {194-200},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2008.2009058},
  author = {Sleiman Bou-Sleiman and Jad G. Atallah and Saul Rodriguez Duenas and Ana Rusu and Mohammed Ismail}
}
@article{journals/tvlsi/ShiB06,
  title = {An Efficient Digital VLSI Implementation of Gaussian Mixture Models-Based Classifier},
  pages = {962-974},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.884048},
  author = {Minghua Shi and Amine Bermak}
}
@article{journals/tvlsi/Lee03,
  title = {High-speed VLSI architecture for parallel Reed-Solomon decoder},
  pages = {288-294},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810782},
  author = {Hanho Lee}
}
@article{journals/tvlsi/LiLSZXH14,
  title = {Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems},
  pages = {1829-1840},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2278295},
  author = {Qing'an Li and Jianhua Li and Liang Shi and Mengying Zhao and Chun Jason Xue and Yanxiang He}
}
@article{journals/tvlsi/HasanNN12,
  title = {Toeplitz Matrix Approach for Binary Field Multiplication Using Quadrinomials},
  pages = {449-458},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2011.2106524},
  author = {M. Anwar Hasan and Ashkan Hosseinzadeh Namin and Christophe Nègre}
}
@article{journals/tvlsi/Aguirre-HernandezA11,
  title = {CMOS Full-Adders for Energy-Efficient Arithmetic Applications},
  pages = {718-721},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2038166},
  author = {Mariano Aguirre-Hernandez and Mónico Linares Aranda}
}
@article{journals/tvlsi/TurkingtonCMC08,
  title = {Outer Loop Pipelining for Application Specific Datapaths in FPGAs},
  pages = {1268-1280},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2001744},
  author = {Kieron Turkington and Turkington A. Constantinides and Kostas Masselos and Peter Y. K. Cheung}
}
@article{journals/tvlsi/LitvinM05,
  title = {Self-reset logic for fast arithmetic applications},
  pages = {462-475},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842921},
  author = {M. E. Litvin and S. Mourad}
}
@article{journals/tvlsi/Yang10,
  title = {Parallel Interleavers Through Optimized Memory Address Remapping},
  pages = {978-987},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2019076},
  author = {Jing-ling Yang}
}
@article{journals/tvlsi/KimSSS12,
  title = {Maximizing Frequency and Yield of Power-Constrained Designs Using Programmable Power-Gating},
  pages = {1885-1890},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2163533},
  author = {Nam Sung Kim and Abhishek A. Sinkar and Jun Seomun and Youngsoo Shin}
}
@article{journals/tvlsi/QiuMM15,
  title = {Three-Dimensional Chips Can Be Cool: Thermal Study of VeSFET-Based 3-D Chips},
  pages = {869-878},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2325551},
  author = {Xiang Qiu and Malgorzata Marek-Sadowska and Wojciech P. Maly}
}
@article{journals/tvlsi/SahuSMC14,
  title = {Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization},
  pages = {300-312},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2013.2240708},
  author = {Pradip Kumar Sahu and Tapan Shah and Kanchan Manna and Santanu Chattopadhyay}
}
@article{journals/tvlsi/ElgamelKB05,
  title = {Efficient shield insertion for inductive noise reduction in nanometer technologies},
  pages = {401-405},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.842882},
  author = {Mohamed A. Elgamel and Ashok Kumar and Magdy A. Bayoumi}
}
@article{journals/tvlsi/WangHC11,
  title = {An Enhanced Canary-Based System With BIST for SRAM Standby Power Reduction},
  pages = {909-914},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2010.2042184},
  author = {Jiajing Wang and A. Hoefler and Benton H. Calhoun}
}
@article{journals/tvlsi/WuytackDCM98,
  title = {Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings},
  pages = {529-537},
  year = {1998},
  volume = {6},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.736124},
  author = {Sven Wuytack and Jean-Philippe Diguet and Francky Catthoor and Hugo De Man}
}
@article{journals/tvlsi/ShannonC07,
  title = {SIMPPL: An Adaptable SoC Framework Using a Programmable Controller IP Interface to Facilitate Design Reuse},
  pages = {377-390},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.893645},
  author = {Lesley Shannon and Paul Chow}
}
@article{journals/tvlsi/LaoP15,
  title = {Obfuscating DSP Circuits via High-Level Transformations},
  pages = {819-830},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2323976},
  author = {Yingjie Lao and Keshab K. Parhi}
}
@article{journals/tvlsi/ErbP12,
  title = {Design Specification for BER Analysis Methods Using Built-In Jitter Measurements},
  pages = {1804-1817},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2011.2163325},
  author = {Stefan Erb and Wolfgang Pribyl}
}
@article{journals/tvlsi/YehK00,
  title = {Cell-based layout techniques supporting gate-level voltage scaling for low power},
  pages = {629-633},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.894169},
  author = {Chingwei Yeh and Yin-Shuin Kang}
}
@article{journals/tvlsi/KermaniAA15,
  title = {Reliable and Error Detection Architectures of Pomaranch for False-Alarm-Sensitive Cryptographic Applications},
  pages = {2804-2812},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2014.2382715},
  author = {Mehran Mozaffari Kermani and Reza Azarderakhsh and Anita Aghaie}
}
@article{journals/tvlsi/MohammadHE13,
  title = {Robust Hybrid Memristor-CMOS Memory: Modeling and Design},
  pages = {2069-2079},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2012.2227519},
  author = {Baker Mohammad and Dirar Homouz and H. Elgabra}
}
@article{journals/tvlsi/SavidisVF15,
  title = {Experimental Analysis of Thermal Coupling in 3-D Integrated Circuits},
  pages = {2077-2089},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2014.2357441},
  author = {Ioannis Savidis and Boris Vaisband and Eby G. Friedman}
}
@article{journals/tvlsi/AbdelfattahB16,
  title = {Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses},
  pages = {165-177},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2397005},
  author = {Mohamed S. Abdelfattah and Vaughn Betz}
}
@article{journals/tvlsi/BakosE08,
  title = {A Special-Purpose Architecture for Solving the Breakpoint Median Problem},
  pages = {1666-1676},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2008.2001298},
  author = {Jason D. Bakos and Panormitis E. Elenis}
}
@article{journals/tvlsi/DavoodiS08,
  title = {Variability Driven Gate Sizing for Binning Yield Optimization},
  pages = {683-692},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000252},
  author = {Azadeh Davoodi and Ankur Srivastava}
}
@article{journals/tvlsi/DoKYL11,
  title = {Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM},
  pages = {196-204},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2033110},
  author = {Anh-Tuan Do and Zhi-Hui Kong and Kiat Seng Yeo and Jeremy Yung Shern Low}
}
@article{journals/tvlsi/DanckaertMCMG99,
  title = {Strategy for power-efficient design of parallel systems},
  pages = {258-265},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.766753},
  author = {Koen Danckaert and Kostas Masselos and Francky Catthoor and Hugo De Man and Constantinos E. Goutis}
}
@article{journals/tvlsi/GrossKG07,
  title = {Architecture and Implementation of an Interpolation Processor for Soft-Decision Reed-Solomon Decoding},
  pages = {309-318},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.893609},
  author = {Warren J. Gross and Frank R. Kschischang and P. Glenn Gulak}
}
@article{journals/tvlsi/Wang07a,
  title = {A BIST TPG for Low Power Dissipation and High Fault Coverage},
  pages = {777-789},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2007.899234},
  author = {Seongmoon Wang}
}
@article{journals/tvlsi/LuBM02,
  title = {Power-aware operating systems for interactive systems},
  pages = {119-134},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.994989},
  author = {Yung-Hsiang Lu and Luca Benini and Giovanni De Micheli}
}
@article{journals/tvlsi/ShiDZXWS16,
  title = {Exploiting Process Variation for Write Performance Improvement on NAND Flash Memory Storage Systems},
  pages = {334-337},
  year = {2016},
  volume = {24},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2015.2393299},
  author = {Liang Shi and Yejia Di and Mengying Zhao and Chun Jason Xue and Kaijie Wu and Edwin Hsing-Mean Sha}
}
@article{journals/tvlsi/KimV11,
  title = {A System-On-Chip Bus Architecture for Thwarting Integrated Circuit Trojan Horses},
  pages = {1921-1926},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2060375},
  author = {Lok-Won Kim and John D. Villasenor}
}
@article{journals/tvlsi/ChenL08,
  title = {Diagnosis Framework for Locating Failed Segments of Path Delay Faults},
  pages = {755-765},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2000367},
  author = {Ying-Yen Chen and Jing-Jia Liou}
}
@article{journals/tvlsi/ClementeRGM11,
  title = {A Hardware Implementation of a Run-Time Scheduler for Reconfigurable Systems},
  pages = {1263-1276},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2010.2050158},
  author = {Juan Antonio Clemente and Javier Resano and Carlos González and Daniel Mozos}
}
@article{journals/tvlsi/HuXZTS13,
  title = {Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile Memory},
  pages = {1094-1102},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2012.2202700},
  author = {Jingtong Hu and Chun Jason Xue and Qingfeng Zhuge and Wei-Che Tseng and Edwin Hsing-Mean Sha}
}
@article{journals/tvlsi/CaoHC07,
  title = {Wire Sizing and Spacing for Lithographic Printability and Timing Optimization},
  pages = {1332-1340},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2007.909807},
  author = {Ke Cao and Jiang Hu and Mosong Cheng}
}
@article{journals/tvlsi/KimKKPPK12,
  title = {Homogeneous Stream Processors With Embedded Special Function Units for High-Utilization Programmable Shaders},
  pages = {1691-1704},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2161499},
  author = {Young-Jun Kim 0001 and Hyo-Eun Kim and Seok-Hoon Kim and Jun-Seok Park and Seungwook Paek and Lee-Sup Kim}
}
@article{journals/tvlsi/MohantyRN05,
  title = {A VLSI architecture for watermarking in a secure still digital camera (S/sup 2/DC) design},
  pages = {808-818},
  year = {2005},
  volume = {13},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2005.850095},
  author = {Saraju P. Mohanty and Nagarajan Ranganathan and Ravi Namballa}
}
@article{journals/tvlsi/WangC03,
  title = {Thermal-ADI - a linear-time chip-level dynamic thermal-simulation algorithm based on alternating-direction-implicit (ADI) method},
  pages = {691-700},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812372},
  author = {Ting-Yuan Wang and Charlie Chung-Ping Chen}
}
@article{journals/tvlsi/NaeimiD09,
  title = {Fault Secure Encoder and Decoder for NanoMemory Applications},
  pages = {473-486},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2008.2009217},
  author = {Helia Naeimi and André DeHon}
}
@article{journals/tvlsi/SinghN07a,
  title = {The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style},
  pages = {1256-1269},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2007.902205},
  author = {Montek Singh and Steven M. Nowick}
}
@article{journals/tvlsi/KaoL10,
  title = {A Memory-Efficient and Highly Parallel Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC},
  pages = {866-874},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2009.2017122},
  author = {Chao-Yang Kao and Youn-Long Lin}
}
@article{journals/tvlsi/ChattopadhyayASP00,
  title = {Highly regular, modular, and cascadable design of cellular automata-based pattern classifier},
  pages = {724-735},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.902267},
  author = {S. Chattopadhyay and S. Adhikari and S. Sengupta and M. Pal}
}
@article{journals/tvlsi/XuVJ11,
  title = {Dynamic Characteristics of Power Gating During Mode Transition},
  pages = {237-249},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2009.2033699},
  author = {Hao Xu and Ranga Vemuri and Wen-Ben Jone}
}
@article{journals/tvlsi/RichelliCMCK09,
  title = {Charge Pump Architectures Based on Dynamic Gate Control of the Pass-Transistors},
  pages = {964-967},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  doi = {10.1109/TVLSI.2008.2008832},
  author = {Anna Richelli and Luigi Colalongo and Luca Mensi and Alessio Cacciatori and Zsolt Miklós Kovács-Vajna}
}
@article{journals/tvlsi/ZangenehJ14,
  title = {Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM},
  pages = {1815-1828},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2013.2277715},
  author = {Mahmoud Zangeneh and Ajay Joshi}
}
@article{journals/tvlsi/JiangLWW15,
  title = {A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks},
  pages = {664-677},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2318374},
  author = {Guoyue Jiang and Zhaolin Li and Fang Wang and Shaojun Wei}
}
@article{journals/tvlsi/MukherjeeM03,
  title = {Wave steering to integrate logic and physical syntheses},
  pages = {105-120},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.811100},
  author = {Arindam Mukherjee and Malgorzata Marek-Sadowska}
}
@article{journals/tvlsi/WangHLWY08,
  title = {Two-Phase Fine-Grain Sleep Transistor Insertion Technique in Leakage Critical Circuits},
  pages = {1101-1113},
  year = {2008},
  volume = {16},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2008.2000523},
  author = {Yu Wang 0002 and Ku He and Rong Luo and Hui Wang 0004 and Huazhong Yang}
}
@article{journals/tvlsi/GuoPZC07,
  title = {Energy/Area/Delay Tradeoffs in the Physical Design of On-Chip Segmented Bus Architecture},
  pages = {941-944},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2007.900758},
  author = {Jin Guo 0001 and Antonis Papanikolaou and H. Zhang and Francky Catthoor}
}
@article{journals/tvlsi/SchaumontVBM97,
  title = {Synthesis of pipelined DSP accelerators with dynamic scheduling},
  pages = {59-68},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.555987},
  author = {Patrick Schaumont and Bart Vanthournout and Ivo Bolsens and Hugo De Man}
}
@article{journals/tvlsi/YouGKCGM07,
  title = {A 12-Gb/s DEMUX Implemented With SiGe High-Speed FPGA Circuits},
  pages = {1051-1054},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2007.902208},
  author = {Chao You and Jong-Ru Guo and Russell P. Kraft and Michael Chu and Bryan S. Goda and John F. McDonald}
}
@article{journals/tvlsi/RahimiD06,
  title = {Design and Application of Adaptive Delay Sequential Elements},
  pages = {1354-1367},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2006.887831},
  author = {Kambiz Rahimi and Chris Diorio}
}
@article{journals/tvlsi/SaeedSA13,
  title = {Predictive Techniques for Projecting Test Data Volume Compression},
  pages = {1762-1766},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2217359},
  author = {Samah Mohamed Saeed and Ozgur Sinanoglu and Sobeeh Almukhaizim}
}
@article{journals/tvlsi/Hasan10,
  title = {Analysis and Design of a Multistage CMOS Band-Pass Low-Noise Preamplifier for Ultrawideband RF Receiver},
  pages = {638-651},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2009.2014166},
  author = {S. M. Rezaul Hasan}
}
@article{journals/tvlsi/GopalakrishnanKB99,
  title = {Peephole optimization of asynchronous macromodule networks},
  pages = {30-37},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748198},
  author = {Ganesh Gopalakrishnan and Prabhakar Kudva and Erik Brunvand}
}
@article{journals/tvlsi/PengPML03,
  title = {Address-free memory access based on program syntax correlation of loads and stores},
  pages = {314-324},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812315},
  author = {Lu Peng and Jih-Kwon Peir and Qianrong Ma and Konrad Lai}
}
@article{journals/tvlsi/ChandramouliBS96,
  title = {Self-Timed Design in GaAs - Case Study of a High-Speed, Parallel Multiplier},
  pages = {146},
  year = {1996},
  volume = {4},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.1996.486090},
  author = {V. Chandramouli and Erik Brunvand and Kent F. Smith}
}
@article{journals/tvlsi/ZyubanK99,
  title = {Application of STD to latch-power estimation},
  pages = {111-115},
  year = {1999},
  volume = {7},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.748206},
  author = {Victor V. Zyuban and Peter M. Kogge}
}
@article{journals/tvlsi/BhardwajMC01,
  title = {Quantifying and enhancing power awareness of VLSI systems},
  pages = {757-772},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.974890},
  author = {Manish Bhardwaj and Rex Min and Anantha P. Chandrakasan}
}
@article{journals/tvlsi/JerrayaG97,
  title = {Guest Editorial Introduction to the Special Issue on the Eighth IEEE International Symposium on System Synthesis},
  pages = {57-58},
  year = {1997},
  volume = {5},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.1997.555986},
  author = {Ahmed Amine Jerraya and Gert Goossens}
}
@article{journals/tvlsi/MacDonaldT06,
  title = {Delay testing of partially depleted silicon-on-insulator (PD-SOI) circuits},
  pages = {587-595},
  year = {2006},
  volume = {14},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2006.878209},
  author = {Eric MacDonald and Nur A. Touba}
}
@article{journals/tvlsi/LuHSSL07,
  title = {Interconnect Lifetime Prediction for Reliability-Aware Systems},
  pages = {159-172},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  doi = {10.1109/TVLSI.2007.893578},
  author = {Zhijian Lu and Wei Huang and Mircea R. Stan and Kevin Skadron and John Lach}
}
@article{journals/tvlsi/SamantaVH09,
  title = {Clock Buffer Polarity Assignment for Power Noise Reduction},
  pages = {770-780},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2008.2009187},
  author = {Rupak Samanta and Ganesh Venkataraman and Jiang Hu}
}
@article{journals/tvlsi/SafiMV11,
  title = {Two-Stage, Pipelined Register Renaming},
  pages = {1926-1931},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2062545},
  author = {Elham Safi and Andreas Moshovos and Andreas G. Veneris}
}
@article{journals/tvlsi/HossainVC03,
  title = {Designing fast on-chip interconnects for deep submicrometer technologies},
  pages = {276-280},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810781},
  author = {R. Hossain and F. Viglione and M. Cavalli}
}
@article{journals/tvlsi/ChongC14,
  title = {A Sub-1 V Transient-Enhanced Output-Capacitorless LDO Regulator With Push-Pull Composite Power Transistor},
  pages = {2297-2306},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2013.2290702},
  author = {Sau Siong Chong and Pak Kwong Chan}
}
@article{journals/tvlsi/AroraRRJ07,
  title = {Architectural Support for Run-Time Validation of Program Data Properties},
  pages = {546-559},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2007.896913},
  author = {Divya Arora and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tvlsi/OrailogluK94,
  title = {Coactive scheduling and checkpoint determination during high level synthesis of self-recovering microarchitectures},
  pages = {304-311},
  year = {1994},
  volume = {2},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.311639},
  author = {Alex Orailoglu and Ramesh Karri}
}
@article{journals/tvlsi/HwangKLCC15,
  title = {A New Efficiency-Improvement Low-Ripple Charge-Pump Boost Converter Using Adaptive Slope Generator With Hysteresis Voltage Comparison Techniques},
  pages = {935-943},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2014.2331315},
  author = {Yuh-Shyan Hwang and Yi-Tsen Ku and An Liu and Chia-Hsuan Chen and Jiann-Jong Chen}
}
@article{journals/tvlsi/AcarO10,
  title = {Low Cost MIMO Testing for RF Integrated Circuits},
  pages = {1348-1356},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2009.2024018},
  author = {Erkan Acar and Sule Ozev}
}
@article{journals/tvlsi/GalaBZVJ02,
  title = {Inductance model and analysis methodology for high-speed on-chip interconnect},
  pages = {730-745},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.801619},
  author = {Kaushik Gala and David Blaauw and Vladimir Zolotov and Pravin M. Vaidya and Anil Joshi}
}
@article{journals/tvlsi/ZhangC13a,
  title = {Fast and Effective Placement Refinement for Routability},
  pages = {1751-1756},
  year = {2013},
  volume = {21},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2012.2214408},
  author = {Yanheng Zhang and Chris Chu}
}
@article{journals/tvlsi/DenicVCCW11,
  title = {Information Theoretic Modeling and Analysis for Global Interconnects With Process Variations},
  pages = {397-410},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2009.2033933},
  author = {Stojan Z. Denic and Bane V. Vasic and Charalambos D. Charalambous and Jifeng Chen and Janet Meiling Wang}
}
@article{journals/tvlsi/TsaiWH11,
  title = {Through-Silicon Via Planning in 3-D Floorplanning},
  pages = {1448-1457},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  doi = {10.1109/TVLSI.2010.2050012},
  author = {Ming-Chao Tsai and Ting-Chi Wang and Ting Ting Hwang}
}
@article{journals/tvlsi/SantambrogioS11,
  title = {A New Compact SD2 Positive Integer Triangular Array Division Circuit},
  pages = {42-51},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {1},
  doi = {10.1109/TVLSI.2009.2030573},
  author = {Marco D. Santambrogio and Renato Stefanelli}
}
@article{journals/tvlsi/ZhaoMVBT11,
  title = {A Dedicated Monitoring Infrastructure for Multicore Processors},
  pages = {1011-1022},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2010.2043964},
  author = {Jia Zhao and Sailaja Madduri and Ramakrishna Vadlamani and Wayne Burleson and Russell Tessier}
}
@article{journals/tvlsi/PamunuwaZT03,
  title = {Maximizing throughput over parallel wire structures in the deep submicrometer regime},
  pages = {224-243},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.810800},
  author = {Dinesh Pamunuwa and Li-Rong Zheng and Hannu Tenhunen}
}
@article{journals/tvlsi/LinYW15,
  title = {A 2.5-Gb/s DLL-Based Burst-Mode Clock and Data Recovery Circuit With 4× Oversampling},
  pages = {791-795},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2014.2316553},
  author = {Jung-Mao Lin and Ching-Yuan Yang and Hsin-Ming Wu}
}
@article{journals/tvlsi/ChantemHD11,
  title = {Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs},
  pages = {1884-1897},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2010.2058873},
  author = {Thidapat Chantem and Xiaobo Sharon Hu and Robert P. Dick}
}
@article{journals/tvlsi/ChandraIJJNRMYAGW95,
  title = {AVPGEN-A test generator for architecture verification},
  pages = {188-200},
  year = {1995},
  volume = {3},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.386220},
  author = {Ashok K. Chandra and Vijay S. Iyengar and D. Jameson and R. V. Jawalekar and Indira Nair and Barry K. Rosen and Michael P. Mullen and J. Yoon and R. Armoni and Daniel Geist and Yaron Wolfsthal}
}
@article{journals/tvlsi/LiangJ03,
  title = {Mapping of generalized template matching onto reconfigurable computers},
  pages = {485-498},
  year = {2003},
  volume = {11},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2003.812306},
  author = {Xuejun Liang and Jack S. N. Jean}
}
@article{journals/tvlsi/OrtizK02,
  title = {Compatible cell connections for multifamily dynamic logic gates},
  pages = {327-340},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043336},
  author = {Rolando Ramírez Ortiz and John P. Knight}
}
@article{journals/tvlsi/ChiangWW12,
  title = {A CMOS MEMS Audio Transducer Implemented by Silicon Condenser Microphone With Analog Front-End Circuits of Audio Codec},
  pages = {1656-1667},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {9},
  doi = {10.1109/TVLSI.2011.2160746},
  author = {Cheng-Ta Chiang and Chih-Hsien Wang and Chia-Yu Wu}
}
@article{journals/tvlsi/KagarisH07,
  title = {A Methodology for Transistor-Efficient Supergate Design},
  pages = {488-492},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2007.895248},
  author = {Dimitrios Kagaris and Themistoklis Haniotakis}
}
@article{journals/tvlsi/ZhuG02,
  title = {An ultra-fast instruction set simulator},
  pages = {363-373},
  year = {2002},
  volume = {10},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2002.1043339},
  author = {Jianwen Zhu and Daniel D. Gajski}
}
@article{journals/tvlsi/Hashemian12,
  title = {Application of Fixator-Norator Pairs in Designing Active Loads and Current Mirrors in Analog Integrated Circuits},
  pages = {2220-2231},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {12},
  doi = {10.1109/TVLSI.2011.2172229},
  author = {Reza Hashemian}
}
@article{journals/tvlsi/JiaoK12,
  title = {Threshold Voltage Tuning for Faster Activation With Lower Noise in Tri-Mode MTCMOS Circuits},
  pages = {741-745},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2011.2110663},
  author = {Hailong Jiao and Volkan Kursun}
}
@article{journals/tvlsi/PomeranzR10a,
  title = {Path Selection for Transition Path Delay Faults},
  pages = {401-409},
  year = {2010},
  volume = {18},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2008.2011913},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tvlsi/Olivieri01,
  title = {Design of synchronous and asynchronous variable-latency pipelined multipliers},
  pages = {365-376},
  year = {2001},
  volume = {9},
  journal = {IEEE Trans. VLSI Syst.},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.924058},
  author = {Mauro Olivieri}
}
@article{journals/tvlsi/ShoushunB07,
  title = {Arbitrated Time-to-First Spike CMOS Image Sensor With On-Chip Histogram Equalization},
  pages = {346-357},
  year = {2007},
  volume = {15},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2007.893624},
  author = {Chen Shoushun and Amine Bermak}
}
@article{journals/tvlsi/ChangL14,
  title = {On Deadlock Problem of On-Chip Buses Supporting Out-of-Order Transactions},
  pages = {484-496},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2013.2248765},
  author = {Chin-Yao Chang and Kuen-Jong Lee}
}
@article{journals/tvlsi/YeH0CHT14,
  title = {Diagnose Failures Caused by Multiple Locations at a Time},
  pages = {824-837},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {4},
  doi = {10.1109/TVLSI.2013.2256437},
  author = {Jing Ye and Yu Hu and Xiaowei Li 0001 and Wu-Tung Cheng and Yu Huang and Huaxing Tang}
}
@article{journals/tvlsi/LeeYP14,
  title = {Reconfigurable CORDIC-Based Low-Power DCT Architecture Based on Data Priority},
  pages = {1060-1068},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2263232},
  author = {Min-Woo Lee and Ji-Hwan Yoon and Jongsun Park}
}
@article{journals/tvlsi/MohammadatAHZ15,
  title = {Resistive Open Faults Detectability Analysis and Implications for Testing Low Power Nanometric ICs},
  pages = {580-583},
  year = {2015},
  volume = {23},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  doi = {10.1109/TVLSI.2014.2312357},
  author = {Mohamed Tagelsir Mohammadat and Noohul Basheer Zain Ali and Fawnizu Azmadi Hussin and Mark Zwolinski}
}
@article{journals/tvlsi/ParkK14,
  title = {Built-In Binary Code Inversion Technique for On-Chip Flash Memory Sense Amplifier With Reduced Read Current Consumption},
  pages = {1187-1191},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2265894},
  author = {Daejin Park and Tag Gon Kim}
}
@article{journals/tvlsi/TongNR00,
  title = {Reducing power by optimizing the necessary precision/range of floating-point arithmetic},
  pages = {273-286},
  year = {2000},
  volume = {8},
  journal = {IEEE Trans. VLSI Syst.},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/92.845894},
  author = {J. Y. F. Tong and David Nagle and Rob A. Rutenbar}
}
@article{journals/tvlsi/KermaniALS14,
  title = {Reliable Concurrent Error Detection Architectures for Extended Euclidean-Based Division Over GF(2m)},
  pages = {995-1003},
  year = {2014},
  volume = {22},
  journal = {IEEE Trans. VLSI Syst.},
  number = {5},
  doi = {10.1109/TVLSI.2013.2260570},
  author = {Mehran Mozaffari Kermani and Reza Azarderakhsh and Chiou-Yng Lee and Siavash Bayat Sarmadi}
}
@article{journals/tvlsi/FeiYZY12,
  title = {Design Exploration of Hybrid CMOS and Memristor Circuit by New Modified Nodal Analysis},
  pages = {1012-1025},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2136443},
  author = {Wei Fei and Hao Yu and Wei Zhang and Kiat Seng Yeo}
}
@article{journals/tvlsi/ChenZLC09,
  title = {Finite-Point-Based Transistor Model: A New Approach to Fast Circuit Simulation},
  pages = {1470-1480},
  year = {2009},
  volume = {17},
  journal = {IEEE Trans. VLSI Syst.},
  number = {10},
  doi = {10.1109/TVLSI.2008.2005061},
  author = {Min Chen and Wei Zhao and Frank Liu and Yu Cao}
}
@article{journals/tvlsi/AyinalaBP12,
  title = {Pipelined Parallel FFT Architectures via Folding Transformation},
  pages = {1068-1081},
  year = {2012},
  volume = {20},
  journal = {IEEE Trans. VLSI Syst.},
  number = {6},
  doi = {10.1109/TVLSI.2011.2147338},
  author = {Manohar Ayinala and Michael Brown and Keshab K. Parhi}
}
@article{journals/tvlsi/TapariaBV11,
  title = {Power-Supply Noise Reduction Using Active Inductors in Mixed-Signal Systems},
  pages = {1960-1968},
  year = {2011},
  volume = {19},
  journal = {IEEE Trans. VLSI Syst.},
  number = {11},
  doi = {10.1109/TVLSI.2010.2063043},
  author = {Ajay Taparia and Bhaskar Banerjee and Thayamkulangara R. Viswanathan}
}
@article{journals/tvlsi/BlunnoL04,
  title = {Designing an asynchronous microcontroller using Pipefitter},
  pages = {696-699},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.830924},
  author = {Ivan Blunno and Luciano Lavagno}
}
@article{journals/tvlsi/ChelceaN04,
  title = {Robust interfaces for mixed-timing systems},
  pages = {857-873},
  year = {2004},
  volume = {12},
  journal = {IEEE Trans. VLSI Syst.},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TVLSI.2004.831476},
  author = {Tiberiu Chelcea and Steven M. Nowick}
}
