TimeQuest Timing Analyzer report for SchematicCounter
Wed Apr 01 20:38:53 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Slow 1100mV 85C Model Metastability Report
 16. Slow 1100mV 0C Model Fmax Summary
 17. Slow 1100mV 0C Model Setup Summary
 18. Slow 1100mV 0C Model Hold Summary
 19. Slow 1100mV 0C Model Recovery Summary
 20. Slow 1100mV 0C Model Removal Summary
 21. Slow 1100mV 0C Model Minimum Pulse Width Summary
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1100mV 0C Model Metastability Report
 25. Fast 1100mV 85C Model Setup Summary
 26. Fast 1100mV 85C Model Hold Summary
 27. Fast 1100mV 85C Model Recovery Summary
 28. Fast 1100mV 85C Model Removal Summary
 29. Fast 1100mV 85C Model Minimum Pulse Width Summary
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Fast 1100mV 85C Model Metastability Report
 33. Fast 1100mV 0C Model Setup Summary
 34. Fast 1100mV 0C Model Hold Summary
 35. Fast 1100mV 0C Model Recovery Summary
 36. Fast 1100mV 0C Model Removal Summary
 37. Fast 1100mV 0C Model Minimum Pulse Width Summary
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Fast 1100mV 0C Model Metastability Report
 41. Multicorner Timing Analysis Summary
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Board Trace Model Assignments
 45. Input Transition Times
 46. Signal Integrity Metrics (Slow 1100mv 0c Model)
 47. Signal Integrity Metrics (Slow 1100mv 85c Model)
 48. Signal Integrity Metrics (Fast 1100mv 0c Model)
 49. Signal Integrity Metrics (Fast 1100mv 85c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; SchematicCounter                                    ;
; Device Family      ; Cyclone V                                           ;
; Device Name        ; 5CSEMA5F31C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; SDC File List                                            ;
+----------------------+--------+--------------------------+
; SDC File Path        ; Status ; Read at                  ;
+----------------------+--------+--------------------------+
; SchematicCounter.sdc ; OK     ; Wed Apr 01 20:38:50 2015 ;
+----------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; PIN_AF14   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PIN_AF14 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 862.81 MHz ; 717.36 MHz      ; PIN_AF14   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1100mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; PIN_AF14 ; -0.159 ; -0.509          ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1100mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; PIN_AF14 ; 0.318 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; PIN_AF14 ; -0.394 ; -3.118                        ;
+----------+--------+-------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PIN_V16   ; PIN_AF14   ; 9.100 ; 9.177 ; Rise       ; PIN_AF14        ;
; PIN_V17   ; PIN_AF14   ; 9.295 ; 9.470 ; Rise       ; PIN_AF14        ;
; PIN_V18   ; PIN_AF14   ; 8.202 ; 8.410 ; Rise       ; PIN_AF14        ;
; PIN_W16   ; PIN_AF14   ; 9.564 ; 9.833 ; Rise       ; PIN_AF14        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PIN_V16   ; PIN_AF14   ; 7.373 ; 7.435 ; Rise       ; PIN_AF14        ;
; PIN_V17   ; PIN_AF14   ; 7.549 ; 7.678 ; Rise       ; PIN_AF14        ;
; PIN_V18   ; PIN_AF14   ; 7.479 ; 7.659 ; Rise       ; PIN_AF14        ;
; PIN_W16   ; PIN_AF14   ; 7.763 ; 7.967 ; Rise       ; PIN_AF14        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 846.74 MHz ; 717.36 MHz      ; PIN_AF14   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1100mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; PIN_AF14 ; -0.181 ; -0.686         ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1100mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; PIN_AF14 ; 0.295 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; PIN_AF14 ; -0.394 ; -3.359                       ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PIN_V16   ; PIN_AF14   ; 8.932 ; 9.015 ; Rise       ; PIN_AF14        ;
; PIN_V17   ; PIN_AF14   ; 9.118 ; 9.285 ; Rise       ; PIN_AF14        ;
; PIN_V18   ; PIN_AF14   ; 8.042 ; 8.270 ; Rise       ; PIN_AF14        ;
; PIN_W16   ; PIN_AF14   ; 9.360 ; 9.644 ; Rise       ; PIN_AF14        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PIN_V16   ; PIN_AF14   ; 7.246 ; 7.321 ; Rise       ; PIN_AF14        ;
; PIN_V17   ; PIN_AF14   ; 7.410 ; 7.550 ; Rise       ; PIN_AF14        ;
; PIN_V18   ; PIN_AF14   ; 7.335 ; 7.537 ; Rise       ; PIN_AF14        ;
; PIN_W16   ; PIN_AF14   ; 7.606 ; 7.836 ; Rise       ; PIN_AF14        ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1100mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; PIN_AF14 ; 0.314 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Fast 1100mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; PIN_AF14 ; 0.184 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; PIN_AF14 ; -0.088 ; -0.519                        ;
+----------+--------+-------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PIN_V16   ; PIN_AF14   ; 5.310 ; 5.460 ; Rise       ; PIN_AF14        ;
; PIN_V17   ; PIN_AF14   ; 5.437 ; 5.676 ; Rise       ; PIN_AF14        ;
; PIN_V18   ; PIN_AF14   ; 4.858 ; 5.127 ; Rise       ; PIN_AF14        ;
; PIN_W16   ; PIN_AF14   ; 5.649 ; 5.952 ; Rise       ; PIN_AF14        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PIN_V16   ; PIN_AF14   ; 4.387 ; 4.523 ; Rise       ; PIN_AF14        ;
; PIN_V17   ; PIN_AF14   ; 4.501 ; 4.704 ; Rise       ; PIN_AF14        ;
; PIN_V18   ; PIN_AF14   ; 4.477 ; 4.722 ; Rise       ; PIN_AF14        ;
; PIN_W16   ; PIN_AF14   ; 4.675 ; 4.924 ; Rise       ; PIN_AF14        ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1100mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; PIN_AF14 ; 0.344 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1100mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; PIN_AF14 ; 0.171 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; PIN_AF14 ; -0.088 ; -0.522                       ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PIN_V16   ; PIN_AF14   ; 5.074 ; 5.197 ; Rise       ; PIN_AF14        ;
; PIN_V17   ; PIN_AF14   ; 5.188 ; 5.375 ; Rise       ; PIN_AF14        ;
; PIN_V18   ; PIN_AF14   ; 4.572 ; 4.820 ; Rise       ; PIN_AF14        ;
; PIN_W16   ; PIN_AF14   ; 5.383 ; 5.615 ; Rise       ; PIN_AF14        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PIN_V16   ; PIN_AF14   ; 4.159 ; 4.273 ; Rise       ; PIN_AF14        ;
; PIN_V17   ; PIN_AF14   ; 4.261 ; 4.427 ; Rise       ; PIN_AF14        ;
; PIN_V18   ; PIN_AF14   ; 4.203 ; 4.428 ; Rise       ; PIN_AF14        ;
; PIN_W16   ; PIN_AF14   ; 4.425 ; 4.616 ; Rise       ; PIN_AF14        ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.181 ; 0.171 ; N/A      ; N/A     ; -0.394              ;
;  PIN_AF14        ; -0.181 ; 0.171 ; N/A      ; N/A     ; -0.394              ;
; Design-wide TNS  ; -0.686 ; 0.0   ; 0.0      ; 0.0     ; -3.359              ;
;  PIN_AF14        ; -0.686 ; 0.000 ; N/A      ; N/A     ; -3.359              ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PIN_V16   ; PIN_AF14   ; 9.100 ; 9.177 ; Rise       ; PIN_AF14        ;
; PIN_V17   ; PIN_AF14   ; 9.295 ; 9.470 ; Rise       ; PIN_AF14        ;
; PIN_V18   ; PIN_AF14   ; 8.202 ; 8.410 ; Rise       ; PIN_AF14        ;
; PIN_W16   ; PIN_AF14   ; 9.564 ; 9.833 ; Rise       ; PIN_AF14        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PIN_V16   ; PIN_AF14   ; 4.159 ; 4.273 ; Rise       ; PIN_AF14        ;
; PIN_V17   ; PIN_AF14   ; 4.261 ; 4.427 ; Rise       ; PIN_AF14        ;
; PIN_V18   ; PIN_AF14   ; 4.203 ; 4.428 ; Rise       ; PIN_AF14        ;
; PIN_W16   ; PIN_AF14   ; 4.425 ; 4.616 ; Rise       ; PIN_AF14        ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin     ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; PIN_V18 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_V17 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_W16 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PIN_V16 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------+
; Input Transition Times                                      ;
+----------+--------------+-----------------+-----------------+
; Pin      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------+--------------+-----------------+-----------------+
; PIN_AF14 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PIN_AB12 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PIN_V18 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; PIN_V17 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; PIN_W16 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; PIN_V16 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PIN_V18 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; PIN_V17 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; PIN_W16 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; PIN_V16 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PIN_V18 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; PIN_V17 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; PIN_W16 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; PIN_V16 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PIN_V18 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; PIN_V17 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; PIN_W16 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; PIN_V16 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; PIN_AF14   ; PIN_AF14 ; 13       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; PIN_AF14   ; PIN_AF14 ; 13       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Wed Apr 01 20:38:47 2015
Info: Command: quartus_sta SchematicCounter -c SchematicCounter
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SchematicCounter.sdc'
Warning (332174): Ignored filter at SchematicCounter.sdc(9): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at SchematicCounter.sdc(9): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK_50]
Warning (332174): Ignored filter at SchematicCounter.sdc(10): CLOCK2_50 could not be matched with a port
Warning (332049): Ignored create_clock at SchematicCounter.sdc(10): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK2_50]
Warning (332174): Ignored filter at SchematicCounter.sdc(11): CLOCK3_50 could not be matched with a port
Warning (332049): Ignored create_clock at SchematicCounter.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK3_50]
Warning (332174): Ignored filter at SchematicCounter.sdc(12): CLOCK4_50 could not be matched with a port
Warning (332049): Ignored create_clock at SchematicCounter.sdc(12): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK4_50]
Warning (332174): Ignored filter at SchematicCounter.sdc(14): TD_CLK27 could not be matched with a port
Warning (332049): Ignored create_clock at SchematicCounter.sdc(14): Argument <targets> is an empty collection
    Info (332050): create_clock -period "27 MHz"  -name tv_27m [get_ports TD_CLK27]
Warning (332174): Ignored filter at SchematicCounter.sdc(15): DRAM_CLK could not be matched with a port
Warning (332049): Ignored create_clock at SchematicCounter.sdc(15): Argument <targets> is an empty collection
    Info (332050): create_clock -period "100 MHz" -name clk_dram [get_ports DRAM_CLK]
Warning (332174): Ignored filter at SchematicCounter.sdc(20): VGA_CLK could not be matched with a port
Warning (332049): Ignored create_clock at SchematicCounter.sdc(20): Argument <targets> is an empty collection
    Info (332050): create_clock -period "25.18 MHz" -name clk_vga [get_ports VGA_CLK]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at SchematicCounter.sdc(53): DRAM_DQ* could not be matched with a port
Warning (332174): Ignored filter at SchematicCounter.sdc(53): clk_dram could not be matched with a clock
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(53): Argument <targets> is an empty collection
    Info (332050): set_input_delay -max -clock clk_dram -0.048 [get_ports DRAM_DQ*]
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(53): Argument -clock is not an object ID
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(54): Argument <targets> is an empty collection
    Info (332050): set_input_delay -min -clock clk_dram -0.057 [get_ports DRAM_DQ*]
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(54): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(56): TD_DATA* could not be matched with a port
Warning (332174): Ignored filter at SchematicCounter.sdc(56): tv_27m could not be matched with a clock
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(56): Argument <targets> is an empty collection
    Info (332050): set_input_delay -max -clock tv_27m 3.692 [get_ports TD_DATA*]
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(56): Argument -clock is not an object ID
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(57): Argument <targets> is an empty collection
    Info (332050): set_input_delay -min -clock tv_27m 2.492 [get_ports TD_DATA*]
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(57): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(58): TD_HS could not be matched with a port
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(58): Argument <targets> is an empty collection
    Info (332050): set_input_delay -max -clock tv_27m 3.654 [get_ports TD_HS]
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(58): Argument -clock is not an object ID
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(59): Argument <targets> is an empty collection
    Info (332050): set_input_delay -min -clock tv_27m 2.454 [get_ports TD_HS]
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(59): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(60): TD_VS could not be matched with a port
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(60): Argument <targets> is an empty collection
    Info (332050): set_input_delay -max -clock tv_27m 3.656 [get_ports TD_VS]
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(60): Argument -clock is not an object ID
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(61): Argument <targets> is an empty collection
    Info (332050): set_input_delay -min -clock tv_27m 2.456 [get_ports TD_VS]
Warning (332049): Ignored set_input_delay at SchematicCounter.sdc(61): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(68): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_dram 1.452  [get_ports DRAM_DQ*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(68): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(69): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_dram -0.857 [get_ports DRAM_DQ*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(69): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(70): DRAM_ADDR* could not be matched with a port
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(70): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_dram 1.531 [get_ports DRAM_ADDR*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(70): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(71): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_dram -0.805 [get_ports DRAM_ADDR*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(71): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(72): DRAM_*DQM could not be matched with a port
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(72): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_dram 1.533  [get_ports DRAM_*DQM]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(72): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(73): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_dram -0.805 [get_ports DRAM_*DQM]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(73): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(74): DRAM_BA* could not be matched with a port
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(74): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_dram 1.510  [get_ports DRAM_BA*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(74): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(75): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_dram -0.800 [get_ports DRAM_BA*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(75): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(76): DRAM_RAS_N could not be matched with a port
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(76): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_dram 1.520  [get_ports DRAM_RAS_N]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(76): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(77): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_dram -0.780 [get_ports DRAM_RAS_N]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(77): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(78): DRAM_CAS_N could not be matched with a port
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(78): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_dram 1.5000  [get_ports DRAM_CAS_N]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(78): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(79): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_dram -0.800 [get_ports DRAM_CAS_N]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(79): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(80): DRAM_WE_N could not be matched with a port
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(80): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_dram 1.545 [get_ports DRAM_WE_N]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(80): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(81): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_dram -0.755 [get_ports DRAM_WE_N]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(81): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(82): DRAM_CKE could not be matched with a port
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(82): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_dram 1.496  [get_ports DRAM_CKE]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(82): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(83): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_dram -0.804 [get_ports DRAM_CKE]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(83): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(84): DRAM_CS_N could not be matched with a port
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(84): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_dram 1.508  [get_ports DRAM_CS_N]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(84): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(85): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_dram -0.792 [get_ports DRAM_CS_N]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(85): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(87): VGA_R* could not be matched with a port
Warning (332174): Ignored filter at SchematicCounter.sdc(87): clk_vga could not be matched with a clock
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(87): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_vga 0.220 [get_ports VGA_R*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(87): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(88): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_vga -1.506 [get_ports VGA_R*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(88): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(89): VGA_G* could not be matched with a port
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(89): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_vga 0.212 [get_ports VGA_G*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(89): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(90): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_vga -1.519 [get_ports VGA_G*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(90): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(91): VGA_B* could not be matched with a port
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(91): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_vga 0.264 [get_ports VGA_B*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(91): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(92): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_vga -1.519 [get_ports VGA_B*]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(92): Argument -clock is not an object ID
Warning (332174): Ignored filter at SchematicCounter.sdc(93): VGA_BLANK could not be matched with a port
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(93): Argument <targets> is an empty collection
    Info (332050): set_output_delay -max -clock clk_vga 0.215 [get_ports VGA_BLANK]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(93): Argument -clock is not an object ID
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(94): Argument <targets> is an empty collection
    Info (332050): set_output_delay -min -clock clk_vga -1.485 [get_ports VGA_BLANK]
Warning (332049): Ignored set_output_delay at SchematicCounter.sdc(94): Argument -clock is not an object ID
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name PIN_AF14 PIN_AF14
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.159              -0.509 PIN_AF14 
Info (332146): Worst-case hold slack is 0.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.318               0.000 PIN_AF14 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.394              -3.118 PIN_AF14 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.181              -0.686 PIN_AF14 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 PIN_AF14 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.394
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.394              -3.359 PIN_AF14 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.314               0.000 PIN_AF14 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.184               0.000 PIN_AF14 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -0.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.088              -0.519 PIN_AF14 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 PIN_AF14 
Info (332146): Worst-case hold slack is 0.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.171               0.000 PIN_AF14 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -0.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.088              -0.522 PIN_AF14 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 903 megabytes
    Info: Processing ended: Wed Apr 01 20:38:53 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


