<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='wb4pb.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: wb4pb
    <br/>
    Created: Jan  5, 2010
    <br/>
    Updated: Apr 22, 2011
    <br/>
    SVN Updated: Aug 28, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog &amp; VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: BSD
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This project provides interface logic and assembler routines, giving PicoBlaze (TM) embedded soft-uC the ability to access wishbone systems or slave cores as an 8-bit master device. There is no native hardware handshake mechanism at PicoBlaze (TM) ports, so wishbone wait-state recognition is done by software polling. Some standard wishbone slave peripherals like GPIO and UART are included as well.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     <ul>
      <li>
       Multi HDL language implementation VHDL and Verilog (R)
      </li>
      <li>
       Assembler subroutines
      </li>
      <li>
       Simulation testbench and command file
      </li>
      <li>
       
        Notepad++
       
       custom syntax highlighter for assembler
      </li>
      <li>
       Synthesizable GPIO example
      </li>
      <li>
       Synthesizable UART example, using Xilinx (R) UART macros together with a wishbone slave wrapper
      </li>
      <li>
       Baud rate calculation script
      </li>
      <li>
       Implementation files for low cost
       
        AVNET (R) Spartan(R)-3A Evaluation Kit
       
       using Xilinx ISE (R) 13.1
      </li>
     </ul>
    </p>
   </div>
   <div id="d_Getting Started">
    <h2>
     
     
     Getting Started
    </h2>
    <p id="p_Getting Started">
     <ol>
      <li>
       Prerequisites: Xilinx ISE (R) and ModelSim Xilinx Edition III (R)
      </li>
      <li>
       Download wb4pb sources and be sure to keep directory structure!
      </li>
      <li>
       Download PicoBlaze (TM) from
       
        Xilinx (R)
       
       (registration required)
      </li>
      <li>
       Copy kcpsm3.v and kcpsm3.vhd to rtl directory
      </li>
      <li>
       Open picoblaze_wb_gpio_tb.do in a text editor and customize "set wd ..." and "set isVHDL ..." lines
      </li>
      <li>
       Start ModelSim (R) and execute DO-File (Menu-&gt;Tools-&gt;TCL-&gt;Execute Macro...)
      </li>
     </ol>
    </p>
   </div>
   <div id="d_Synthesis Results">
    <h2>
     
     
     Synthesis Results
    </h2>
    <p id="p_Synthesis Results">
     <h3>
      xc3s400a-4ft256 device using Xilinx ISE (R) 13.1 with default settings
     </h3>
     <table border="1">
      <tr>
       <td>
       </td>
       <th>
        GPIO example VHDL
       </th>
       <th>
        GPIO example Verilog (R)
       </th>
       <th>
        UART example VHDL
       </th>
       <th>
        UART example Verilog (R)
       </th>
      </tr>
      <tr>
       <th>
        max. frequency
       </th>
       <td>
        97.220MHz
       </td>
       <td>
        102.082MHz
       </td>
       <td>
        101.647MHz
       </td>
       <td>
        100.553MHz
       </td>
      </tr>
      <tr>
       <th>
        clock nets
       </th>
       <td>
        1
       </td>
       <td>
        1
       </td>
       <td>
        1
       </td>
       <td>
        1
       </td>
      </tr>
      <tr>
       <th>
        LUTs
       </th>
       <td>
        202
       </td>
       <td>
        202
       </td>
       <td>
        309
       </td>
       <td>
        310
       </td>
      </tr>
      <tr>
       <th>
        FFs
       </th>
       <td>
        147
       </td>
       <td>
        147
       </td>
       <td>
        213
       </td>
       <td>
        213
       </td>
      </tr>
      <tr>
       <th>
        I/Os
       </th>
       <td>
        9
       </td>
       <td>
        9
       </td>
       <td>
        5
       </td>
       <td>
        5
       </td>
      </tr>
      <tr>
       <th>
        RAMs
       </th>
       <td>
        1
       </td>
       <td>
        1
       </td>
       <td>
        1
       </td>
       <td>
        1
       </td>
      </tr>
      <tr>
       <th>
        slice utilization
       </th>
       <td>
        3%
       </td>
       <td>
        3%
       </td>
       <td>
        5%
       </td>
       <td>
        5%
       </td>
      </tr>
     </table>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
