
*** Running vivado
    with args -log design_1_2c_4h_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_2c_4h_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_2c_4h_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_2c_4h_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_axi_bram_ctrl_0_0/design_1_2c_4h_axi_bram_ctrl_0_0.dcp' for cell 'design_1_2c_4h_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_axi_bram_ctrl_0_1/design_1_2c_4h_axi_bram_ctrl_0_1.dcp' for cell 'design_1_2c_4h_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_blk_mem_gen_0_0/design_1_2c_4h_blk_mem_gen_0_0.dcp' for cell 'design_1_2c_4h_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_blk_mem_gen_0_1/design_1_2c_4h_blk_mem_gen_0_1.dcp' for cell 'design_1_2c_4h_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_multihart_ip_0_0/design_1_2c_4h_multihart_ip_0_0.dcp' for cell 'design_1_2c_4h_i/multihart_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_multihart_ip_0_1/design_1_2c_4h_multihart_ip_0_1.dcp' for cell 'design_1_2c_4h_i/multihart_ip_1'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_processing_system7_0_0/design_1_2c_4h_processing_system7_0_0.dcp' for cell 'design_1_2c_4h_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_rst_ps7_0_100M_0/design_1_2c_4h_rst_ps7_0_100M_0.dcp' for cell 'design_1_2c_4h_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_xbar_0/design_1_2c_4h_xbar_0.dcp' for cell 'design_1_2c_4h_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_auto_pc_0/design_1_2c_4h_auto_pc_0.dcp' for cell 'design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_auto_pc_1/design_1_2c_4h_auto_pc_1.dcp' for cell 'design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_auto_pc_2/design_1_2c_4h_auto_pc_2.dcp' for cell 'design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2910.895 ; gain = 0.000 ; free physical = 11680 ; free virtual = 18264
INFO: [Netlist 29-17] Analyzing 2558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_processing_system7_0_0/design_1_2c_4h_processing_system7_0_0.xdc] for cell 'design_1_2c_4h_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_processing_system7_0_0/design_1_2c_4h_processing_system7_0_0.xdc] for cell 'design_1_2c_4h_i/processing_system7_0/inst'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_rst_ps7_0_100M_0/design_1_2c_4h_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_2c_4h_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_rst_ps7_0_100M_0/design_1_2c_4h_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_2c_4h_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_rst_ps7_0_100M_0/design_1_2c_4h_rst_ps7_0_100M_0.xdc] for cell 'design_1_2c_4h_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.gen/sources_1/bd/design_1_2c_4h/ip/design_1_2c_4h_rst_ps7_0_100M_0/design_1_2c_4h_rst_ps7_0_100M_0.xdc] for cell 'design_1_2c_4h_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_2c_4h_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3143.008 ; gain = 0.000 ; free physical = 11550 ; free virtual = 18133
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances

22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3143.008 ; gain = 232.113 ; free physical = 11548 ; free virtual = 18132
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3143.008 ; gain = 0.000 ; free physical = 11540 ; free virtual = 18124

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a4252ba8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3202.766 ; gain = 59.758 ; free physical = 11097 ; free virtual = 17705

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215[0]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_33279[0]_i_4, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/agg_tmp37_i_reg_33288[0]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/agg_tmp37_i_reg_33288[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter2_reg_i_1 into driver instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_4__0, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_full_3_0_fu_1416[0]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/d_to_i_is_valid_V_2_reg_3659[0]_i_3, which resulted in an inversion of 106 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_7_fu_844[0]_i_2 into driver instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_33279[0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_V_reg_33283[0]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_V_reg_33283[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/i_to_e_is_valid_V_reg_34901[0]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_d_i_is_lui_V_fu_588[0]_i_3, which resulted in an inversion of 52 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_result_22_reg_35223[2]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ip_data_ram_Din_A[2]_INST_0_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215[0]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_33279[0]_i_4, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/agg_tmp37_i_reg_33288[0]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/agg_tmp37_i_reg_33288[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter2_reg_i_1 into driver instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_4__0, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_full_3_0_fu_1416[0]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/d_to_i_is_valid_V_2_reg_3659[0]_i_3, which resulted in an inversion of 106 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_V_7_fu_844[0]_i_2 into driver instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_local_V_reg_33279[0]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_V_reg_33283[0]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_V_reg_33283[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/i_to_e_is_valid_V_reg_34901[0]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_d_i_is_lui_V_fu_588[0]_i_3, which resulted in an inversion of 52 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_result_22_reg_35223[2]_i_1 into driver instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ip_data_ram_Din_A[2]_INST_0_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 12 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 159b897df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3457.781 ; gain = 0.000 ; free physical = 10903 ; free virtual = 17502
INFO: [Opt 31-389] Phase Retarget created 140 cells and removed 211 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 89d82e28

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3457.781 ; gain = 0.000 ; free physical = 10902 ; free virtual = 17501
INFO: [Opt 31-389] Phase Constant propagation created 191 cells and removed 430 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 872713a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3457.781 ; gain = 0.000 ; free physical = 10903 ; free virtual = 17503
INFO: [Opt 31-389] Phase Sweep created 34 cells and removed 512 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 872713a4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3489.797 ; gain = 32.016 ; free physical = 10899 ; free virtual = 17498
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 872713a4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3489.797 ; gain = 32.016 ; free physical = 10899 ; free virtual = 17498
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 872713a4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3489.797 ; gain = 32.016 ; free physical = 10899 ; free virtual = 17498
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             140  |             211  |                                              0  |
|  Constant propagation         |             191  |             430  |                                              0  |
|  Sweep                        |              34  |             512  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3489.797 ; gain = 0.000 ; free physical = 10899 ; free virtual = 17498
Ending Logic Optimization Task | Checksum: 13dc8ed41

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3489.797 ; gain = 32.016 ; free physical = 10899 ; free virtual = 17498

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 132 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 264
Ending PowerOpt Patch Enables Task | Checksum: 18239c00b

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 4164.848 ; gain = 0.000 ; free physical = 10767 ; free virtual = 17367
Ending Power Optimization Task | Checksum: 18239c00b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 4164.848 ; gain = 675.051 ; free physical = 10829 ; free virtual = 17429

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18239c00b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4164.848 ; gain = 0.000 ; free physical = 10829 ; free virtual = 17429

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4164.848 ; gain = 0.000 ; free physical = 10829 ; free virtual = 17429
Ending Netlist Obfuscation Task | Checksum: 1530b6e87

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4164.848 ; gain = 0.000 ; free physical = 10829 ; free virtual = 17429
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 4164.848 ; gain = 1021.840 ; free physical = 10829 ; free virtual = 17429
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4172.852 ; gain = 0.000 ; free physical = 10827 ; free virtual = 17430
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.runs/impl_1/design_1_2c_4h_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_2c_4h_wrapper_drc_opted.rpt -pb design_1_2c_4h_wrapper_drc_opted.pb -rpx design_1_2c_4h_wrapper_drc_opted.rpx
Command: report_drc -file design_1_2c_4h_wrapper_drc_opted.rpt -pb design_1_2c_4h_wrapper_drc_opted.pb -rpx design_1_2c_4h_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.runs/impl_1/design_1_2c_4h_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10661 ; free virtual = 17273
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 130c2dec2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10661 ; free virtual = 17273
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10661 ; free virtual = 17272

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8e623b65

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10715 ; free virtual = 17327

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 131bf76be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10656 ; free virtual = 17277

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 131bf76be

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10656 ; free virtual = 17277
Phase 1 Placer Initialization | Checksum: 131bf76be

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10656 ; free virtual = 17277

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ca111cb2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10590 ; free virtual = 17203

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12450760e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10593 ; free virtual = 17206

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12450760e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10593 ; free virtual = 17206

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 721 LUTNM shape to break, 1134 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 173, two critical 548, total 721, new lutff created 8
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1182 nets or LUTs. Breaked 721 LUTs, combined 461 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_2c_4h_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10550 ; free virtual = 17164
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10550 ; free virtual = 17164
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10558 ; free virtual = 17171

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          721  |            461  |                  1182  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            9  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          730  |            461  |                  1183  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 22e9e2736

Time (s): cpu = 00:02:34 ; elapsed = 00:00:45 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10557 ; free virtual = 17171
Phase 2.4 Global Placement Core | Checksum: 26ff5461a

Time (s): cpu = 00:02:48 ; elapsed = 00:00:50 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10552 ; free virtual = 17165
Phase 2 Global Placement | Checksum: 26ff5461a

Time (s): cpu = 00:02:48 ; elapsed = 00:00:50 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10580 ; free virtual = 17193

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2708dd027

Time (s): cpu = 00:02:57 ; elapsed = 00:00:52 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10586 ; free virtual = 17200

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 135f0f433

Time (s): cpu = 00:03:11 ; elapsed = 00:00:55 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10580 ; free virtual = 17194

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 224f63214

Time (s): cpu = 00:03:13 ; elapsed = 00:00:56 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10580 ; free virtual = 17194

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dbeb850b

Time (s): cpu = 00:03:13 ; elapsed = 00:00:56 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10580 ; free virtual = 17194

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21abeab89

Time (s): cpu = 00:03:40 ; elapsed = 00:01:09 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10563 ; free virtual = 17176

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 24a8cbd5b

Time (s): cpu = 00:04:06 ; elapsed = 00:01:32 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10528 ; free virtual = 17142

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 269a20fa3

Time (s): cpu = 00:04:08 ; elapsed = 00:01:34 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10530 ; free virtual = 17144

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c93d852d

Time (s): cpu = 00:04:08 ; elapsed = 00:01:34 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10530 ; free virtual = 17144

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1bcffba65

Time (s): cpu = 00:04:39 ; elapsed = 00:01:46 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10469 ; free virtual = 17090
Phase 3 Detail Placement | Checksum: 1bcffba65

Time (s): cpu = 00:04:39 ; elapsed = 00:01:46 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10469 ; free virtual = 17090

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cfdb2bdf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.705 | TNS=-202475.392 |
Phase 1 Physical Synthesis Initialization | Checksum: 152fe4044

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10497 ; free virtual = 17118
INFO: [Place 46-33] Processed net design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13808e5e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10494 ; free virtual = 17115
Phase 4.1.1.1 BUFG Insertion | Checksum: cfdb2bdf

Time (s): cpu = 00:05:04 ; elapsed = 00:01:53 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10494 ; free virtual = 17115

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.154. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f5c464cf

Time (s): cpu = 00:06:02 ; elapsed = 00:02:18 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10474 ; free virtual = 17097

Time (s): cpu = 00:06:02 ; elapsed = 00:02:18 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10474 ; free virtual = 17097
Phase 4.1 Post Commit Optimization | Checksum: 1f5c464cf

Time (s): cpu = 00:06:02 ; elapsed = 00:02:18 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10474 ; free virtual = 17097

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f5c464cf

Time (s): cpu = 00:06:03 ; elapsed = 00:02:19 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10474 ; free virtual = 17097

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f5c464cf

Time (s): cpu = 00:06:03 ; elapsed = 00:02:19 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10474 ; free virtual = 17097
Phase 4.3 Placer Reporting | Checksum: 1f5c464cf

Time (s): cpu = 00:06:03 ; elapsed = 00:02:19 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10474 ; free virtual = 17097

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10476 ; free virtual = 17099

Time (s): cpu = 00:06:03 ; elapsed = 00:02:19 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10476 ; free virtual = 17099
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 263800634

Time (s): cpu = 00:06:03 ; elapsed = 00:02:19 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10476 ; free virtual = 17099
Ending Placer Task | Checksum: 16c7440c7

Time (s): cpu = 00:06:04 ; elapsed = 00:02:20 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10476 ; free virtual = 17099
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:06 ; elapsed = 00:02:21 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10552 ; free virtual = 17175
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10443 ; free virtual = 17153
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.runs/impl_1/design_1_2c_4h_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10502 ; free virtual = 17144
INFO: [runtcl-4] Executing : report_io -file design_1_2c_4h_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10495 ; free virtual = 17137
INFO: [runtcl-4] Executing : report_utilization -file design_1_2c_4h_wrapper_utilization_placed.rpt -pb design_1_2c_4h_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_2c_4h_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10505 ; free virtual = 17147
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 18.58s |  WALL: 4.70s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10483 ; free virtual = 17125

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.154 | TNS=-185315.293 |
Phase 1 Physical Synthesis Initialization | Checksum: 26e662d85

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10451 ; free virtual = 17093
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.154 | TNS=-185315.293 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 26e662d85

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10451 ; free virtual = 17093

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.154 | TNS=-185315.293 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.104 | TNS=-185313.082 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.077 | TNS=-185310.273 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.054 | TNS=-185305.660 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.042 | TNS=-185304.059 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.023 | TNS=-185303.797 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.009 | TNS=-185303.143 |
INFO: [Physopt 32-134] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.000 | TNS=-185302.328 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.961 | TNS=-185301.280 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.960 | TNS=-185301.062 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.945 | TNS=-185300.334 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.942 | TNS=-185298.224 |
INFO: [Physopt 32-134] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.931 | TNS=-185298.035 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.897 | TNS=-185294.892 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.897 | TNS=-185293.669 |
INFO: [Physopt 32-134] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.893 | TNS=-185292.753 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.885 | TNS=-185291.414 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.873 | TNS=-185291.283 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.872 | TNS=-185288.533 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.853 | TNS=-185286.524 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.826 | TNS=-185286.321 |
INFO: [Physopt 32-134] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.825 | TNS=-185284.807 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.796 | TNS=-185283.963 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.785 | TNS=-185283.337 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.777 | TNS=-185281.548 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.777 | TNS=-185281.169 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.762 | TNS=-185281.737 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.760 | TNS=-185279.903 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.752 | TNS=-185279.467 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.744 | TNS=-185278.826 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.740 | TNS=-185277.240 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.729 | TNS=-185274.417 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.715 | TNS=-185274.184 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.707 | TNS=-185269.411 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.706 | TNS=-185266.879 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.705 | TNS=-185265.933 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.699 | TNS=-185266.501 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.698 | TNS=-185266.486 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.696 | TNS=-185266.326 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.674 | TNS=-185265.788 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.672 | TNS=-185265.671 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.659 | TNS=-185263.896 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.642 | TNS=-185263.227 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.634 | TNS=-185263.023 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.634 | TNS=-185262.121 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.630 | TNS=-185260.826 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.625 | TNS=-185260.142 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.618 | TNS=-185260.127 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_comp
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.615 | TNS=-185259.909 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.590 | TNS=-185258.003 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.589 | TNS=-185257.726 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.577 | TNS=-185256.984 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.556 | TNS=-185251.512 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.553 | TNS=-185251.469 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.551 | TNS=-185250.712 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.543 | TNS=-185249.766 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.541 | TNS=-185249.693 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.540 | TNS=-185247.205 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.527 | TNS=-185247.307 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.526 | TNS=-185247.234 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.508 | TNS=-185246.987 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.507 | TNS=-185247.016 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.492 | TNS=-185246.739 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.474 | TNS=-185245.852 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.470 | TNS=-185247.074 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.461 | TNS=-185246.070 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.451 | TNS=-185245.619 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.442 | TNS=-185245.313 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.437 | TNS=-185245.008 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.428 | TNS=-185244.629 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.427 | TNS=-185243.363 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.423 | TNS=-185242.330 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.413 | TNS=-185240.642 |
INFO: [Physopt 32-81] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.409 | TNS=-185240.613 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.391 | TNS=-185238.881 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.375 | TNS=-185238.212 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.347 | TNS=-185237.630 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.340 | TNS=-185233.075 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.336 | TNS=-185232.959 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.336 | TNS=-185232.100 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.326 | TNS=-185229.306 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.320 | TNS=-185228.215 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.315 | TNS=-185227.473 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.307 | TNS=-185227.298 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.298 | TNS=-185226.352 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.298 | TNS=-185228.128 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.296 | TNS=-185227.313 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.294 | TNS=-185226.905 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.294 | TNS=-185225.988 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 29 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.284 | TNS=-185225.828 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.278 | TNS=-185225.232 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.271 | TNS=-185224.097 |
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.265 | TNS=-185220.371 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.265 | TNS=-185219.760 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.245 | TNS=-185218.596 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.237 | TNS=-185217.985 |
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.224 | TNS=-185228.113 |
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.222 | TNS=-185227.691 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_comp.
INFO: [Physopt 32-735] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_comp_2.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_comp.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_comp_1.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_comp.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv2_3_fu_1480[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[6]_i_5_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[6]_i_5
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_comp.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_comp_1.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_2_comp.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_comp_1.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_comp_1.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_comp.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_comp_1.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv2_3_fu_1480[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[5]_i_2_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[5]_i_2
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4_comp.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_comp.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_comp
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_comp_1.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_1
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_2_comp_1.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_n_0_repN. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_4_comp_2.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_3_comp.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1_comp_1.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_4
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv2_1_fu_1472[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/mem_reg[2]. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_1_fu_1472[2]_i_1_comp.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_6_reg_35190[54].  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_6_reg_35190_reg[54]
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_1
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_comp.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_comp.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0_comp_1.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_2_comp_1.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_comp_1.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_1_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[5]_i_2_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[5]_i_2
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_comp.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp_1.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_1_fu_1472[2]_i_5_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_1_fu_1472[2]_i_5
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_2_comp.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_repN_1. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_comp_4.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_13_0_fu_1628_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_13_0_fu_1628[0]_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_13_0_fu_1628[0]_i_3
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_2_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv2_3_fu_1480[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[0]_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[0]_i_3
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv2_3_fu_1480[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/msize_V_reg_33318_pp0_iter3_reg_reg[2][1]. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[1]_i_1_comp.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_13_0_fu_1628.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_13_0_fu_1628[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv2_1_fu_1472[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_1_fu_1472[4]_i_5_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_1_fu_1472[4]_i_5
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0_repN.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_comp
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__2_comp.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/msize_V_reg_33318_pp0_iter3_reg_reg[2][3]. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[3]_i_1_comp.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_1_fu_1472[2]_i_5_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_1_fu_1472[2]_i_5
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv2_1_fu_1472[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_1_fu_1472[6]_i_6_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_1_fu_1472[6]_i_6
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[5]_i_2_n_0_repN.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_3_fu_1480[5]_i_2_comp
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_1_13_0_fu_1756_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_13_0_fu_2012[0]_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_13_0_fu_2012[0]_i_4
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_1_fu_1472[6]_i_6_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/rv2_1_fu_1472[6]_i_6
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_6_reg_35190[56].  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_6_reg_35190_reg[56]
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0_comp_2.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_2_12_0_fu_1880_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_2_12_0_fu_1880.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_2_12_0_fu_1880[0]_i_2
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_11_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_11
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_15_reg_35106[63].  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_15_reg_35106_reg[63]
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_15_reg_35106[56].  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_15_reg_35106_reg[56]
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_1_2_0_fu_1712_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_1_2_0_fu_1712.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_1_2_0_fu_1712[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_4_0_fu_1592_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_4_0_fu_1976[0]_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_4_0_fu_1976[0]_i_4
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_9_reg_35162[56].  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_9_reg_35162_reg[56]
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_3_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_15_reg_35106[57].  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_15_reg_35106_reg[57]
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_10_comp_2.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[1]_INST_0_i_4_comp_1.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_3_3_0_fu_1972_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_3_0_fu_1972[0]_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_3_0_fu_1972[0]_i_4
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_9_reg_35162[56]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190_reg[54]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190_reg[50]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190_reg[46]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190_reg[42]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190_reg[38]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190_reg[34]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190_reg[30]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190_reg[26]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190_reg[22]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190_reg[18]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/gmem_addr_6_reg_35190[14]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/address_V_fu_6217_p6[13].  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/a_reg_33299[13]_i_1
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1_comp_2.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_12_0_fu_1624_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_12_0_fu_2008[0]_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_12_0_fu_2008[0]_i_4
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_n_0. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[0]_INST_0_i_1_comp.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_2_8_0_fu_1864_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_1_14_0_fu_1760_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_1_14_0_fu_1760.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_1_14_0_fu_1760[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_11_0_fu_1620_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_11_0_fu_2004[0]_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_11_0_fu_2004[0]_i_4
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_repN. Critical path length was reduced through logic transformation on cell design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_comp_6.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_15_0_fu_1636_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_15_0_fu_1636.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_15_0_fu_1636[0]_i_2
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_25_fu_2176_reg_n_0_[22].  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_25_fu_2176_reg[22]
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_25_fu_2176_reg_n_0_[23].  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_25_fu_2176_reg[23]
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_12_0_fu_1624_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_1_10_0_fu_1744_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_1_10_0_fu_1744.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_1_10_0_fu_1744[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_2_12_0_fu_1880_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_25_fu_2176_reg_n_0_[28].  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_25_fu_2176_reg[28]
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_25_fu_2176_reg_n_0_[29].  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_25_fu_2176_reg[29]
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_15_0_fu_1636_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_15_0_fu_1636[0]_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_15_0_fu_1636[0]_i_3
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[2]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_11_0_fu_1620_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_11_0_fu_1620.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_11_0_fu_1620[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_1_12_0_fu_1752_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_2_24_0_fu_1928_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_2_24_0_fu_1928.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_2_24_0_fu_1928[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_12_0_fu_1624_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_12_0_fu_1624[0]_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_12_0_fu_1624[0]_i_3
Phase 3 Critical Path Optimization | Checksum: 26e662d85

Time (s): cpu = 00:03:17 ; elapsed = 00:00:58 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10431 ; free virtual = 17074

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_2_12_0_fu_1880_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_12_0_fu_2008[0]_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_12_0_fu_2008[0]_i_4
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_14_0_fu_1632_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_14_0_fu_1632_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_14_0_fu_1632[0]_i_3_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_14_0_fu_1632[0]_i_3
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_2_13_0_fu_1884_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_118_fu_2544_reg_n_0_[22].  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_118_fu_2544_reg[22]
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_118_fu_2544_reg_n_0_[23].  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_118_fu_2544_reg[23]
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_n_0_repN.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_WEN_A[3]_INST_0_i_6_replica
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_8_0_fu_1608_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_8_0_fu_1608.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_0_8_0_fu_1608[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_1_24_0_fu_1800_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_1_24_0_fu_1800.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_1_24_0_fu_1800[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_1_8_0_fu_1736_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_2_13_0_fu_1884_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_2_13_0_fu_1884.  Re-placed instance design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_2_13_0_fu_1884[0]_i_2
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/doutb[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/hart_V_12_reg_33247_pp0_iter2_reg[1]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/trunc_ln232_2_fu_5709_p4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/result_41_fu_17145_p2[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/executing_hart_V_reg_34194_reg[1][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_12_fu_16814_p3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/i_state_rv1_fu_24389_p6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/rv2_1_fu_1472[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/executing_hart_V_reg_34194_reg[1][8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_12_fu_16814_p3[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/i_state_rv1_fu_24389_p6[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/executing_hart_V_reg_34194_reg[1][14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_12_fu_16814_p3[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/D[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/i_state_rv1_fu_24389_p6[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/executing_hart_V_reg_34194_reg[1][9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_rv1_12_fu_16814_p3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U75/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/i_state_rv1_fu_24389_p6[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_42_32_1_1_U111/mux_1_1__4[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/mux_325_32_1_1_U109/mux_4_0__1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_2_13_0_fu_1884_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_13_0_fu_2012[0]_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_13_0_fu_2012[0]_i_4
INFO: [Physopt 32-702] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_3_4_0_fu_1976_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_4_0_fu_1976[0]_i_4_n_0.  Re-placed instance design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_reg_computed_3_4_0_fu_1976[0]_i_4
Phase 4 Critical Path Optimization | Checksum: 26e662d85

Time (s): cpu = 00:03:38 ; elapsed = 00:01:03 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10431 ; free virtual = 17074
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10432 ; free virtual = 17075
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.691 | TNS=-184736.709 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.463  |        578.584  |            2  |              0  |                   237  |           0  |           2  |  00:00:59  |
|  Total          |          1.463  |        578.584  |            2  |              0  |                   237  |           0  |           3  |  00:00:59  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10432 ; free virtual = 17075
Ending Physical Synthesis Task | Checksum: 1205c50b7

Time (s): cpu = 00:03:39 ; elapsed = 00:01:03 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10432 ; free virtual = 17075
INFO: [Common 17-83] Releasing license: Implementation
691 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:57 ; elapsed = 00:01:08 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10462 ; free virtual = 17105
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10409 ; free virtual = 17138
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.runs/impl_1/design_1_2c_4h_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10470 ; free virtual = 17132
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5b0920ee ConstDB: 0 ShapeSum: 4a03ef68 RouteDB: 0
Post Restoration Checksum: NetGraph: 77e15e74 NumContArr: a6d7d9f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 824edc13

Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10318 ; free virtual = 16980

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 824edc13

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10284 ; free virtual = 16947

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 824edc13

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10284 ; free virtual = 16947
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 201c6ec8b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:30 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10266 ; free virtual = 16921
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.439 | TNS=-172458.051| WHS=-0.188 | THS=-164.032|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 53371
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 53371
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20a905309

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10256 ; free virtual = 16911

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 20a905309

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10256 ; free virtual = 16911
Phase 3 Initial Routing | Checksum: 18c831cbf

Time (s): cpu = 00:01:58 ; elapsed = 00:00:44 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10231 ; free virtual = 16887
INFO: [Route 35-580] Design has 444 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                            |
+====================+===================+================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_0_6_0_fu_1600_reg[0]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_1_6_0_fu_1728_reg[0]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_2_0_0_fu_1832_reg[0]/D  |
| clk_fpga_0         | clk_fpga_0        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_2_13_0_fu_1884_reg[0]/D |
| clk_fpga_0         | clk_fpga_0        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/is_reg_computed_1_2_0_fu_1712_reg[0]/D  |
+--------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 28828
 Number of Nodes with overlaps = 8634
 Number of Nodes with overlaps = 3868
 Number of Nodes with overlaps = 2066
 Number of Nodes with overlaps = 1032
 Number of Nodes with overlaps = 685
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.583| TNS=-229172.772| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bbd3a4c8

Time (s): cpu = 00:07:53 ; elapsed = 00:03:10 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10247 ; free virtual = 16892

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12910
 Number of Nodes with overlaps = 5177
 Number of Nodes with overlaps = 2345
 Number of Nodes with overlaps = 862
 Number of Nodes with overlaps = 651
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 286
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.317| TNS=-226525.604| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1415153f0

Time (s): cpu = 00:13:35 ; elapsed = 00:05:54 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10211 ; free virtual = 16864

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 6288
Phase 4.3 Global Iteration 2 | Checksum: 1963db2ee

Time (s): cpu = 00:13:45 ; elapsed = 00:06:04 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10230 ; free virtual = 16882
Phase 4 Rip-up And Reroute | Checksum: 1963db2ee

Time (s): cpu = 00:13:45 ; elapsed = 00:06:04 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10230 ; free virtual = 16882

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c92910d4

Time (s): cpu = 00:13:51 ; elapsed = 00:06:06 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10229 ; free virtual = 16882
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.202| TNS=-225013.413| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 16b2fa3f1

Time (s): cpu = 00:13:52 ; elapsed = 00:06:06 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10222 ; free virtual = 16875

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16b2fa3f1

Time (s): cpu = 00:13:52 ; elapsed = 00:06:06 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10222 ; free virtual = 16875
Phase 5 Delay and Skew Optimization | Checksum: 16b2fa3f1

Time (s): cpu = 00:13:52 ; elapsed = 00:06:06 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10222 ; free virtual = 16875

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a794b03b

Time (s): cpu = 00:13:59 ; elapsed = 00:06:09 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10193 ; free virtual = 16864
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.202| TNS=-224722.753| WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19a0f71a3

Time (s): cpu = 00:14:00 ; elapsed = 00:06:09 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10196 ; free virtual = 16866
Phase 6 Post Hold Fix | Checksum: 19a0f71a3

Time (s): cpu = 00:14:00 ; elapsed = 00:06:09 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10185 ; free virtual = 16857

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 25.4859 %
  Global Horizontal Routing Utilization  = 31.2294 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 86.768%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X121Y115 -> INT_R_X51Y113
   INT_L_X52Y110 -> INT_R_X55Y113
   INT_FEEDTHRU_2_X121Y111 -> INT_R_X51Y109
   INT_L_X52Y90 -> INT_R_X55Y93
South Dir 4x4 Area, Max Cong = 87.2748%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X121Y98 -> INT_R_X51Y97
   INT_L_X52Y94 -> INT_R_X55Y97
   INT_L_X52Y90 -> INT_R_X55Y93
East Dir 4x4 Area, Max Cong = 87.2243%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_FEEDTHRU_2_X121Y115 -> INT_R_X51Y113
   INT_FEEDTHRU_2_X121Y111 -> INT_R_X51Y109
   INT_FEEDTHRU_2_X121Y107 -> INT_R_X51Y105
   INT_FEEDTHRU_2_X121Y102 -> INT_R_X51Y101
   INT_L_X52Y90 -> INT_R_X55Y93
West Dir 4x4 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y98 -> INT_R_X55Y101
   INT_L_X56Y98 -> INT_R_X59Y101

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.8 Sparse Ratio: 0.9375
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.266667 Sparse Ratio: 2.1875
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.75 Sparse Ratio: 1.75

Phase 7 Route finalize | Checksum: 1d96cbdd5

Time (s): cpu = 00:14:00 ; elapsed = 00:06:09 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10174 ; free virtual = 16863

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d96cbdd5

Time (s): cpu = 00:14:01 ; elapsed = 00:06:10 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10131 ; free virtual = 16861

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fdc2df75

Time (s): cpu = 00:14:06 ; elapsed = 00:06:13 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10122 ; free virtual = 16853

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.202| TNS=-224722.753| WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1fdc2df75

Time (s): cpu = 00:14:11 ; elapsed = 00:06:14 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10126 ; free virtual = 16854
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:14:11 ; elapsed = 00:06:14 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10195 ; free virtual = 16924

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
710 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:35 ; elapsed = 00:06:21 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10195 ; free virtual = 16924
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10111 ; free virtual = 16937
INFO: [Common 17-1381] The checkpoint '/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.runs/impl_1/design_1_2c_4h_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10259 ; free virtual = 16936
INFO: [runtcl-4] Executing : report_drc -file design_1_2c_4h_wrapper_drc_routed.rpt -pb design_1_2c_4h_wrapper_drc_routed.pb -rpx design_1_2c_4h_wrapper_drc_routed.rpx
Command: report_drc -file design_1_2c_4h_wrapper_drc_routed.rpt -pb design_1_2c_4h_wrapper_drc_routed.pb -rpx design_1_2c_4h_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.runs/impl_1/design_1_2c_4h_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10215 ; free virtual = 16884
INFO: [runtcl-4] Executing : report_methodology -file design_1_2c_4h_wrapper_methodology_drc_routed.rpt -pb design_1_2c_4h_wrapper_methodology_drc_routed.pb -rpx design_1_2c_4h_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_2c_4h_wrapper_methodology_drc_routed.rpt -pb design_1_2c_4h_wrapper_methodology_drc_routed.pb -rpx design_1_2c_4h_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/z1_multicore_multihart_2c_4h_ip.runs/impl_1/design_1_2c_4h_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10219 ; free virtual = 16890
INFO: [runtcl-4] Executing : report_power -file design_1_2c_4h_wrapper_power_routed.rpt -pb design_1_2c_4h_wrapper_power_summary_routed.pb -rpx design_1_2c_4h_wrapper_power_routed.rpx
Command: report_power -file design_1_2c_4h_wrapper_power_routed.rpt -pb design_1_2c_4h_wrapper_power_summary_routed.pb -rpx design_1_2c_4h_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
722 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 4276.902 ; gain = 0.000 ; free physical = 10174 ; free virtual = 16856
INFO: [runtcl-4] Executing : report_route_status -file design_1_2c_4h_wrapper_route_status.rpt -pb design_1_2c_4h_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_2c_4h_wrapper_timing_summary_routed.rpt -pb design_1_2c_4h_wrapper_timing_summary_routed.pb -rpx design_1_2c_4h_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_2c_4h_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_2c_4h_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_2c_4h_wrapper_bus_skew_routed.rpt -pb design_1_2c_4h_wrapper_bus_skew_routed.pb -rpx design_1_2c_4h_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_2c_4h_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_2c_4h_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 4543.871 ; gain = 266.969 ; free physical = 10101 ; free virtual = 16789
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 19:23:38 2022...
