#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x161bfc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x161c150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x160d2d0 .functor NOT 1, L_0x1679b70, C4<0>, C4<0>, C4<0>;
L_0x1679950 .functor XOR 2, L_0x1679810, L_0x16798b0, C4<00>, C4<00>;
L_0x1679a60 .functor XOR 2, L_0x1679950, L_0x16799c0, C4<00>, C4<00>;
v0x1671110_0 .net *"_ivl_10", 1 0, L_0x16799c0;  1 drivers
v0x1671210_0 .net *"_ivl_12", 1 0, L_0x1679a60;  1 drivers
v0x16712f0_0 .net *"_ivl_2", 1 0, L_0x16744d0;  1 drivers
v0x16713b0_0 .net *"_ivl_4", 1 0, L_0x1679810;  1 drivers
v0x1671490_0 .net *"_ivl_6", 1 0, L_0x16798b0;  1 drivers
v0x16715c0_0 .net *"_ivl_8", 1 0, L_0x1679950;  1 drivers
v0x16716a0_0 .net "a", 0 0, v0x166bc10_0;  1 drivers
v0x1671740_0 .net "b", 0 0, v0x166bcb0_0;  1 drivers
v0x16717e0_0 .net "c", 0 0, v0x166bd50_0;  1 drivers
v0x1671880_0 .var "clk", 0 0;
v0x1671920_0 .net "d", 0 0, v0x166be90_0;  1 drivers
v0x16719c0_0 .net "out_pos_dut", 0 0, L_0x1679470;  1 drivers
v0x1671a60_0 .net "out_pos_ref", 0 0, L_0x1672f90;  1 drivers
v0x1671b00_0 .net "out_sop_dut", 0 0, L_0x1673ef0;  1 drivers
v0x1671ba0_0 .net "out_sop_ref", 0 0, L_0x16463c0;  1 drivers
v0x1671c40_0 .var/2u "stats1", 223 0;
v0x1671ce0_0 .var/2u "strobe", 0 0;
v0x1671d80_0 .net "tb_match", 0 0, L_0x1679b70;  1 drivers
v0x1671e50_0 .net "tb_mismatch", 0 0, L_0x160d2d0;  1 drivers
v0x1671ef0_0 .net "wavedrom_enable", 0 0, v0x166c160_0;  1 drivers
v0x1671fc0_0 .net "wavedrom_title", 511 0, v0x166c200_0;  1 drivers
L_0x16744d0 .concat [ 1 1 0 0], L_0x1672f90, L_0x16463c0;
L_0x1679810 .concat [ 1 1 0 0], L_0x1672f90, L_0x16463c0;
L_0x16798b0 .concat [ 1 1 0 0], L_0x1679470, L_0x1673ef0;
L_0x16799c0 .concat [ 1 1 0 0], L_0x1672f90, L_0x16463c0;
L_0x1679b70 .cmp/eeq 2, L_0x16744d0, L_0x1679a60;
S_0x161c2e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x161c150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x160d6b0 .functor AND 1, v0x166bd50_0, v0x166be90_0, C4<1>, C4<1>;
L_0x160da90 .functor NOT 1, v0x166bc10_0, C4<0>, C4<0>, C4<0>;
L_0x160de70 .functor NOT 1, v0x166bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x160e0f0 .functor AND 1, L_0x160da90, L_0x160de70, C4<1>, C4<1>;
L_0x1626bd0 .functor AND 1, L_0x160e0f0, v0x166bd50_0, C4<1>, C4<1>;
L_0x16463c0 .functor OR 1, L_0x160d6b0, L_0x1626bd0, C4<0>, C4<0>;
L_0x1672410 .functor NOT 1, v0x166bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1672480 .functor OR 1, L_0x1672410, v0x166be90_0, C4<0>, C4<0>;
L_0x1672590 .functor AND 1, v0x166bd50_0, L_0x1672480, C4<1>, C4<1>;
L_0x1672650 .functor NOT 1, v0x166bc10_0, C4<0>, C4<0>, C4<0>;
L_0x1672720 .functor OR 1, L_0x1672650, v0x166bcb0_0, C4<0>, C4<0>;
L_0x1672790 .functor AND 1, L_0x1672590, L_0x1672720, C4<1>, C4<1>;
L_0x1672910 .functor NOT 1, v0x166bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1672980 .functor OR 1, L_0x1672910, v0x166be90_0, C4<0>, C4<0>;
L_0x16728a0 .functor AND 1, v0x166bd50_0, L_0x1672980, C4<1>, C4<1>;
L_0x1672b10 .functor NOT 1, v0x166bc10_0, C4<0>, C4<0>, C4<0>;
L_0x1672c10 .functor OR 1, L_0x1672b10, v0x166be90_0, C4<0>, C4<0>;
L_0x1672cd0 .functor AND 1, L_0x16728a0, L_0x1672c10, C4<1>, C4<1>;
L_0x1672e80 .functor XNOR 1, L_0x1672790, L_0x1672cd0, C4<0>, C4<0>;
v0x160cc00_0 .net *"_ivl_0", 0 0, L_0x160d6b0;  1 drivers
v0x160d000_0 .net *"_ivl_12", 0 0, L_0x1672410;  1 drivers
v0x160d3e0_0 .net *"_ivl_14", 0 0, L_0x1672480;  1 drivers
v0x160d7c0_0 .net *"_ivl_16", 0 0, L_0x1672590;  1 drivers
v0x160dba0_0 .net *"_ivl_18", 0 0, L_0x1672650;  1 drivers
v0x160df80_0 .net *"_ivl_2", 0 0, L_0x160da90;  1 drivers
v0x160e200_0 .net *"_ivl_20", 0 0, L_0x1672720;  1 drivers
v0x166a180_0 .net *"_ivl_24", 0 0, L_0x1672910;  1 drivers
v0x166a260_0 .net *"_ivl_26", 0 0, L_0x1672980;  1 drivers
v0x166a340_0 .net *"_ivl_28", 0 0, L_0x16728a0;  1 drivers
v0x166a420_0 .net *"_ivl_30", 0 0, L_0x1672b10;  1 drivers
v0x166a500_0 .net *"_ivl_32", 0 0, L_0x1672c10;  1 drivers
v0x166a5e0_0 .net *"_ivl_36", 0 0, L_0x1672e80;  1 drivers
L_0x7f2b37814018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x166a6a0_0 .net *"_ivl_38", 0 0, L_0x7f2b37814018;  1 drivers
v0x166a780_0 .net *"_ivl_4", 0 0, L_0x160de70;  1 drivers
v0x166a860_0 .net *"_ivl_6", 0 0, L_0x160e0f0;  1 drivers
v0x166a940_0 .net *"_ivl_8", 0 0, L_0x1626bd0;  1 drivers
v0x166aa20_0 .net "a", 0 0, v0x166bc10_0;  alias, 1 drivers
v0x166aae0_0 .net "b", 0 0, v0x166bcb0_0;  alias, 1 drivers
v0x166aba0_0 .net "c", 0 0, v0x166bd50_0;  alias, 1 drivers
v0x166ac60_0 .net "d", 0 0, v0x166be90_0;  alias, 1 drivers
v0x166ad20_0 .net "out_pos", 0 0, L_0x1672f90;  alias, 1 drivers
v0x166ade0_0 .net "out_sop", 0 0, L_0x16463c0;  alias, 1 drivers
v0x166aea0_0 .net "pos0", 0 0, L_0x1672790;  1 drivers
v0x166af60_0 .net "pos1", 0 0, L_0x1672cd0;  1 drivers
L_0x1672f90 .functor MUXZ 1, L_0x7f2b37814018, L_0x1672790, L_0x1672e80, C4<>;
S_0x166b0e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x161c150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x166bc10_0 .var "a", 0 0;
v0x166bcb0_0 .var "b", 0 0;
v0x166bd50_0 .var "c", 0 0;
v0x166bdf0_0 .net "clk", 0 0, v0x1671880_0;  1 drivers
v0x166be90_0 .var "d", 0 0;
v0x166bf80_0 .var/2u "fail", 0 0;
v0x166c020_0 .var/2u "fail1", 0 0;
v0x166c0c0_0 .net "tb_match", 0 0, L_0x1679b70;  alias, 1 drivers
v0x166c160_0 .var "wavedrom_enable", 0 0;
v0x166c200_0 .var "wavedrom_title", 511 0;
E_0x161a930/0 .event negedge, v0x166bdf0_0;
E_0x161a930/1 .event posedge, v0x166bdf0_0;
E_0x161a930 .event/or E_0x161a930/0, E_0x161a930/1;
S_0x166b410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x166b0e0;
 .timescale -12 -12;
v0x166b650_0 .var/2s "i", 31 0;
E_0x161a7d0 .event posedge, v0x166bdf0_0;
S_0x166b750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x166b0e0;
 .timescale -12 -12;
v0x166b950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x166ba30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x166b0e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x166c3e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x161c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1673140 .functor NOT 1, v0x166bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x16732e0 .functor AND 1, v0x166bc10_0, L_0x1673140, C4<1>, C4<1>;
L_0x16733c0 .functor NOT 1, v0x166bd50_0, C4<0>, C4<0>, C4<0>;
L_0x1673540 .functor AND 1, L_0x16732e0, L_0x16733c0, C4<1>, C4<1>;
L_0x1673680 .functor NOT 1, v0x166be90_0, C4<0>, C4<0>, C4<0>;
L_0x1673800 .functor AND 1, L_0x1673540, L_0x1673680, C4<1>, C4<1>;
L_0x1673950 .functor NOT 1, v0x166bc10_0, C4<0>, C4<0>, C4<0>;
L_0x1673ad0 .functor AND 1, L_0x1673950, v0x166bcb0_0, C4<1>, C4<1>;
L_0x1673be0 .functor AND 1, L_0x1673ad0, v0x166bd50_0, C4<1>, C4<1>;
L_0x1673ca0 .functor AND 1, L_0x1673be0, v0x166be90_0, C4<1>, C4<1>;
L_0x1673dc0 .functor OR 1, L_0x1673800, L_0x1673ca0, C4<0>, C4<0>;
L_0x1673e80 .functor AND 1, v0x166bc10_0, v0x166bcb0_0, C4<1>, C4<1>;
L_0x1673f60 .functor AND 1, L_0x1673e80, v0x166bd50_0, C4<1>, C4<1>;
L_0x1674020 .functor AND 1, L_0x1673f60, v0x166be90_0, C4<1>, C4<1>;
L_0x1673ef0 .functor OR 1, L_0x1673dc0, L_0x1674020, C4<0>, C4<0>;
L_0x1674250 .functor NOT 1, v0x166bc10_0, C4<0>, C4<0>, C4<0>;
L_0x1674350 .functor NOT 1, v0x166bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x16743c0 .functor OR 1, L_0x1674250, L_0x1674350, C4<0>, C4<0>;
L_0x1674570 .functor NOT 1, v0x166bd50_0, C4<0>, C4<0>, C4<0>;
L_0x16745e0 .functor OR 1, L_0x16743c0, L_0x1674570, C4<0>, C4<0>;
L_0x16747a0 .functor NOT 1, v0x166be90_0, C4<0>, C4<0>, C4<0>;
L_0x1674810 .functor OR 1, L_0x16745e0, L_0x16747a0, C4<0>, C4<0>;
L_0x16749e0 .functor NOT 1, v0x166bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1674a50 .functor OR 1, v0x166bc10_0, L_0x16749e0, C4<0>, C4<0>;
L_0x1674be0 .functor NOT 1, v0x166bd50_0, C4<0>, C4<0>, C4<0>;
L_0x1674c50 .functor OR 1, L_0x1674a50, L_0x1674be0, C4<0>, C4<0>;
L_0x1674e40 .functor NOT 1, v0x166be90_0, C4<0>, C4<0>, C4<0>;
L_0x1674eb0 .functor OR 1, L_0x1674c50, L_0x1674e40, C4<0>, C4<0>;
L_0x16750b0 .functor AND 1, L_0x1674810, L_0x1674eb0, C4<1>, C4<1>;
L_0x16751c0 .functor OR 1, v0x166bc10_0, v0x166bcb0_0, C4<0>, C4<0>;
L_0x1675330 .functor NOT 1, v0x166bd50_0, C4<0>, C4<0>, C4<0>;
L_0x16753a0 .functor OR 1, L_0x16751c0, L_0x1675330, C4<0>, C4<0>;
L_0x16755c0 .functor NOT 1, v0x166be90_0, C4<0>, C4<0>, C4<0>;
L_0x1675630 .functor OR 1, L_0x16753a0, L_0x16755c0, C4<0>, C4<0>;
L_0x1675860 .functor AND 1, L_0x16750b0, L_0x1675630, C4<1>, C4<1>;
L_0x1675970 .functor OR 1, v0x166bc10_0, v0x166bcb0_0, C4<0>, C4<0>;
L_0x1675b10 .functor OR 1, L_0x1675970, v0x166bd50_0, C4<0>, C4<0>;
L_0x1675bd0 .functor NOT 1, v0x166be90_0, C4<0>, C4<0>, C4<0>;
L_0x16759e0 .functor OR 1, L_0x1675b10, L_0x1675bd0, C4<0>, C4<0>;
L_0x1675d80 .functor AND 1, L_0x1675860, L_0x16759e0, C4<1>, C4<1>;
L_0x1675fe0 .functor OR 1, v0x166bc10_0, v0x166bcb0_0, C4<0>, C4<0>;
L_0x1676050 .functor OR 1, L_0x1675fe0, v0x166bd50_0, C4<0>, C4<0>;
L_0x1676270 .functor OR 1, L_0x1676050, v0x166be90_0, C4<0>, C4<0>;
L_0x1676330 .functor AND 1, L_0x1675d80, L_0x1676270, C4<1>, C4<1>;
L_0x16765b0 .functor NOT 1, v0x166bc10_0, C4<0>, C4<0>, C4<0>;
L_0x1676620 .functor NOT 1, v0x166bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1676810 .functor OR 1, L_0x16765b0, L_0x1676620, C4<0>, C4<0>;
L_0x1676920 .functor NOT 1, v0x166bd50_0, C4<0>, C4<0>, C4<0>;
L_0x1676d30 .functor OR 1, L_0x1676810, L_0x1676920, C4<0>, C4<0>;
L_0x1676e40 .functor OR 1, L_0x1676d30, v0x166be90_0, C4<0>, C4<0>;
L_0x16772b0 .functor AND 1, L_0x1676330, L_0x1676e40, C4<1>, C4<1>;
L_0x16773c0 .functor NOT 1, v0x166bc10_0, C4<0>, C4<0>, C4<0>;
L_0x16777f0 .functor NOT 1, v0x166bcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1677860 .functor OR 1, L_0x16773c0, L_0x16777f0, C4<0>, C4<0>;
L_0x1677b30 .functor OR 1, L_0x1677860, v0x166bd50_0, C4<0>, C4<0>;
L_0x1677bf0 .functor NOT 1, v0x166be90_0, C4<0>, C4<0>, C4<0>;
L_0x1677e30 .functor OR 1, L_0x1677b30, L_0x1677bf0, C4<0>, C4<0>;
L_0x1677f40 .functor AND 1, L_0x16772b0, L_0x1677e30, C4<1>, C4<1>;
L_0x1678230 .functor NOT 1, v0x166bc10_0, C4<0>, C4<0>, C4<0>;
L_0x16782a0 .functor OR 1, L_0x1678230, v0x166bcb0_0, C4<0>, C4<0>;
L_0x1678550 .functor NOT 1, v0x166bd50_0, C4<0>, C4<0>, C4<0>;
L_0x16785c0 .functor OR 1, L_0x16782a0, L_0x1678550, C4<0>, C4<0>;
L_0x16788d0 .functor OR 1, L_0x16785c0, v0x166be90_0, C4<0>, C4<0>;
L_0x1678990 .functor AND 1, L_0x1677f40, L_0x16788d0, C4<1>, C4<1>;
L_0x1678cb0 .functor NOT 1, v0x166bc10_0, C4<0>, C4<0>, C4<0>;
L_0x1678d20 .functor OR 1, L_0x1678cb0, v0x166bcb0_0, C4<0>, C4<0>;
L_0x1679000 .functor OR 1, L_0x1678d20, v0x166bd50_0, C4<0>, C4<0>;
L_0x16790c0 .functor NOT 1, v0x166be90_0, C4<0>, C4<0>, C4<0>;
L_0x1679360 .functor OR 1, L_0x1679000, L_0x16790c0, C4<0>, C4<0>;
L_0x1679470 .functor AND 1, L_0x1678990, L_0x1679360, C4<1>, C4<1>;
v0x166c5a0_0 .net *"_ivl_0", 0 0, L_0x1673140;  1 drivers
v0x166c680_0 .net *"_ivl_10", 0 0, L_0x1673800;  1 drivers
v0x166c760_0 .net *"_ivl_100", 0 0, L_0x16772b0;  1 drivers
v0x166c850_0 .net *"_ivl_102", 0 0, L_0x16773c0;  1 drivers
v0x166c930_0 .net *"_ivl_104", 0 0, L_0x16777f0;  1 drivers
v0x166ca60_0 .net *"_ivl_106", 0 0, L_0x1677860;  1 drivers
v0x166cb40_0 .net *"_ivl_108", 0 0, L_0x1677b30;  1 drivers
v0x166cc20_0 .net *"_ivl_110", 0 0, L_0x1677bf0;  1 drivers
v0x166cd00_0 .net *"_ivl_112", 0 0, L_0x1677e30;  1 drivers
v0x166ce70_0 .net *"_ivl_114", 0 0, L_0x1677f40;  1 drivers
v0x166cf50_0 .net *"_ivl_116", 0 0, L_0x1678230;  1 drivers
v0x166d030_0 .net *"_ivl_118", 0 0, L_0x16782a0;  1 drivers
v0x166d110_0 .net *"_ivl_12", 0 0, L_0x1673950;  1 drivers
v0x166d1f0_0 .net *"_ivl_120", 0 0, L_0x1678550;  1 drivers
v0x166d2d0_0 .net *"_ivl_122", 0 0, L_0x16785c0;  1 drivers
v0x166d3b0_0 .net *"_ivl_124", 0 0, L_0x16788d0;  1 drivers
v0x166d490_0 .net *"_ivl_126", 0 0, L_0x1678990;  1 drivers
v0x166d680_0 .net *"_ivl_128", 0 0, L_0x1678cb0;  1 drivers
v0x166d760_0 .net *"_ivl_130", 0 0, L_0x1678d20;  1 drivers
v0x166d840_0 .net *"_ivl_132", 0 0, L_0x1679000;  1 drivers
v0x166d920_0 .net *"_ivl_134", 0 0, L_0x16790c0;  1 drivers
v0x166da00_0 .net *"_ivl_136", 0 0, L_0x1679360;  1 drivers
v0x166dae0_0 .net *"_ivl_14", 0 0, L_0x1673ad0;  1 drivers
v0x166dbc0_0 .net *"_ivl_16", 0 0, L_0x1673be0;  1 drivers
v0x166dca0_0 .net *"_ivl_18", 0 0, L_0x1673ca0;  1 drivers
v0x166dd80_0 .net *"_ivl_2", 0 0, L_0x16732e0;  1 drivers
v0x166de60_0 .net *"_ivl_20", 0 0, L_0x1673dc0;  1 drivers
v0x166df40_0 .net *"_ivl_22", 0 0, L_0x1673e80;  1 drivers
v0x166e020_0 .net *"_ivl_24", 0 0, L_0x1673f60;  1 drivers
v0x166e100_0 .net *"_ivl_26", 0 0, L_0x1674020;  1 drivers
v0x166e1e0_0 .net *"_ivl_30", 0 0, L_0x1674250;  1 drivers
v0x166e2c0_0 .net *"_ivl_32", 0 0, L_0x1674350;  1 drivers
v0x166e3a0_0 .net *"_ivl_34", 0 0, L_0x16743c0;  1 drivers
v0x166e690_0 .net *"_ivl_36", 0 0, L_0x1674570;  1 drivers
v0x166e770_0 .net *"_ivl_38", 0 0, L_0x16745e0;  1 drivers
v0x166e850_0 .net *"_ivl_4", 0 0, L_0x16733c0;  1 drivers
v0x166e930_0 .net *"_ivl_40", 0 0, L_0x16747a0;  1 drivers
v0x166ea10_0 .net *"_ivl_42", 0 0, L_0x1674810;  1 drivers
v0x166eaf0_0 .net *"_ivl_44", 0 0, L_0x16749e0;  1 drivers
v0x166ebd0_0 .net *"_ivl_46", 0 0, L_0x1674a50;  1 drivers
v0x166ecb0_0 .net *"_ivl_48", 0 0, L_0x1674be0;  1 drivers
v0x166ed90_0 .net *"_ivl_50", 0 0, L_0x1674c50;  1 drivers
v0x166ee70_0 .net *"_ivl_52", 0 0, L_0x1674e40;  1 drivers
v0x166ef50_0 .net *"_ivl_54", 0 0, L_0x1674eb0;  1 drivers
v0x166f030_0 .net *"_ivl_56", 0 0, L_0x16750b0;  1 drivers
v0x166f110_0 .net *"_ivl_58", 0 0, L_0x16751c0;  1 drivers
v0x166f1f0_0 .net *"_ivl_6", 0 0, L_0x1673540;  1 drivers
v0x166f2d0_0 .net *"_ivl_60", 0 0, L_0x1675330;  1 drivers
v0x166f3b0_0 .net *"_ivl_62", 0 0, L_0x16753a0;  1 drivers
v0x166f490_0 .net *"_ivl_64", 0 0, L_0x16755c0;  1 drivers
v0x166f570_0 .net *"_ivl_66", 0 0, L_0x1675630;  1 drivers
v0x166f650_0 .net *"_ivl_68", 0 0, L_0x1675860;  1 drivers
v0x166f730_0 .net *"_ivl_70", 0 0, L_0x1675970;  1 drivers
v0x166f810_0 .net *"_ivl_72", 0 0, L_0x1675b10;  1 drivers
v0x166f8f0_0 .net *"_ivl_74", 0 0, L_0x1675bd0;  1 drivers
v0x166f9d0_0 .net *"_ivl_76", 0 0, L_0x16759e0;  1 drivers
v0x166fab0_0 .net *"_ivl_78", 0 0, L_0x1675d80;  1 drivers
v0x166fb90_0 .net *"_ivl_8", 0 0, L_0x1673680;  1 drivers
v0x166fc70_0 .net *"_ivl_80", 0 0, L_0x1675fe0;  1 drivers
v0x166fd50_0 .net *"_ivl_82", 0 0, L_0x1676050;  1 drivers
v0x166fe30_0 .net *"_ivl_84", 0 0, L_0x1676270;  1 drivers
v0x166ff10_0 .net *"_ivl_86", 0 0, L_0x1676330;  1 drivers
v0x166fff0_0 .net *"_ivl_88", 0 0, L_0x16765b0;  1 drivers
v0x16700d0_0 .net *"_ivl_90", 0 0, L_0x1676620;  1 drivers
v0x16701b0_0 .net *"_ivl_92", 0 0, L_0x1676810;  1 drivers
v0x16706a0_0 .net *"_ivl_94", 0 0, L_0x1676920;  1 drivers
v0x1670780_0 .net *"_ivl_96", 0 0, L_0x1676d30;  1 drivers
v0x1670860_0 .net *"_ivl_98", 0 0, L_0x1676e40;  1 drivers
v0x1670940_0 .net "a", 0 0, v0x166bc10_0;  alias, 1 drivers
v0x16709e0_0 .net "b", 0 0, v0x166bcb0_0;  alias, 1 drivers
v0x1670ad0_0 .net "c", 0 0, v0x166bd50_0;  alias, 1 drivers
v0x1670bc0_0 .net "d", 0 0, v0x166be90_0;  alias, 1 drivers
v0x1670cb0_0 .net "out_pos", 0 0, L_0x1679470;  alias, 1 drivers
v0x1670d70_0 .net "out_sop", 0 0, L_0x1673ef0;  alias, 1 drivers
S_0x1670ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x161c150;
 .timescale -12 -12;
E_0x16029f0 .event anyedge, v0x1671ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1671ce0_0;
    %nor/r;
    %assign/vec4 v0x1671ce0_0, 0;
    %wait E_0x16029f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x166b0e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166bf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x166c020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x166b0e0;
T_4 ;
    %wait E_0x161a930;
    %load/vec4 v0x166c0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x166bf80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x166b0e0;
T_5 ;
    %wait E_0x161a7d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %wait E_0x161a7d0;
    %load/vec4 v0x166bf80_0;
    %store/vec4 v0x166c020_0, 0, 1;
    %fork t_1, S_0x166b410;
    %jmp t_0;
    .scope S_0x166b410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x166b650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x166b650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x161a7d0;
    %load/vec4 v0x166b650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x166b650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x166b650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x166b0e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x161a930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x166be90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x166bcb0_0, 0;
    %assign/vec4 v0x166bc10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x166bf80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x166c020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x161c150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1671880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1671ce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x161c150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1671880_0;
    %inv;
    %store/vec4 v0x1671880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x161c150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x166bdf0_0, v0x1671e50_0, v0x16716a0_0, v0x1671740_0, v0x16717e0_0, v0x1671920_0, v0x1671ba0_0, v0x1671b00_0, v0x1671a60_0, v0x16719c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x161c150;
T_9 ;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x161c150;
T_10 ;
    %wait E_0x161a930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1671c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1671c40_0, 4, 32;
    %load/vec4 v0x1671d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1671c40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1671c40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1671c40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1671ba0_0;
    %load/vec4 v0x1671ba0_0;
    %load/vec4 v0x1671b00_0;
    %xor;
    %load/vec4 v0x1671ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1671c40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1671c40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1671a60_0;
    %load/vec4 v0x1671a60_0;
    %load/vec4 v0x16719c0_0;
    %xor;
    %load/vec4 v0x1671a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1671c40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1671c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1671c40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter4/response3/top_module.sv";
