5 13 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (merge_err1b.vcd) 2 -o (merge_err1b.cdd) 2 -v (merge_err1b.v) 2 -y (lib) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 merge_err1b.v 10 34 1
2 1 17 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 1070008 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 13 60005 1 0 0 0 1 17 1 1 0 1 0 0
1 z 4 13 60008 1 0 0 0 1 17 1 1 0 0 0 0
4 1 1 0 0
3 0 adder1 "main.addA" 0 lib/adder1.v 1 18 1
2 2 15 f000f 2 1 100c 0 0 1 1 b
2 3 15 b000b 2 1 100c 0 0 1 1 a
2 4 15 b000f 2 2 1244 2 3 1 18 0 1 1 0 0 1
2 5 15 70007 0 1 1410 0 0 1 1 z
2 6 15 7000f 2 35 6 4 5
2 7 16 f000f 2 1 100c 0 0 1 1 b
2 8 16 b000b 2 1 100c 0 0 1 1 a
2 9 16 b000f 2 8 138c 7 8 1 18 0 1 1 1 1 0
2 10 16 70007 0 1 1410 0 0 1 1 c
2 11 16 7000f 3 35 e 9 10
1 a 5 8 7 1 0 0 0 1 17 1 1 0 1 0 0
1 b 6 9 7 1 0 0 0 1 17 1 1 0 1 0 0
1 c 7 10 20008 1 0 0 0 1 17 1 1 0 1 0 0
1 z 8 11 20009 1 0 0 0 1 17 1 1 0 0 0 0
4 6 f 6 6
4 11 f 11 11
3 1 main.$u0 "main.$u0" 0 merge_err1b.v 0 23 1
2 12 18 50008 1 0 21004 0 0 1 16 0 0
2 13 18 10001 0 1 1410 0 0 1 1 a
2 14 18 10008 1 37 16 12 13
2 15 19 50008 1 0 21004 0 0 1 16 0 0
2 16 19 10001 0 1 1410 0 0 1 1 b
2 17 19 10008 1 37 16 15 16
2 18 20 20002 1 0 1008 0 0 32 48 5 0
2 19 20 10002 2 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 21 50008 1 0 21008 0 0 1 16 1 0
2 21 21 10001 0 1 1410 0 0 1 1 a
2 22 21 10008 1 37 1a 20 21
2 23 22 50008 1 0 21008 0 0 1 16 1 0
2 24 22 10001 0 1 1410 0 0 1 1 b
2 25 22 10008 1 37 1a 23 24
4 25 0 0 0
4 22 0 25 25
4 19 0 22 0
4 17 0 19 19
4 14 11 17 17
3 1 main.$u1 "main.$u1" 0 merge_err1b.v 0 32 1
