#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 15 21:54:30 2021
# Process ID: 27308
# Current directory: /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez
# Command line: vivado
# Log file: /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/vivado.log
# Journal file: /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/robertsc/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project /home/robertsc/Ie424/vivado/picorv32.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/robertsc/Ie424/vivado/picorv32.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/firmware/firmware.hex] -no_script -reset -force -quiet
remove_files  /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/firmware/firmware.hex
export_ip_user_files -of_objects  [get_files /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/firmware/firmware.hex] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/firmware/firmware.hex
add_files -norecurse /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/firmware/firmware.hex
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/firmware/firmware.hex
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/robertsc/Ie424/vivado/picorv32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'system_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/robertsc/Ie424/vivado/picorv32.sim/sim_1/behav/xsim/firmware.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/robertsc/Ie424/vivado/picorv32.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj system_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/picorv32/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/verilog/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/verilog/system_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/robertsc/Ie424/vivado/picorv32.sim/sim_1/behav/xsim'
xelab -wto fb7ed032eb9d4dd89a8409652da8dac1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto fb7ed032eb9d4dd89a8409652da8dac1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.picorv32_default
Compiling module xil_defaultlib.system_default
Compiling module xil_defaultlib.system_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/robertsc/Ie424/vivado/picorv32.sim/sim_1/behav/xsim/xsim.dir/system_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/robertsc/Ie424/vivado/picorv32.sim/sim_1/behav/xsim/xsim.dir/system_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 15 21:56:19 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 15 21:56:19 2021...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7282.535 ; gain = 0.000 ; free physical = 302 ; free virtual = 4142
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/robertsc/Ie424/vivado/picorv32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_tb_behav -key {Behavioral:sim_1:Functional:system_tb} -tclbatch {system_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source system_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 7359.344 ; gain = 76.809 ; free physical = 242 ; free virtual = 4086
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ms
"bÂ"bÂ"bÂ"bÂ"bÂ"bÂ"bÂ"bÂ"bÂcurrent_wave_config {Untitled 1}
Untitled 1
add_wave {{/system_tb/uut/picorv32_core/reg_pc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/system_tb/uut/picorv32_core/next_pc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/system_tb/uut/picorv32_core/dbg_ascii_instr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/system_tb/uut/picorv32_core/dbg_insn_opcode}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/system_tb/uut/picorv32_core/dbg_insn_rs1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/system_tb/uut/picorv32_core/dbg_insn_rs2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/system_tb/uut/picorv32_core/dbg_insn_rd}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/system_tb/uut/picorv32_core/cpuregs_wrdata}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/system_tb/uut/picorv32_core/cpuregs}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ms
"bÂ"bÂ"bÂ"bÂsave_wave_config {/home/robertsc/Ie424/system_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/robertsc/Ie424/system_tb_behav.wcfg
set_property xsim.view /home/robertsc/Ie424/system_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7364.344 ; gain = 0.000 ; free physical = 1010 ; free virtual = 4532
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 15 22:20:26 2021...
