{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554704841783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554704841793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 01:27:21 2019 " "Processing started: Mon Apr 08 01:27:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554704841793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704841793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Accelerometer -c Accelerometer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Accelerometer -c Accelerometer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704841793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554704842263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554704842263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/schillingdl/documents/classes/freshman year/ce 1911/lab9/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/schillingdl/documents/classes/freshman year/ce 1911/lab9/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-BEHAV " "Found design unit 1: CONTROLLER-BEHAV" {  } { { "../../../Classes/Freshman Year/CE 1911/Lab9/CONTROLLER.vhd" "" { Text "C:/Users/schillingdl/Documents/Classes/Freshman Year/CE 1911/Lab9/CONTROLLER.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704854362 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "../../../Classes/Freshman Year/CE 1911/Lab9/CONTROLLER.vhd" "" { Text "C:/Users/schillingdl/Documents/Classes/Freshman Year/CE 1911/Lab9/CONTROLLER.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704854362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704854362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/schillingdl/documents/classes/freshman year/ce 1911/lab4/engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/schillingdl/documents/classes/freshman year/ce 1911/lab4/engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 engine-BEHAVIORAL " "Found design unit 1: engine-BEHAVIORAL" {  } { { "../../../Classes/Freshman Year/CE 1911/Lab4/engine.vhd" "" { Text "C:/Users/schillingdl/Documents/Classes/Freshman Year/CE 1911/Lab4/engine.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704854362 ""} { "Info" "ISGN_ENTITY_NAME" "1 engine " "Found entity 1: engine" {  } { { "../../../Classes/Freshman Year/CE 1911/Lab4/engine.vhd" "" { Text "C:/Users/schillingdl/Documents/Classes/Freshman Year/CE 1911/Lab4/engine.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704854362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704854362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/schillingdl/documents/github/de10-ce2820-soc/verilog/servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/schillingdl/documents/github/de10-ce2820-soc/verilog/servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Servo-BEHAV " "Found design unit 1: Servo-BEHAV" {  } { { "../verilog/Servo.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/verilog/Servo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704854362 ""} { "Info" "ISGN_ENTITY_NAME" "1 Servo " "Found entity 1: Servo" {  } { { "../verilog/Servo.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/verilog/Servo.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704854362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704854362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accelerometercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccelerometerControl-BEHAV " "Found design unit 1: AccelerometerControl-BEHAV" {  } { { "AccelerometerControl.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/Accelerometer/AccelerometerControl.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704854362 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccelerometerControl " "Found entity 1: AccelerometerControl" {  } { { "AccelerometerControl.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/Accelerometer/AccelerometerControl.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554704854362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704854362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AccelerometerControl " "Elaborating entity \"AccelerometerControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554704854401 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATACOUNT AccelerometerControl.vhd(173) " "VHDL Process Statement warning at AccelerometerControl.vhd(173): signal \"DATACOUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AccelerometerControl.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/Accelerometer/AccelerometerControl.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554704854415 "|AccelerometerControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATACOUNT AccelerometerControl.vhd(174) " "VHDL Process Statement warning at AccelerometerControl.vhd(174): signal \"DATACOUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AccelerometerControl.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/Accelerometer/AccelerometerControl.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554704854415 "|AccelerometerControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATACOUNT AccelerometerControl.vhd(152) " "VHDL Process Statement warning at AccelerometerControl.vhd(152): inferring latch(es) for signal or variable \"DATACOUNT\", which holds its previous value in one or more paths through the process" {  } { { "AccelerometerControl.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/Accelerometer/AccelerometerControl.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1554704854415 "|AccelerometerControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATACOUNT\[0\] AccelerometerControl.vhd(152) " "Inferred latch for \"DATACOUNT\[0\]\" at AccelerometerControl.vhd(152)" {  } { { "AccelerometerControl.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/Accelerometer/AccelerometerControl.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704854415 "|AccelerometerControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATACOUNT\[1\] AccelerometerControl.vhd(152) " "Inferred latch for \"DATACOUNT\[1\]\" at AccelerometerControl.vhd(152)" {  } { { "AccelerometerControl.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/Accelerometer/AccelerometerControl.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704854415 "|AccelerometerControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATACOUNT\[2\] AccelerometerControl.vhd(152) " "Inferred latch for \"DATACOUNT\[2\]\" at AccelerometerControl.vhd(152)" {  } { { "AccelerometerControl.vhd" "" { Text "C:/Users/schillingdl/Documents/GitHub/DE10-CE2820-SoC/Accelerometer/AccelerometerControl.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704854415 "|AccelerometerControl"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554704855117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554704855633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554704855633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554704855773 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554704855773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554704855773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554704855773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554704855783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 01:27:35 2019 " "Processing ended: Mon Apr 08 01:27:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554704855783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554704855783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554704855783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554704855783 ""}
