

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16_1'
================================================================
* Date:           Sun Oct 27 20:25:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         7|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    597|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    143|
|Register         |        -|      -|     568|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     568|    740|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_258_p2         |     *    |      2|  0|  20|          16|          32|
    |tmp5_1_fu_266_p2       |     *    |      2|  0|  20|          16|          32|
    |tmp5_fu_262_p2         |     *    |      2|  0|  20|          16|          32|
    |next_mul3_fu_192_p2    |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_197_p2     |     +    |      0|  0|  39|          32|          32|
    |out_d_2_fu_207_p2      |     +    |      0|  0|  23|          16|           1|
    |out_h_1_fu_218_p2      |     +    |      0|  0|  23|          16|           1|
    |out_w_1_fu_275_p2      |     +    |      0|  0|  23|          16|           1|
    |tmp4_1_fu_252_p2       |     +    |      0|  0|  39|          32|           1|
    |tmp4_fu_246_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_102_0_1_fu_317_p2  |     +    |      0|  0|  39|          32|           1|
    |tmp_102_1_1_fu_348_p2  |     +    |      0|  0|  39|          32|           1|
    |tmp_80_fu_297_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_82_fu_307_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_95_1_fu_334_p2     |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_240_p2          |     +    |      0|  0|  39|          32|          32|
    |exitcond2_fu_270_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_213_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond4_fu_202_p2    |   icmp   |      0|  0|  13|          16|          16|
    |tmp_104_0_1_fu_328_p2  |   icmp   |      0|  0|  13|          16|          16|
    |tmp_104_1_1_fu_358_p2  |   icmp   |      0|  0|  13|          16|          16|
    |tmp_104_1_fu_342_p2    |   icmp   |      0|  0|  13|          16|          16|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      6|  0| 597|         512|         422|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Conv2D_0_array_address0  |  15|          3|   14|         42|
    |Conv2D_0_array_address1  |  15|          3|   14|         42|
    |MaxPooling2D_0_array_d0  |  15|          3|   16|         48|
    |ap_NS_fsm                |  53|         12|    1|         12|
    |out_d_reg_114            |   9|          2|   16|         32|
    |out_h_reg_149            |   9|          2|   16|         32|
    |out_w_reg_160            |   9|          2|   16|         32|
    |phi_mul2_reg_137         |   9|          2|   32|         64|
    |phi_mul_reg_125          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 143|         31|  157|        368|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |MaxPooling2D_0_array_1_reg_469  |  12|   0|   12|          0|
    |ap_CS_fsm                       |  11|   0|   11|          0|
    |next_mul3_reg_400               |  32|   0|   32|          0|
    |next_mul_reg_405                |  32|   0|   32|          0|
    |out_d_2_reg_413                 |  16|   0|   16|          0|
    |out_d_reg_114                   |  16|   0|   16|          0|
    |out_h_1_reg_421                 |  16|   0|   16|          0|
    |out_h_reg_149                   |  16|   0|   16|          0|
    |out_w_1_reg_459                 |  16|   0|   16|          0|
    |out_w_reg_160                   |  16|   0|   16|          0|
    |phi_mul2_reg_137                |  32|   0|   32|          0|
    |phi_mul_reg_125                 |  32|   0|   32|          0|
    |reg_171                         |  16|   0|   16|          0|
    |tmp3_reg_441                    |  32|   0|   32|          0|
    |tmp4_1_reg_436                  |  32|   0|   32|          0|
    |tmp4_reg_431                    |  32|   0|   32|          0|
    |tmp5_1_reg_451                  |  32|   0|   32|          0|
    |tmp5_reg_446                    |  32|   0|   32|          0|
    |tmp_104_0_1_reg_484             |   1|   0|    1|          0|
    |tmp_73_reg_384                  |  16|   0|   32|         16|
    |tmp_74_reg_390                  |  16|   0|   32|         16|
    |tmp_75_reg_395                  |  16|   0|   32|         16|
    |tmp_83_cast_reg_464             |  16|   0|   32|         16|
    |tmp_95_1_reg_488                |  32|   0|   32|          0|
    |tmp_reg_426                     |  32|   0|   32|          0|
    |tmp_s_reg_379                   |  16|   0|   32|         16|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 568|   0|  648|         80|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|ap_done                        | out |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | max_pooling2d_fix16.1 | return value |
|input_height                   |  in |   16|   ap_none  |      input_height     |    scalar    |
|input_width                    |  in |   16|   ap_none  |      input_width      |    scalar    |
|output_depth                   |  in |   16|   ap_none  |      output_depth     |    scalar    |
|output_height                  |  in |   16|   ap_none  |     output_height     |    scalar    |
|output_width                   |  in |   16|   ap_none  |      output_width     |    scalar    |
|Conv2D_0_array_address0        | out |   14|  ap_memory |     Conv2D_0_array    |     array    |
|Conv2D_0_array_ce0             | out |    1|  ap_memory |     Conv2D_0_array    |     array    |
|Conv2D_0_array_q0              |  in |   16|  ap_memory |     Conv2D_0_array    |     array    |
|Conv2D_0_array_address1        | out |   14|  ap_memory |     Conv2D_0_array    |     array    |
|Conv2D_0_array_ce1             | out |    1|  ap_memory |     Conv2D_0_array    |     array    |
|Conv2D_0_array_q1              |  in |   16|  ap_memory |     Conv2D_0_array    |     array    |
|MaxPooling2D_0_array_address0  | out |   12|  ap_memory |  MaxPooling2D_0_array |     array    |
|MaxPooling2D_0_array_ce0       | out |    1|  ap_memory |  MaxPooling2D_0_array |     array    |
|MaxPooling2D_0_array_we0       | out |    1|  ap_memory |  MaxPooling2D_0_array |     array    |
|MaxPooling2D_0_array_d0        | out |   16|  ap_memory |  MaxPooling2D_0_array |     array    |
|MaxPooling2D_0_array_q0        |  in |   16|  ap_memory |  MaxPooling2D_0_array |     array    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

