// Seed: 2015269691
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output reg id_1;
  initial id_1 = 1 < -1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output reg id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  inout wire id_1;
  always @(1) begin : LABEL_0
    id_2 <= -1'b0;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_0.id_1 = 0;
  logic id_6;
endmodule
