TimeQuest Timing Analyzer report for i2c_eeprom_test
Thu Mar 22 15:17:01 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; i2c_eeprom_test                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.1%      ;
;     Processors 3-4         ;   1.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 190.26 MHz ; 190.26 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -4.256 ; -703.354           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.434 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -407.464                         ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.256 ; timer[6]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.167      ;
; -4.256 ; timer[6]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.167      ;
; -4.256 ; timer[6]                                                                                                             ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.167      ;
; -4.256 ; timer[6]                                                                                                             ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.167      ;
; -4.256 ; timer[6]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.167      ;
; -4.256 ; timer[6]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.167      ;
; -4.247 ; timer[8]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.158      ;
; -4.247 ; timer[8]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.158      ;
; -4.247 ; timer[8]                                                                                                             ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.158      ;
; -4.247 ; timer[8]                                                                                                             ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.158      ;
; -4.247 ; timer[8]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.158      ;
; -4.247 ; timer[8]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.158      ;
; -4.130 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]  ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; clk          ; clk         ; 1.000        ; -0.080     ; 5.051      ;
; -4.128 ; timer[24]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.552      ;
; -4.128 ; timer[24]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.552      ;
; -4.128 ; timer[24]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.552      ;
; -4.128 ; timer[24]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.552      ;
; -4.128 ; timer[24]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.552      ;
; -4.128 ; timer[24]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.552      ;
; -4.091 ; timer[1]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.002      ;
; -4.091 ; timer[1]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.002      ;
; -4.091 ; timer[1]                                                                                                             ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.002      ;
; -4.091 ; timer[1]                                                                                                             ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.002      ;
; -4.091 ; timer[1]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.002      ;
; -4.091 ; timer[1]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 5.002      ;
; -4.074 ; timer[28]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.498      ;
; -4.074 ; timer[28]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.498      ;
; -4.074 ; timer[28]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.498      ;
; -4.074 ; timer[28]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.498      ;
; -4.074 ; timer[28]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.498      ;
; -4.074 ; timer[28]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.498      ;
; -4.070 ; timer[7]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.981      ;
; -4.070 ; timer[7]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.981      ;
; -4.070 ; timer[7]                                                                                                             ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.981      ;
; -4.070 ; timer[7]                                                                                                             ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.981      ;
; -4.070 ; timer[7]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.981      ;
; -4.070 ; timer[7]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.981      ;
; -4.069 ; timer[19]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.493      ;
; -4.069 ; timer[19]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.493      ;
; -4.069 ; timer[19]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.493      ;
; -4.069 ; timer[19]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.493      ;
; -4.069 ; timer[19]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.493      ;
; -4.069 ; timer[19]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.493      ;
; -4.038 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]  ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; clk          ; clk         ; 1.000        ; -0.080     ; 4.959      ;
; -4.034 ; timer[30]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.458      ;
; -4.034 ; timer[30]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.458      ;
; -4.034 ; timer[30]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.458      ;
; -4.034 ; timer[30]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.458      ;
; -4.034 ; timer[30]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.458      ;
; -4.034 ; timer[30]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.458      ;
; -3.998 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]  ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; clk          ; clk         ; 1.000        ; -0.079     ; 4.920      ;
; -3.992 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]  ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; clk          ; clk         ; 1.000        ; -0.080     ; 4.913      ;
; -3.981 ; timer[3]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.892      ;
; -3.981 ; timer[3]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.892      ;
; -3.981 ; timer[3]                                                                                                             ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.892      ;
; -3.981 ; timer[3]                                                                                                             ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.892      ;
; -3.981 ; timer[3]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.892      ;
; -3.981 ; timer[3]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.090     ; 4.892      ;
; -3.975 ; timer[6]                                                                                                             ; timer[2]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[1]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[3]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[5]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[4]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[7]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[6]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[8]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[9]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[12]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[10]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[11]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.975 ; timer[6]                                                                                                             ; timer[13]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.081     ; 4.895      ;
; -3.966 ; timer[8]                                                                                                             ; timer[2]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[1]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[3]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[5]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[4]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[7]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[6]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[8]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[9]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[12]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[10]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[11]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.966 ; timer[8]                                                                                                             ; timer[13]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.081     ; 4.886      ;
; -3.951 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; clk          ; clk         ; 1.000        ; -0.079     ; 4.873      ;
; -3.943 ; timer[23]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.367      ;
; -3.943 ; timer[23]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.367      ;
; -3.943 ; timer[23]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.367      ;
; -3.943 ; timer[23]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.367      ;
; -3.943 ; timer[23]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.367      ;
; -3.943 ; timer[23]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.577     ; 4.367      ;
; -3.941 ; timer[27]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.080     ; 4.862      ;
; -3.941 ; timer[27]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.080     ; 4.862      ;
; -3.941 ; timer[27]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.080     ; 4.862      ;
; -3.941 ; timer[27]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.080     ; 4.862      ;
; -3.941 ; timer[27]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.080     ; 4.862      ;
; -3.941 ; timer[27]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.080     ; 4.862      ;
; -3.937 ; timer[29]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.080     ; 4.858      ;
; -3.937 ; timer[29]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.080     ; 4.858      ;
; -3.937 ; timer[29]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.080     ; 4.858      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.434 ; ax_debounce:ax_debounce_m0|button_out                                                                               ; ax_debounce:ax_debounce_m0|button_out                                                                                  ; clk          ; clk         ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; state.S_READ                                                                                                        ; state.S_READ                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state.S_IDLE                                                                                                        ; state.S_IDLE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state.S_WAIT                                                                                                        ; state.S_WAIT                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_read_req                                                                                                        ; i2c_read_req                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                               ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                               ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                              ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|start                                                                              ; i2c_master_top:i2c_master_top_m0|start                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|write                                                                              ; i2c_master_top:i2c_master_top_m0|write                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                               ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|stop                                                                               ; i2c_master_top:i2c_master_top_m0|stop                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|read                                                                               ; i2c_master_top:i2c_master_top_m0|read                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                       ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_write_req                                                                                                       ; i2c_write_req                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; state.S_WRITE                                                                                                       ; state.S_WRITE                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer[0]                                                                                                            ; timer[0]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.758      ;
; 0.502 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.504 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.796      ;
; 0.508 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[4]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[6]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[0]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[0]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[0]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.805      ;
; 0.512 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.805      ;
; 0.512 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.804      ;
; 0.526 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                    ; i2c_master_top:i2c_master_top_m0|stop                                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                               ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; i2c_master_top:i2c_master_top_m0|state.S_WR_ACK                                                                     ; i2c_master_top:i2c_master_top_m0|state.S_WAIT                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.820      ;
; 0.534 ; state.S_WRITE                                                                                                       ; i2c_write_req                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.827      ;
; 0.536 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.536 ; i2c_write_req                                                                                                       ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.829      ;
; 0.538 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.830      ;
; 0.538 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|start                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.831      ;
; 0.543 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                               ; i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.835      ;
; 0.544 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.837      ;
; 0.544 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.836      ;
; 0.546 ; read_data[7]                                                                                                        ; read_data[7]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.839      ;
; 0.557 ; state.S_WAIT                                                                                                        ; state.S_WRITE                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.850      ;
; 0.562 ; read_data[7]                                                                                                        ; i2c_write_data[7]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.855      ;
; 0.570 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                       ; i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.863      ;
; 0.621 ; timer[22]                                                                                                           ; timer[23]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.577      ; 1.410      ;
; 0.626 ; timer[13]                                                                                                           ; timer[14]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.578      ; 1.416      ;
; 0.629 ; timer[17]                                                                                                           ; timer[18]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.577      ; 1.418      ;
; 0.629 ; timer[27]                                                                                                           ; timer[28]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.577      ; 1.418      ;
; 0.629 ; timer[29]                                                                                                           ; timer[30]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.577      ; 1.418      ;
; 0.630 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; clk          ; clk         ; 0.000        ; 0.080      ; 0.922      ;
; 0.630 ; ax_debounce:ax_debounce_m0|button_out_d0                                                                            ; ax_debounce:ax_debounce_m0|button_negedge                                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.922      ;
; 0.635 ; timer[13]                                                                                                           ; timer[15]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.578      ; 1.425      ;
; 0.638 ; timer[29]                                                                                                           ; timer[31]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.577      ; 1.427      ;
; 0.638 ; timer[17]                                                                                                           ; timer[19]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.577      ; 1.427      ;
; 0.648 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.941      ;
; 0.648 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.941      ;
; 0.649 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.942      ;
; 0.650 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[5]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.943      ;
; 0.651 ; i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.943      ;
; 0.667 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[7]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[7]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                       ; i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.960      ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 207.56 MHz ; 207.56 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.818 ; -635.821          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -407.464                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.818 ; timer[6]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.737      ;
; -3.818 ; timer[6]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.737      ;
; -3.818 ; timer[6]                                                                                                             ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.737      ;
; -3.818 ; timer[6]                                                                                                             ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.737      ;
; -3.818 ; timer[6]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.737      ;
; -3.818 ; timer[6]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.737      ;
; -3.815 ; timer[8]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.734      ;
; -3.815 ; timer[8]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.734      ;
; -3.815 ; timer[8]                                                                                                             ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.734      ;
; -3.815 ; timer[8]                                                                                                             ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.734      ;
; -3.815 ; timer[8]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.734      ;
; -3.815 ; timer[8]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.734      ;
; -3.793 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]  ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; clk          ; clk         ; 1.000        ; -0.072     ; 4.723      ;
; -3.770 ; timer[1]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.689      ;
; -3.770 ; timer[1]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.689      ;
; -3.770 ; timer[1]                                                                                                             ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.689      ;
; -3.770 ; timer[1]                                                                                                             ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.689      ;
; -3.770 ; timer[1]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.689      ;
; -3.770 ; timer[1]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.689      ;
; -3.741 ; timer[24]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.200      ;
; -3.741 ; timer[24]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.200      ;
; -3.741 ; timer[24]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.200      ;
; -3.741 ; timer[24]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.200      ;
; -3.741 ; timer[24]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.200      ;
; -3.741 ; timer[24]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.200      ;
; -3.735 ; timer[28]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.194      ;
; -3.735 ; timer[28]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.194      ;
; -3.735 ; timer[28]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.194      ;
; -3.735 ; timer[28]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.194      ;
; -3.735 ; timer[28]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.194      ;
; -3.735 ; timer[28]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.194      ;
; -3.678 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]  ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; clk          ; clk         ; 1.000        ; -0.072     ; 4.608      ;
; -3.677 ; timer[19]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.136      ;
; -3.677 ; timer[19]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.136      ;
; -3.677 ; timer[19]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.136      ;
; -3.677 ; timer[19]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.136      ;
; -3.677 ; timer[19]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.136      ;
; -3.677 ; timer[19]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.136      ;
; -3.662 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]  ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; clk          ; clk         ; 1.000        ; -0.072     ; 4.592      ;
; -3.652 ; timer[7]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.571      ;
; -3.652 ; timer[7]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.571      ;
; -3.652 ; timer[7]                                                                                                             ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.571      ;
; -3.652 ; timer[7]                                                                                                             ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.571      ;
; -3.652 ; timer[7]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.571      ;
; -3.652 ; timer[7]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.571      ;
; -3.646 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; clk          ; clk         ; 1.000        ; -0.071     ; 4.577      ;
; -3.639 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]  ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen ; clk          ; clk         ; 1.000        ; -0.071     ; 4.570      ;
; -3.636 ; timer[30]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.095      ;
; -3.636 ; timer[30]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.095      ;
; -3.636 ; timer[30]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.095      ;
; -3.636 ; timer[30]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.095      ;
; -3.636 ; timer[30]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.095      ;
; -3.636 ; timer[30]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.095      ;
; -3.627 ; timer[29]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.557      ;
; -3.627 ; timer[29]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.557      ;
; -3.627 ; timer[29]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.557      ;
; -3.627 ; timer[29]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.557      ;
; -3.627 ; timer[29]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.557      ;
; -3.627 ; timer[29]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.557      ;
; -3.598 ; timer[6]                                                                                                             ; timer[2]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[1]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[3]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[5]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[4]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[7]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[6]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[8]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[9]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[12]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[10]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[11]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[6]                                                                                                             ; timer[13]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[2]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[1]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[3]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[5]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[4]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[7]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[6]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[8]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[9]                                                                                                         ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[12]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[10]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[11]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.598 ; timer[8]                                                                                                             ; timer[13]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.073     ; 4.527      ;
; -3.597 ; timer[27]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.527      ;
; -3.597 ; timer[27]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.527      ;
; -3.597 ; timer[27]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.527      ;
; -3.597 ; timer[27]                                                                                                            ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.527      ;
; -3.597 ; timer[27]                                                                                                            ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.527      ;
; -3.597 ; timer[27]                                                                                                            ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.072     ; 4.527      ;
; -3.569 ; timer[3]                                                                                                             ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.488      ;
; -3.569 ; timer[3]                                                                                                             ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.488      ;
; -3.569 ; timer[3]                                                                                                             ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.488      ;
; -3.569 ; timer[3]                                                                                                             ; timer[26]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.488      ;
; -3.569 ; timer[3]                                                                                                             ; timer[27]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.488      ;
; -3.569 ; timer[3]                                                                                                             ; timer[29]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.083     ; 4.488      ;
; -3.560 ; timer[23]                                                                                                            ; timer[17]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.019      ;
; -3.560 ; timer[23]                                                                                                            ; timer[22]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.019      ;
; -3.560 ; timer[23]                                                                                                            ; timer[25]                                                                                                        ; clk          ; clk         ; 1.000        ; -0.543     ; 4.019      ;
+--------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; ax_debounce:ax_debounce_m0|button_out                                                                               ; ax_debounce:ax_debounce_m0|button_out                                                                                  ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                               ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                               ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                              ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|start                                                                              ; i2c_master_top:i2c_master_top_m0|start                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|write                                                                              ; i2c_master_top:i2c_master_top_m0|write                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                               ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|stop                                                                               ; i2c_master_top:i2c_master_top_m0|stop                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|read                                                                               ; i2c_master_top:i2c_master_top_m0|read                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state.S_READ                                                                                                        ; state.S_READ                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state.S_IDLE                                                                                                        ; state.S_IDLE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state.S_WAIT                                                                                                        ; state.S_WAIT                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_read_req                                                                                                        ; i2c_read_req                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                       ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_write_req                                                                                                       ; i2c_write_req                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; state.S_WRITE                                                                                                       ; state.S_WRITE                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; timer[0]                                                                                                            ; timer[0]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.470 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.740      ;
; 0.476 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[4]                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[6]                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[0]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[0]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[0]                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.747      ;
; 0.491 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                    ; i2c_master_top:i2c_master_top_m0|stop                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                               ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; state.S_WRITE                                                                                                       ; i2c_write_req                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.761      ;
; 0.498 ; i2c_master_top:i2c_master_top_m0|state.S_WR_ACK                                                                     ; i2c_master_top:i2c_master_top_m0|state.S_WAIT                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.765      ;
; 0.500 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.768      ;
; 0.501 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.768      ;
; 0.501 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|start                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.769      ;
; 0.502 ; i2c_write_req                                                                                                       ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.769      ;
; 0.509 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.776      ;
; 0.509 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.776      ;
; 0.510 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                               ; i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.777      ;
; 0.515 ; read_data[7]                                                                                                        ; read_data[7]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.782      ;
; 0.521 ; state.S_WAIT                                                                                                        ; state.S_WRITE                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.788      ;
; 0.536 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                       ; i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.804      ;
; 0.536 ; read_data[7]                                                                                                        ; i2c_write_data[7]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.803      ;
; 0.555 ; timer[13]                                                                                                           ; timer[14]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.543      ; 1.293      ;
; 0.556 ; timer[29]                                                                                                           ; timer[30]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.543      ; 1.294      ;
; 0.557 ; timer[17]                                                                                                           ; timer[18]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.543      ; 1.295      ;
; 0.557 ; timer[22]                                                                                                           ; timer[23]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.543      ; 1.295      ;
; 0.557 ; timer[27]                                                                                                           ; timer[28]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.543      ; 1.295      ;
; 0.570 ; timer[13]                                                                                                           ; timer[15]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.543      ; 1.308      ;
; 0.571 ; timer[29]                                                                                                           ; timer[31]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.543      ; 1.309      ;
; 0.573 ; timer[17]                                                                                                           ; timer[19]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.543      ; 1.311      ;
; 0.584 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; clk          ; clk         ; 0.000        ; 0.072      ; 0.851      ;
; 0.584 ; ax_debounce:ax_debounce_m0|button_out_d0                                                                            ; ax_debounce:ax_debounce_m0|button_negedge                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.851      ;
; 0.605 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.872      ;
; 0.606 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.873      ;
; 0.607 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.874      ;
; 0.608 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[5]                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.875      ;
; 0.609 ; i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.876      ;
; 0.619 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                       ; i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.887      ;
; 0.621 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[7]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[7]                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.888      ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.235 ; -158.969          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.178 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -356.236                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                    ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+
; -1.235 ; timer[6]  ; timer[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.180      ;
; -1.235 ; timer[6]  ; timer[22] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.180      ;
; -1.235 ; timer[6]  ; timer[25] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.180      ;
; -1.235 ; timer[6]  ; timer[26] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.180      ;
; -1.235 ; timer[6]  ; timer[27] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.180      ;
; -1.235 ; timer[6]  ; timer[29] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.180      ;
; -1.231 ; timer[8]  ; timer[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.176      ;
; -1.231 ; timer[8]  ; timer[22] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.176      ;
; -1.231 ; timer[8]  ; timer[25] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.176      ;
; -1.231 ; timer[8]  ; timer[26] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.176      ;
; -1.231 ; timer[8]  ; timer[27] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.176      ;
; -1.231 ; timer[8]  ; timer[29] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.176      ;
; -1.204 ; timer[24] ; timer[17] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.954      ;
; -1.204 ; timer[24] ; timer[22] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.954      ;
; -1.204 ; timer[24] ; timer[25] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.954      ;
; -1.204 ; timer[24] ; timer[26] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.954      ;
; -1.204 ; timer[24] ; timer[27] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.954      ;
; -1.204 ; timer[24] ; timer[29] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.954      ;
; -1.175 ; timer[1]  ; timer[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.120      ;
; -1.175 ; timer[1]  ; timer[22] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.120      ;
; -1.175 ; timer[1]  ; timer[25] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.120      ;
; -1.175 ; timer[1]  ; timer[26] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.120      ;
; -1.175 ; timer[1]  ; timer[27] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.120      ;
; -1.175 ; timer[1]  ; timer[29] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.120      ;
; -1.172 ; timer[28] ; timer[17] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.922      ;
; -1.172 ; timer[28] ; timer[22] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.922      ;
; -1.172 ; timer[28] ; timer[25] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.922      ;
; -1.172 ; timer[28] ; timer[26] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.922      ;
; -1.172 ; timer[28] ; timer[27] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.922      ;
; -1.172 ; timer[28] ; timer[29] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.922      ;
; -1.159 ; timer[19] ; timer[17] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.909      ;
; -1.159 ; timer[19] ; timer[22] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.909      ;
; -1.159 ; timer[19] ; timer[25] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.909      ;
; -1.159 ; timer[19] ; timer[26] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.909      ;
; -1.159 ; timer[19] ; timer[27] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.909      ;
; -1.159 ; timer[19] ; timer[29] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.909      ;
; -1.158 ; timer[30] ; timer[17] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.908      ;
; -1.158 ; timer[30] ; timer[22] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.908      ;
; -1.158 ; timer[30] ; timer[25] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.908      ;
; -1.158 ; timer[30] ; timer[26] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.908      ;
; -1.158 ; timer[30] ; timer[27] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.908      ;
; -1.158 ; timer[30] ; timer[29] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.908      ;
; -1.150 ; timer[7]  ; timer[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.095      ;
; -1.150 ; timer[7]  ; timer[22] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.095      ;
; -1.150 ; timer[7]  ; timer[25] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.095      ;
; -1.150 ; timer[7]  ; timer[26] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.095      ;
; -1.150 ; timer[7]  ; timer[27] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.095      ;
; -1.150 ; timer[7]  ; timer[29] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.095      ;
; -1.133 ; timer[29] ; timer[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.084      ;
; -1.133 ; timer[29] ; timer[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.084      ;
; -1.133 ; timer[29] ; timer[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.084      ;
; -1.133 ; timer[29] ; timer[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.084      ;
; -1.133 ; timer[29] ; timer[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.084      ;
; -1.133 ; timer[29] ; timer[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.084      ;
; -1.132 ; timer[23] ; timer[17] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.882      ;
; -1.132 ; timer[23] ; timer[22] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.882      ;
; -1.132 ; timer[23] ; timer[25] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.882      ;
; -1.132 ; timer[23] ; timer[26] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.882      ;
; -1.132 ; timer[23] ; timer[27] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.882      ;
; -1.132 ; timer[23] ; timer[29] ; clk          ; clk         ; 1.000        ; -0.237     ; 1.882      ;
; -1.127 ; timer[27] ; timer[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.078      ;
; -1.127 ; timer[27] ; timer[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.078      ;
; -1.127 ; timer[27] ; timer[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.078      ;
; -1.127 ; timer[27] ; timer[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.078      ;
; -1.127 ; timer[27] ; timer[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.078      ;
; -1.127 ; timer[27] ; timer[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.078      ;
; -1.126 ; timer[3]  ; timer[17] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.071      ;
; -1.126 ; timer[3]  ; timer[22] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.071      ;
; -1.126 ; timer[3]  ; timer[25] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.071      ;
; -1.126 ; timer[3]  ; timer[26] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.071      ;
; -1.126 ; timer[3]  ; timer[27] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.071      ;
; -1.126 ; timer[3]  ; timer[29] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.071      ;
; -1.122 ; timer[6]  ; timer[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[3]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[5]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[6]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[12] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.122 ; timer[6]  ; timer[13] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.073      ;
; -1.119 ; timer[17] ; timer[17] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.070      ;
; -1.119 ; timer[17] ; timer[22] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.070      ;
; -1.119 ; timer[17] ; timer[25] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.070      ;
; -1.119 ; timer[17] ; timer[26] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.070      ;
; -1.119 ; timer[17] ; timer[27] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.070      ;
; -1.119 ; timer[17] ; timer[29] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.070      ;
; -1.118 ; timer[8]  ; timer[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.069      ;
; -1.118 ; timer[8]  ; timer[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.069      ;
; -1.118 ; timer[8]  ; timer[3]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.069      ;
; -1.118 ; timer[8]  ; timer[5]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.069      ;
; -1.118 ; timer[8]  ; timer[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.069      ;
; -1.118 ; timer[8]  ; timer[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.069      ;
; -1.118 ; timer[8]  ; timer[6]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.069      ;
; -1.118 ; timer[8]  ; timer[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.069      ;
; -1.118 ; timer[8]  ; timer[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.069      ;
+--------+-----------+-----------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; ax_debounce:ax_debounce_m0|button_out                                                                               ; ax_debounce:ax_debounce_m0|button_out                                                                                  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[2]                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[3]                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                               ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR0                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c_master_top_m0|start                                                                              ; i2c_master_top:i2c_master_top_m0|start                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c_master_top_m0|write                                                                              ; i2c_master_top:i2c_master_top_m0|write                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                               ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c_master_top_m0|stop                                                                               ; i2c_master_top:i2c_master_top_m0|stop                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c_master_top_m0|read                                                                               ; i2c_master_top:i2c_master_top_m0|read                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer[0]                                                                                                            ; timer[0]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; state.S_READ                                                                                                        ; state.S_READ                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.S_IDLE                                                                                                        ; state.S_IDLE                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.S_WAIT                                                                                                        ; state.S_WAIT                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_read_req                                                                                                        ; i2c_read_req                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                               ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                              ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                       ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_write_req                                                                                                       ; i2c_write_req                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; state.S_WRITE                                                                                                       ; state.S_WRITE                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop   ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]     ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                    ; seg_scan:seg_scan_m0|scan_sel[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[7]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[4]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[3]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[6]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[0]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[1]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[0]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[0]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]    ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.204 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                               ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                    ; i2c_master_top:i2c_master_top_m0|stop                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.207 ; i2c_master_top:i2c_master_top_m0|state.S_WR_ACK                                                                     ; i2c_master_top:i2c_master_top_m0|state.S_WAIT                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.331      ;
; 0.211 ; i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|start                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                    ; i2c_master_top:i2c_master_top_m0|state.S_RD_STOP                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; i2c_write_req                                                                                                       ; i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                               ; i2c_master_top:i2c_master_top_m0|state.S_RD_DATA                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7] ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.336      ;
; 0.218 ; state.S_WRITE                                                                                                       ; i2c_write_req                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.338      ;
; 0.221 ; state.S_WAIT                                                                                                        ; state.S_WRITE                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.341      ;
; 0.228 ; read_data[7]                                                                                                        ; read_data[7]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.348      ;
; 0.229 ; read_data[7]                                                                                                        ; i2c_write_data[7]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.349      ;
; 0.230 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                       ; i2c_master_top:i2c_master_top_m0|state.S_RD_ACK                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.351      ;
; 0.253 ; timer[22]                                                                                                           ; timer[23]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.237      ; 0.574      ;
; 0.255 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA       ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; clk          ; clk         ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; ax_debounce:ax_debounce_m0|button_out_d0                                                                            ; ax_debounce:ax_debounce_m0|button_negedge                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                         ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[2]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[5]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; i2c_master_top:i2c_master_top_m0|state.S_RD_REG_ADDR                                                                ; i2c_master_top:i2c_master_top_m0|state.S_RD_DEV_ADDR1                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.379      ;
; 0.263 ; timer[17]                                                                                                           ; timer[18]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.237      ; 0.584      ;
; 0.263 ; timer[27]                                                                                                           ; timer[28]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.237      ; 0.584      ;
; 0.263 ; timer[29]                                                                                                           ; timer[30]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.237      ; 0.584      ;
; 0.264 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[7]                                         ; i2c_master_top:i2c_master_top_m0|i2c_read_data[7]                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; i2c_write_data[1]                                                                                                   ; i2c_master_top:i2c_master_top_m0|txr[1]                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; timer[13]                                                                                                           ; timer[14]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.235      ; 0.583      ;
; 0.264 ; i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out                                       ; i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; i2c_write_data[3]                                                                                                   ; i2c_master_top:i2c_master_top_m0|txr[3]                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; timer[29]                                                                                                           ; timer[31]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.237      ; 0.587      ;
+-------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.256   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -4.256   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -703.354 ; 0.0   ; 0.0      ; 0.0     ; -407.464            ;
;  clk             ; -703.354 ; 0.000 ; N/A      ; N/A     ; -407.464            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i2c_sda                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c_scl                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; seg_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; seg_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; seg_sel[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; seg_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 6558     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 6558     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 272   ; 272  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i2c_scl    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sda    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; i2c_scl     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sda     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i2c_scl    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sda    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; i2c_scl     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sda     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Mar 22 15:16:56 2018
Info: Command: quartus_sta i2c_eeprom_test -c i2c_eeprom_test
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'i2c_eeprom_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.256            -703.354 clk 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -407.464 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.818            -635.821 clk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -407.464 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.235            -158.969 clk 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -356.236 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 641 megabytes
    Info: Processing ended: Thu Mar 22 15:17:01 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


