{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456848953367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456848953378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 18:15:52 2016 " "Processing started: Tue Mar 01 18:15:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456848953378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456848953378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LOGIC2 -c LOGIC2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LOGIC2 -c LOGIC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456848953379 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1456848954170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic-Behavioral " "Found design unit 1: Logic-Behavioral" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/Logic.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848955917 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/Logic.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848955917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456848955917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2Main-Behavioral " "Found design unit 1: PS2Main-Behavioral" {  } { { "PS2Main.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/PS2Main.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848955924 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2Main " "Found entity 1: PS2Main" {  } { { "PS2Main.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/PS2Main.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848955924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456848955924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff_srss-d_ff_srss " "Found design unit 1: d_ff_srss-d_ff_srss" {  } { { "flipflop.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/flipflop.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848955930 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff_srss " "Found entity 1: d_ff_srss" {  } { { "flipflop.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/flipflop.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456848955930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456848955930 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "Logic work logic2.vhd(37) " "VHDL Primary Unit Declaration error at logic2.vhd(37): primary unit \"Logic\" already exists in library \"work\"" {  } { { "logic2.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/logic2.vhd" 37 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456848956092 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Logic Logic.vhd(37) " "HDL error at Logic.vhd(37): see declaration for object \"Logic\"" {  } { { "Logic.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/IO_Logic/Logic.vhd" 37 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456848956093 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456848956335 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 01 18:15:56 2016 " "Processing ended: Tue Mar 01 18:15:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456848956335 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456848956335 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456848956335 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456848956335 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456848957126 ""}
