[["New architectures for a new biology.", ["Doug E. Shaw"], "https://doi.org/10.1109/HPCA.2006.1598107", 0], ["BulletProof: a defect-tolerant CMP switch architecture.", ["Kypros Constantinides", "Stephen Plaza", "Jason A. Blome", "Bin Zhang", "Valeria Bertacco", "Scott A. Mahlke", "Todd M. Austin", "Michael Orshansky"], "https://doi.org/10.1109/HPCA.2006.1598108", 12], ["CMP design space exploration subject to physical constraints.", ["Yingmin Li", "Benjamin C. Lee", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2006.1598109", 12], ["Exploiting parallelism and structure to accelerate the simulation of chip multi-processors.", ["David A. Penry", "Daniel Fay", "David Hodgdon", "Ryan Wells", "Graham Schelle", "David I. August", "Dan Connors"], "https://doi.org/10.1109/HPCA.2006.1598110", 12], ["An approach for implementing efficient superscalar CISC processors.", ["Shiliang Hu", "Ilhyun Kim", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/HPCA.2006.1598111", 12], ["A decoupled KILO-instruction processor.", ["Miquel Pericas", "Adrian Cristal", "Ruben Gonzalez", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/HPCA.2006.1598112", 12], ["Store vectors for scalable memory dependence prediction and scheduling.", ["Samantika Subramaniam", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2006.1598113", 12], ["Dynamic power-performance adaptation of parallel computation on chip multiprocessors.", ["Jian Li", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2006.1598114", 11], ["Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads.", ["Aamer Jaleel", "Matthew Mattina", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2006.1598115", 11], ["Construction and use of linear regression models for processor performance analysis.", ["P. J. Joseph", "Kapil Vaswani", "Matthew J. Thazhuthaveetil"], "https://doi.org/10.1109/HPCA.2006.1598116", 10], ["Chip-multiprocessing and beyond.", ["Per Stenstrom"], "https://doi.org/10.1109/HPCA.2006.1598117", 0], ["Probabilistic counter updates for predictor hysteresis and stratification.", ["Nicholas Riley", "Craig B. Zilles"], "https://doi.org/10.1109/HPCA.2006.1598118", 11], ["Phase characterization for power: evaluating control-flow-based and event-counter-based techniques.", ["Canturk Isci", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2006.1598119", 12], ["DMA-aware memory energy management.", ["Vivek Pandey", "Weihang Jiang", "Yuanyuan Zhou", "Ricardo Bianchini"], "https://doi.org/10.1109/HPCA.2006.1598120", 12], ["Increasing the cache efficiency by eliminating noise.", ["Prateek Pujara", "Aneesh Aggarwal"], "https://doi.org/10.1109/HPCA.2006.1598121", 10], ["Retention-aware placement in DRAM (RAPID): software methods for quasi-non-volatile DRAM.", ["Ravi K. Venkatesan", "Stephen Herr", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2006.1598122", 11], ["Completely verifying memory consistency of test program executions.", ["Chaiyasit Manovit", "Sudheendra Hangal"], "https://doi.org/10.1109/HPCA.2006.1598123", 10], ["Understanding the performance-temperature interactions in disk I/O of server workloads.", ["Youngjae Kim", "Sudhanva Gurumurthi", "Anand Sivasubramaniam"], "https://doi.org/10.1109/HPCA.2006.1598124", 11], ["High performance file I/O for the Blue Gene/L supercomputer.", ["Hao Yu", "Ramendra K. Sahoo", "C. Howson", "George Almasi", "Jose G. Castanos", "Manish Gupta", "Jose E. Moreira", "Jeffrey J. Parker", "Thomas Engelsiepen", "Robert B. Ross", "Rajeev Thakur", "Robert Latham", "William D. Gropp"], "https://doi.org/10.1109/HPCA.2006.1598125", 10], ["Industrial Perspectives: Platform Design Challenges with Many cores.", ["Raj Yavatkar"], "https://doi.org/10.1109/HPCA.2006.1598126", 1], ["Industrial Perspectives: System IO Network Evolution - Closing Requirement Gaps.", ["Renato Recio"], "https://doi.org/10.1109/HPCA.2006.1598127", 1], ["Industrial Perspectives: The Next Roadblocks in SOC Evolution: On-Chip Storage Capacity and Off-Chip Bandwidth.", ["Philip G. Emma"], "https://doi.org/10.1109/HPCA.2006.1598128", 1], ["ReViveI/O: efficient handling of I/O in highly-available rollback-recovery servers.", ["Jun Nakano", "Pablo Montesinos", "Kourosh Gharachorloo", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2006.1598129", 12], ["Reducing resource redundancy for concurrent error detection techniques in high performance microprocessors.", ["Sumeet Kumar", "Aneesh Aggarwal"], "https://doi.org/10.1109/HPCA.2006.1598130", 10], ["InfoShield: a security architecture for protecting information usage in memory.", ["Weidong Shi", "Joshua B. Fryman", "Guofei Gu", "Hsien-Hsin S. Lee", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1109/HPCA.2006.1598131", 10], ["CORD: cost-effective (and nearly overhead-free) order-recording and data race detection.", ["Milos Prvulovic"], "https://doi.org/10.1109/HPCA.2006.1598132", 12], ["Software-hardware cooperative memory disambiguation.", ["Ruke Huang", "Alok Garg", "Michael C. Huang"], "https://doi.org/10.1109/HPCA.2006.1598133", 10], ["LogTM: log-based transactional memory.", ["Kevin E. Moore", "Jayaram Bobba", "Michelle J. Moravan", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/HPCA.2006.1598134", 12], ["The common case transactional behavior of multithreaded programs.", ["JaeWoong Chung", "Hassan Chafi", "Chi Cao Minh", "Austen McDonald", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/HPCA.2006.1598135", 12], ["Speculative synchronization and thread management for fine granularity threads.", ["Alex Gontmakher", "Avi Mendelson", "Assaf Schuster", "Gregory Shklover"], "https://doi.org/10.1109/HPCA.2006.1598136", 10], ["Efficient instruction schedulers for SMT processors.", ["Joseph J. Sharkey", "Dmitry V. Ponomarev"], "https://doi.org/10.1109/HPCA.2006.1598137", 11]]