{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701551394712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701551394712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 02:39:54 2023 " "Processing started: Sun Dec 03 02:39:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701551394712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701551394712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reservation_Station -c Reservation_Station " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reservation_Station -c Reservation_Station" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701551394712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701551395035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701551395035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_regs.vhdl 27 13 " "Found 27 design units, including 13 entities, in source file rs_regs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS_gates " "Found design unit 1: RS_gates" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BIT1_REG-behav " "Found design unit 2: BIT1_REG-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 231 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ISSUED-behav " "Found design unit 3: ISSUED-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OPCODE-behav " "Found design unit 4: OPCODE-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 293 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 PC-behav " "Found design unit 5: PC-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 331 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OPR1-behav " "Found design unit 6: OPR1-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 387 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 V1-behav " "Found design unit 7: V1-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 OPR2-behav " "Found design unit 8: OPR2-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 485 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 V2-behav " "Found design unit 9: V2-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 534 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 IMM9-behav " "Found design unit 10: IMM9-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 563 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 CZ-behav " "Found design unit 11: CZ-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 617 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 VCZ-behav " "Found design unit 12: VCZ-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 664 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 COND-behav " "Found design unit 13: COND-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 693 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 READY-behav " "Found design unit 14: READY-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 727 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIT1_REG " "Found entity 1: BIT1_REG" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "2 ISSUED " "Found entity 2: ISSUED" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "3 OPCODE " "Found entity 3: OPCODE" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "4 PC " "Found entity 4: PC" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "5 OPR1 " "Found entity 5: OPR1" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "6 V1 " "Found entity 6: V1" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "7 OPR2 " "Found entity 7: OPR2" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 454 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "8 V2 " "Found entity 8: V2" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "9 IMM9 " "Found entity 9: IMM9" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "10 CZ " "Found entity 10: CZ" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 589 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "11 VCZ " "Found entity 11: VCZ" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "12 COND " "Found entity 12: COND" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""} { "Info" "ISGN_ENTITY_NAME" "13 READY " "Found entity 13: READY" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701551401419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401421 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701551401421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401423 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701551401423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701551401423 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "i RS_regs.vhdl(564) " "VHDL error at RS_regs.vhdl(564): object \"i\" is used but not declared" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/EE739-Superscalar/Superscalar/Reservation_Station/RS_regs.vhdl" 564 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1701551401425 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701551401504 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 03 02:40:01 2023 " "Processing ended: Sun Dec 03 02:40:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701551401504 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701551401504 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701551401504 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701551401504 ""}
