# compile vhdl design source files
vhdl xil_defaultlib  "../../../SingleCycleControlUnit.srcs/sources_1/new/Control.vhd"
vhdl xil_defaultlib  "../../../SingleCycleControlUnit.srcs/sim_1/new/Control_tb.vhd"

# Do not sort compile order
nosort
