<inh f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='380' c='llvm::ScheduleDAGMILive'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='429' ll='505'/>
<size>4568</size>
<mbr r='llvm::SIScheduleDAGMI::SITII' o='34816' t='const llvm::SIInstrInfo *'/>
<mbr r='llvm::SIScheduleDAGMI::SITRI' o='34880' t='const llvm::SIRegisterInfo *'/>
<mbr r='llvm::SIScheduleDAGMI::SUnitsLinksBackup' o='34944' t='std::vector&lt;SUnit&gt;'/>
<mbr r='llvm::SIScheduleDAGMI::ScheduledSUnits' o='35136' t='std::vector&lt;unsigned int&gt;'/>
<mbr r='llvm::SIScheduleDAGMI::ScheduledSUnitsInv' o='35328' t='std::vector&lt;unsigned int&gt;'/>
<mbr r='llvm::SIScheduleDAGMI::VGPRSetID' o='35520' t='unsigned int'/>
<mbr r='llvm::SIScheduleDAGMI::SGPRSetID' o='35552' t='unsigned int'/>
<fun r='_ZN4llvm15SIScheduleDAGMIC1EPNS_19MachineSchedContextE'/>
<fun r='_ZN4llvm15SIScheduleDAGMID1Ev'/>
<fun r='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI13initRPTrackerERNS_18RegPressureTrackerE'/>
<fun r='_ZN4llvm15SIScheduleDAGMI5getBBEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI13getCurrentTopEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI16getCurrentBottomEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI6getLISEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI6getMRIEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI6getTRIEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI7GetTopoEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI10getEntrySUEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI9getExitSUEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI18restoreSULinksLeftEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_'/>
<fun r='_ZN4llvm15SIScheduleDAGMI9getInRegsEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI10getOutRegsEv'/>
<fun r='_ZNK4llvm15SIScheduleDAGMI12getVGPRSetIDEv'/>
<fun r='_ZNK4llvm15SIScheduleDAGMI12getSGPRSetIDEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI15topologicalSortEv'/>
<fun r='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<mbr r='llvm::SIScheduleDAGMI::IsLowLatencySU' o='35584' t='std::vector&lt;unsigned int&gt;'/>
<mbr r='llvm::SIScheduleDAGMI::LowLatencyOffset' o='35776' t='std::vector&lt;unsigned int&gt;'/>
<mbr r='llvm::SIScheduleDAGMI::IsHighLatencySU' o='35968' t='std::vector&lt;unsigned int&gt;'/>
<mbr r='llvm::SIScheduleDAGMI::TopDownIndex2SU' o='36160' t='std::vector&lt;int&gt;'/>
<mbr r='llvm::SIScheduleDAGMI::BottomUpIndex2SU' o='36352' t='std::vector&lt;int&gt;'/>
