{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614311156385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614311156389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 11:45:56 2021 " "Processing started: Fri Feb 26 11:45:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614311156389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614311156389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPEN391_Project -c CPEN391_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPEN391_Project -c CPEN391_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614311156389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1614311165734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_uart_tx_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_uart_tx_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_Tx_8bit-a " "Found design unit 1: gh_uart_Tx_8bit-a" {  } { { "gh_uart_Tx_8bit.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_Tx_8bit.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172686 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_Tx_8bit " "Found entity 1: gh_uart_Tx_8bit" {  } { { "gh_uart_Tx_8bit.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_Tx_8bit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_uart_rx_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_uart_rx_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_Rx_8bit-a " "Found design unit 1: gh_uart_Rx_8bit-a" {  } { { "gh_uart_Rx_8bit.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_Rx_8bit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172688 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_Rx_8bit " "Found entity 1: gh_uart_Rx_8bit" {  } { { "gh_uart_Rx_8bit.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_Rx_8bit.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_uart_16550_wb_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_uart_16550_wb_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_16550_wb_wrapper-a " "Found design unit 1: gh_uart_16550_wb_wrapper-a" {  } { { "gh_uart_16550_wb_wrapper.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550_wb_wrapper.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172689 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_16550_wb_wrapper " "Found entity 1: gh_uart_16550_wb_wrapper" {  } { { "gh_uart_16550_wb_wrapper.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550_wb_wrapper.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_uart_16550_amba_apb_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_uart_16550_amba_apb_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_16550_AMBA_APB_wrapper-a " "Found design unit 1: gh_uart_16550_AMBA_APB_wrapper-a" {  } { { "gh_uart_16550_amba_apb_wrapper.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550_amba_apb_wrapper.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172691 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_16550_AMBA_APB_wrapper " "Found entity 1: gh_uart_16550_AMBA_APB_wrapper" {  } { { "gh_uart_16550_amba_apb_wrapper.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550_amba_apb_wrapper.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_uart_16550.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_uart_16550.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_uart_16550-a " "Found design unit 1: gh_uart_16550-a" {  } { { "gh_uart_16550.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172693 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_uart_16550 " "Found entity 1: gh_uart_16550" {  } { { "gh_uart_16550.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_shift_reg_se_sl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_shift_reg_se_sl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_shift_reg_se_sl-a " "Found design unit 1: gh_shift_reg_se_sl-a" {  } { { "gh_shift_reg_se_sl.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_shift_reg_se_sl.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172695 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_shift_reg_se_sl " "Found entity 1: gh_shift_reg_se_sl" {  } { { "gh_shift_reg_se_sl.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_shift_reg_se_sl.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_shift_reg_pl_sl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_shift_reg_pl_sl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_shift_reg_PL_sl-a " "Found design unit 1: gh_shift_reg_PL_sl-a" {  } { { "gh_shift_reg_PL_sl.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_shift_reg_PL_sl.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172697 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_shift_reg_PL_sl " "Found entity 1: gh_shift_reg_PL_sl" {  } { { "gh_shift_reg_PL_sl.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_shift_reg_PL_sl.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_register_ce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_register_ce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_register_ce-a " "Found design unit 1: gh_register_ce-a" {  } { { "gh_register_ce.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_register_ce.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172699 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_register_ce " "Found entity 1: gh_register_ce" {  } { { "gh_register_ce.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_register_ce.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_parity_gen_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_parity_gen_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_parity_gen_Serial-a " "Found design unit 1: gh_parity_gen_Serial-a" {  } { { "gh_parity_gen_Serial.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_parity_gen_Serial.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172700 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_parity_gen_Serial " "Found entity 1: gh_parity_gen_Serial" {  } { { "gh_parity_gen_Serial.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_parity_gen_Serial.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_jkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_jkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_jkff-a " "Found design unit 1: gh_jkff-a" {  } { { "gh_jkff.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_jkff.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172702 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_jkff " "Found entity 1: gh_jkff" {  } { { "gh_jkff.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_jkff.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_fifo_async16_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_fifo_async16_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async16_sr-a " "Found design unit 1: gh_fifo_async16_sr-a" {  } { { "gh_fifo_async16_sr.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_sr.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172703 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async16_sr " "Found entity 1: gh_fifo_async16_sr" {  } { { "gh_fifo_async16_sr.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_sr.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_fifo_async16_rcsr_wf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_fifo_async16_rcsr_wf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_fifo_async16_rcsr_wf-a " "Found design unit 1: gh_fifo_async16_rcsr_wf-a" {  } { { "gh_fifo_async16_rcsr_wf.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_rcsr_wf.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172705 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_fifo_async16_rcsr_wf " "Found entity 1: gh_fifo_async16_rcsr_wf" {  } { { "gh_fifo_async16_rcsr_wf.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_rcsr_wf.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_edge_det_xcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_edge_det_xcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_edge_det_XCD-a " "Found design unit 1: gh_edge_det_XCD-a" {  } { { "gh_edge_det_XCD.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_edge_det_XCD.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172707 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_edge_det_XCD " "Found entity 1: gh_edge_det_XCD" {  } { { "gh_edge_det_XCD.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_edge_det_XCD.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_edge_det.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_edge_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_edge_det-a " "Found design unit 1: gh_edge_det-a" {  } { { "gh_edge_det.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_edge_det.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172709 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_edge_det " "Found entity 1: gh_edge_det" {  } { { "gh_edge_det.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_edge_det.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_decode_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_decode_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_decode_3to8-a " "Found design unit 1: gh_decode_3to8-a" {  } { { "gh_DECODE_3to8.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_DECODE_3to8.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172711 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_decode_3to8 " "Found entity 1: gh_decode_3to8" {  } { { "gh_DECODE_3to8.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_DECODE_3to8.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_counter_integer_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_counter_integer_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_integer_down-a " "Found design unit 1: gh_counter_integer_down-a" {  } { { "gh_counter_integer_down.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_counter_integer_down.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172713 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_integer_down " "Found entity 1: gh_counter_integer_down" {  } { { "gh_counter_integer_down.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_counter_integer_down.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_counter_down_ce_ld_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_counter_down_ce_ld_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_counter_down_ce_ld_tc-a " "Found design unit 1: gh_counter_down_ce_ld_tc-a" {  } { { "gh_counter_down_ce_ld_tc.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_counter_down_ce_ld_tc.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172714 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_counter_down_ce_ld_tc " "Found entity 1: gh_counter_down_ce_ld_tc" {  } { { "gh_counter_down_ce_ld_tc.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_counter_down_ce_ld_tc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_binary2gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_binary2gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_binary2gray-a " "Found design unit 1: gh_binary2gray-a" {  } { { "gh_binary2gray.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_binary2gray.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172716 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_binary2gray " "Found entity 1: gh_binary2gray" {  } { { "gh_binary2gray.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_binary2gray.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_baud_rate_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gh_baud_rate_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_baud_rate_gen-a " "Found design unit 1: gh_baud_rate_gen-a" {  } { { "gh_baud_rate_gen.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_baud_rate_gen.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172717 ""} { "Info" "ISGN_ENTITY_NAME" "1 gh_baud_rate_gen " "Found entity 1: gh_baud_rate_gen" {  } { { "gh_baud_rate_gen.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_baud_rate_gen.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172719 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourpallette_2portram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colourpallette_2portram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colourpallette_2portram-SYN " "Found design unit 1: colourpallette_2portram-SYN" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172721 ""} { "Info" "ISGN_ENTITY_NAME" "1 ColourPallette_2PortRam " "Found entity 1: ColourPallette_2PortRam" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videoramframebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file videoramframebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 videoramframebuffer-SYN " "Found design unit 1: videoramframebuffer-SYN" {  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172723 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoRamFrameBuffer " "Found entity 1: VideoRamFrameBuffer" {  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_and_video_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphics_and_video_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Graphics_and_Video_Controller " "Found entity 1: Graphics_and_Video_Controller" {  } { { "Graphics_and_Video_Controller.bdf" "" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicsframebuffermemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphicsframebuffermemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsFrameBufferMemory " "Found entity 1: GraphicsFrameBufferMemory" {  } { { "GraphicsFrameBufferMemory.bdf" "" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsFrameBufferMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CLOCK_GEN-rtl " "Found design unit 1: VGA_CLOCK_GEN-rtl" {  } { { "VGA_CLOCK_GEN.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172728 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLOCK_GEN " "Found entity 1: VGA_CLOCK_GEN" {  } { { "VGA_CLOCK_GEN.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clock_gen/vga_clock_gen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clock_gen/vga_clock_gen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLOCK_GEN_0002 " "Found entity 1: VGA_CLOCK_GEN_0002" {  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_port_connections.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpio_port_connections.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO_Port_Connections " "Found entity 1: GPIO_Port_Connections" {  } { { "GPIO_Port_Connections.bdf" "" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/GPIO_Port_Connections.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristateoutput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristateoutput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriStateOutput-rtl " "Found design unit 1: TriStateOutput-rtl" {  } { { "TriStateOutput.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172732 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriStateOutput " "Found entity 1: TriStateOutput" {  } { { "TriStateOutput.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/TriStateOutput.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicscontroller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicscontroller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsController_Verilog " "Found entity 1: GraphicsController_Verilog" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphicslcd_controller_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file graphicslcd_controller_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicsLCD_Controller_Verilog " "Found entity 1: GraphicsLCD_Controller_Verilog" {  } { { "GraphicsLCD_Controller_verilog.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsLCD_Controller_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramaddressmapper_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamAddressMapper_Verilog " "Found entity 1: RamAddressMapper_Verilog" {  } { { "RamAddressMapper_Verilog.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/RamAddressMapper_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadatamux_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadatamux_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADataMux_Verilog " "Found entity 1: VGADataMux_Verilog" {  } { { "VGADataMux_Verilog.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VGADataMux_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/cpen391_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/cpen391_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer " "Found entity 1: CPEN391_Computer" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_irq_mapper_001 " "Found entity 1: CPEN391_Computer_irq_mapper_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper_001.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_irq_mapper " "Found entity 1: CPEN391_Computer_irq_mapper" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1 " "Found entity 1: CPEN391_Computer_mm_interconnect_1" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172764 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_rsp_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_rsp_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_rsp_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_rsp_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_cmd_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_cmd_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_cmd_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_1_cmd_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172775 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172781 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_router_001_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_1_router_001_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172782 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_1_router_001 " "Found entity 2: CPEN391_Computer_mm_interconnect_1_router_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_1_router_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_1_router_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172784 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_1_router " "Found entity 2: CPEN391_Computer_mm_interconnect_1_router" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "CPEN391_Computer/synthesis/submodules/credit_producer.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0 " "Found entity 1: CPEN391_Computer_mm_interconnect_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_mux_002 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_mux_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux_013 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux_013" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_013.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_rsp_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_rsp_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux_013 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux_013" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux_001 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux_001" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_mux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_mux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_demux_002 " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_demux_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_cmd_demux " "Found entity 1: CPEN391_Computer_mm_interconnect_0_cmd_demux" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172844 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172844 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172844 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172844 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_018_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_018_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172860 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_018 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_018" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_008_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_008_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172862 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_008 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_008" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_007_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_007_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172865 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_007 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_007" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_006_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_006_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172867 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_006 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_006" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_005_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_005_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172869 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_005 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_005" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_003_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_003_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172872 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_003 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_003" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_002_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172874 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router_002 " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router_002" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPEN391_Computer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPEN391_Computer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPEN391_Computer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614311172875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_mm_interconnect_0_router_default_decode " "Found entity 1: CPEN391_Computer_mm_interconnect_0_router_default_decode" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172876 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_mm_interconnect_0_router " "Found entity 2: CPEN391_Computer_mm_interconnect_0_router" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/bit_flipper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/bit_flipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_flipper " "Found entity 1: bit_flipper" {  } { { "CPEN391_Computer/synthesis/submodules/bit_flipper.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/bit_flipper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_System_PLL " "Found entity 1: CPEN391_Computer_System_PLL" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "CPEN391_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_System_PLL_sys_pll " "Found entity 1: CPEN391_Computer_System_PLL_sys_pll" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SysID " "Found entity 1: CPEN391_Computer_SysID" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SysID.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SysID.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Slider_Switches " "Found entity 1: CPEN391_Computer_Slider_Switches" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Slider_Switches.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SDRAM_input_efifo_module " "Found entity 1: CPEN391_Computer_SDRAM_input_efifo_module" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172898 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_SDRAM " "Found entity 2: CPEN391_Computer_SDRAM" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172898 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPEN391_Computer_SDRAM_test_component.v(234) " "Verilog HDL warning at CPEN391_Computer_SDRAM_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1614311172900 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPEN391_Computer_SDRAM_test_component.v(235) " "Verilog HDL warning at CPEN391_Computer_SDRAM_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1614311172900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_SDRAM_test_component_ram_module " "Found entity 1: CPEN391_Computer_SDRAM_test_component_ram_module" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172900 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_SDRAM_test_component " "Found entity 2: CPEN391_Computer_SDRAM_test_component" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_PushButtons " "Found entity 1: CPEN391_Computer_PushButtons" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_PushButtons.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_PushButtons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Onchip_SRAM " "Found entity 1: CPEN391_Computer_Onchip_SRAM" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_LEDS " "Found entity 1: CPEN391_Computer_LEDS" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LEDS.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_lcd_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_LCD_0 " "Found entity 1: CPEN391_Computer_LCD_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_LCD_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_uart_for_arm_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_uart_for_arm_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_w " "Found entity 1: CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_w" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172911 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w " "Found entity 2: CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172911 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_r " "Found entity 3: CPEN391_Computer_JTAG_UART_for_ARM_0_sim_scfifo_r" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172911 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r " "Found entity 4: CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172911 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPEN391_Computer_JTAG_UART_for_ARM_0 " "Found entity 5: CPEN391_Computer_JTAG_UART_for_ARM_0" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172921 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172921 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172921 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172921 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172921 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172921 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt " "Found entity 1: CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file cpen391_computer/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172932 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172932 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_Interval_Timer " "Found entity 1: CPEN391_Computer_Interval_Timer" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Interval_Timer.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_io_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_io_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_IO_Bridge " "Found entity 1: CPEN391_Computer_IO_Bridge" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_IO_Bridge.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_IO_Bridge.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_hex0_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_hex0_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_HEX0_1 " "Found entity 1: CPEN391_Computer_HEX0_1" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_HEX0_1.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_HEX0_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS " "Found entity 1: CPEN391_Computer_ARM_A9_HPS" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_hps_io " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_hps_io" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311172985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311172985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_hps_io_border " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_hps_io_border" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpen391_computer/synthesis/submodules/cpen391_computer_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPEN391_Computer_ARM_A9_HPS_fpga_interfaces " "Found entity 1: CPEN391_Computer_ARM_A9_HPS_fpga_interfaces" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycomputer_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file mycomputer_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyComputer_Verilog " "Found entity 1: MyComputer_Verilog" {  } { { "MyComputer_Verilog.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173034 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SerialIODecoder_Verilog.v " "Can't analyze file -- file SerialIODecoder_Verilog.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1614311173037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipserialio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipserialio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipSerialIO " "Found entity 1: OnChipSerialIO" {  } { { "OnChipSerialIO.bdf" "" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/OnChipSerialIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialiodecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file serialiodecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialIODecoder " "Found entity 1: SerialIODecoder" {  } { { "SerialIODecoder.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/SerialIODecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311173048 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(316) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614311173098 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(326) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614311173098 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(336) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614311173098 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CPEN391_Computer_SDRAM.v(680) " "Verilog HDL or VHDL warning at CPEN391_Computer_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1614311173099 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyComputer_Verilog " "Elaborating entity \"MyComputer_Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614311173349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer CPEN391_Computer:u0 " "Elaborating entity \"CPEN391_Computer\" for hierarchy \"CPEN391_Computer:u0\"" {  } { { "MyComputer_Verilog.v" "u0" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "arm_a9_hps" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS_fpga_interfaces CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS_hps_io CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS_hps_io\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" "hps_io" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_ARM_A9_HPS_hps_io_border CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"CPEN391_Computer_ARM_A9_HPS_hps_io_border\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" "border" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311173400 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614311173400 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173402 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1614311173407 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173409 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1614311173416 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614311173416 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1614311173416 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614311173416 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311173420 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311173420 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173423 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614311173426 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614311173426 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614311173426 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1614311173426 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311173552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173553 ""}  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614311173553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311173590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311173590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614311173678 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614311173678 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614311173678 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614311173678 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614311173678 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614311173678 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_ARM_A9_HPS:arm_a9_hps\|CPEN391_Computer_ARM_A9_HPS_hps_io:hps_io\|CPEN391_Computer_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "CPEN391_Computer/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_HEX0_1 CPEN391_Computer:u0\|CPEN391_Computer_HEX0_1:hex0_1 " "Elaborating entity \"CPEN391_Computer_HEX0_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_HEX0_1:hex0_1\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "hex0_1" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_IO_Bridge CPEN391_Computer:u0\|CPEN391_Computer_IO_Bridge:io_bridge " "Elaborating entity \"CPEN391_Computer_IO_Bridge\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_IO_Bridge:io_bridge\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "io_bridge" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_Interval_Timer CPEN391_Computer:u0\|CPEN391_Computer_Interval_Timer:interval_timer " "Elaborating entity \"CPEN391_Computer_Interval_Timer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Interval_Timer:interval_timer\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "interval_timer" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "jtag_to_fpga_bridge" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311173721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173722 ""}  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614311173722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173724 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311173803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173803 ""}  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614311173803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311173817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173817 ""}  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614311173817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "timing_adt" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311173842 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|CPEN391_Computer_JTAG_To_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "fifo" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "b2p" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "p2b" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "transacto" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "b2p_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173859 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311173860 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614311173860 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|CPEN391_Computer_JTAG_To_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|CPEN391_Computer_JTAG_To_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "p2b_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" "rst_controller" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_To_FPGA_Bridge.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_UART_for_ARM_0 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0 " "Elaborating entity \"CPEN391_Computer_JTAG_UART_for_ARM_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "jtag_uart_for_arm_0" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w " "Elaborating entity \"CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "wfifo" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311173981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311173982 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614311173982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311174019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311174019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311174030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311174030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311174040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311174040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311174077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311174077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311174116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311174116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311174156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311174156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311174196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311174196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r " "Elaborating entity \"CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r:the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "the_CPEN391_Computer_JTAG_UART_for_ARM_0_scfifo_r" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311174284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174284 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614311174284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174316 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0\|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_JTAG_UART_for_ARM_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_LCD_0 CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0 " "Elaborating entity \"CPEN391_Computer_LCD_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_LCD_0:lcd_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "lcd_0" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_LEDS CPEN391_Computer:u0\|CPEN391_Computer_LEDS:leds " "Elaborating entity \"CPEN391_Computer_LEDS\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_LEDS:leds\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "leds" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_Onchip_SRAM CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram " "Elaborating entity \"CPEN391_Computer_Onchip_SRAM\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "onchip_sram" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "the_altsyncram" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311174437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPEN391_Computer_Onchip_SRAM.hex " "Parameter \"init_file\" = \"CPEN391_Computer_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174439 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_Onchip_SRAM.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614311174439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nib2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nib2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nib2 " "Found entity 1: altsyncram_nib2" {  } { { "db/altsyncram_nib2.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_nib2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311174485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311174485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nib2 CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_nib2:auto_generated " "Elaborating entity \"altsyncram_nib2\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_nib2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_PushButtons CPEN391_Computer:u0\|CPEN391_Computer_PushButtons:pushbuttons " "Elaborating entity \"CPEN391_Computer_PushButtons\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_PushButtons:pushbuttons\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "pushbuttons" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_SDRAM CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram " "Elaborating entity \"CPEN391_Computer_SDRAM\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "sdram" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_SDRAM_input_efifo_module CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram\|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module " "Elaborating entity \"CPEN391_Computer_SDRAM_input_efifo_module\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_SDRAM:sdram\|CPEN391_Computer_SDRAM_input_efifo_module:the_CPEN391_Computer_SDRAM_input_efifo_module\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" "the_CPEN391_Computer_SDRAM_input_efifo_module" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_Slider_Switches CPEN391_Computer:u0\|CPEN391_Computer_Slider_Switches:slider_switches " "Elaborating entity \"CPEN391_Computer_Slider_Switches\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_Slider_Switches:slider_switches\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "slider_switches" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_SysID CPEN391_Computer:u0\|CPEN391_Computer_SysID:sysid " "Elaborating entity \"CPEN391_Computer_SysID\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_SysID:sysid\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "sysid" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_System_PLL CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll " "Elaborating entity \"CPEN391_Computer_System_PLL\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "system_pll" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_System_PLL_sys_pll CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll " "Elaborating entity \"CPEN391_Computer_System_PLL_sys_pll\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" "sys_pll" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "altera_pll_i" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174581 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1614311174584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311174584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|CPEN391_Computer_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174588 ""}  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614311174588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" "reset_from_locked" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_flipper CPEN391_Computer:u0\|bit_flipper:bit_flipper_0 " "Elaborating entity \"bit_flipper\" for hierarchy \"CPEN391_Computer:u0\|bit_flipper:bit_flipper_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "bit_flipper_0" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174594 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i bit_flipper.v(25) " "Verilog HDL Always Construct warning at bit_flipper.v(25): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/bit_flipper.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/bit_flipper.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614311174595 "|MyComputer_Verilog|CPEN391_Computer:u0|bit_flipper:bit_flipper_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "mm_interconnect_0" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 1879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_translator" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 1943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_bridge_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_bridge_avalon_slave_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_translator" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:bit_flipper_0_avalon_slave_0_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "bit_flipper_0_avalon_slave_0_translator" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_for_arm_0_avalon_jtag_slave_translator\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_uart_for_arm_0_avalon_jtag_slave_translator" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 2984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent_rsp_fifo" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s1_agent_rdata_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_agent_rdata_fifo" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_agent_rsp_fifo" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_bridge_avalon_slave_agent_rdata_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_agent_rdata_fifo" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 3610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router\|CPEN391_Computer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router:router\|CPEN391_Computer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_002" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_002_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002\|CPEN391_Computer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_002:router_002\|CPEN391_Computer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_002.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_003 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_003\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_003" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_003_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003\|CPEN391_Computer_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_003_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_003:router_003\|CPEN391_Computer_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_003.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_005 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_005\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_005" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_005_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005\|CPEN391_Computer_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_005_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_005:router_005\|CPEN391_Computer_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_006 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_006\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_006" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_006_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006\|CPEN391_Computer_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_006_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_006:router_006\|CPEN391_Computer_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_007 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_007\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_007" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_007_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007\|CPEN391_Computer_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_007_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_007:router_007\|CPEN391_Computer_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_008 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_008\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_008" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_008_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008\|CPEN391_Computer_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_008_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_008:router_008\|CPEN391_Computer_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_018 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_018\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "router_018" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_router_018_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018\|CPEN391_Computer_mm_interconnect_0_router_018_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_router_018_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_router_018:router_018\|CPEN391_Computer_mm_interconnect_0_router_018_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" "the_default_decode" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_router_018.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_limiter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311174997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_burst_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_demux" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 6945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_demux_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_demux_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_mux" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_mux_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_mux_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_cmd_mux_013 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_cmd_mux_013\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "cmd_mux_013" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" "arb" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_cmd_mux_013.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_cmd_mux_013:cmd_mux_013\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_demux" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_demux_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_demux_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 7716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_demux_013 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_013:rsp_demux_013 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_demux_013\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_demux_013:rsp_demux_013\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_demux_013" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_mux" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_rsp_mux_002 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_rsp_mux_002\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_rsp_mux_002.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175639 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614311175641 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614311175641 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175646 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614311175648 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614311175648 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_onchip_sram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175659 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614311175661 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614311175661 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_to_fpga_bridge_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 8988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175678 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175681 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175681 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175681 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175689 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175692 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175692 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175692 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_jtag_to_fpga_bridge_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175699 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175699 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175699 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175715 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175715 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175715 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:io_bridge_avalon_slave_to_arm_a9_hps_h2f_lw_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0.v" 9508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_0:mm_interconnect_0\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "mm_interconnect_1" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "jtag_to_hps_bridge_master_agent" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "router" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address CPEN391_Computer_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at CPEN391_Computer_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175818 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|CPEN391_Computer_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router\|CPEN391_Computer_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router:router\|CPEN391_Computer_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router_001 CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "router_001" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_router_001_default_decode CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001\|CPEN391_Computer_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_router_001_default_decode\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_router_001:router_001\|CPEN391_Computer_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "jtag_to_hps_bridge_master_limiter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_cmd_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_cmd_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "cmd_demux" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_cmd_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_cmd_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "cmd_mux" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_rsp_demux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_rsp_demux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "rsp_demux" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_mm_interconnect_1_rsp_mux CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"CPEN391_Computer_mm_interconnect_1_rsp_mux\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|CPEN391_Computer_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "rsp_mux" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175853 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175853 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175853 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/CPEN391_Computer_mm_interconnect_1.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175861 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614311175863 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614311175863 "|MyComputer_Verilog|CPEN391_Computer:u0|CPEN391_Computer_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_irq_mapper CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper:irq_mapper " "Elaborating entity \"CPEN391_Computer_irq_mapper\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper:irq_mapper\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "irq_mapper" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPEN391_Computer_irq_mapper_001 CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"CPEN391_Computer_irq_mapper_001\" for hierarchy \"CPEN391_Computer:u0\|CPEN391_Computer_irq_mapper_001:irq_mapper_001\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "irq_mapper_001" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPEN391_Computer:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPEN391_Computer:u0\|altera_reset_controller:rst_controller\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "rst_controller" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CPEN391_Computer:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CPEN391_Computer:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "CPEN391_Computer/synthesis/CPEN391_Computer.v" "rst_controller_001" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/CPEN391_Computer.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7SegmentDisplay HexTo7SegmentDisplay:HEXDisplay0_1 " "Elaborating entity \"HexTo7SegmentDisplay\" for hierarchy \"HexTo7SegmentDisplay:HEXDisplay0_1\"" {  } { { "MyComputer_Verilog.v" "HEXDisplay0_1" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Graphics_and_Video_Controller Graphics_and_Video_Controller:GraphicsController1 " "Elaborating entity \"Graphics_and_Video_Controller\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\"" {  } { { "MyComputer_Verilog.v" "GraphicsController1" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLOCK_GEN Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12 " "Elaborating entity \"VGA_CLOCK_GEN\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst12" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 88 968 1128 232 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLOCK_GEN_0002 Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst " "Elaborating entity \"VGA_CLOCK_GEN_0002\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\"" {  } { { "VGA_CLOCK_GEN.vhd" "vga_clock_gen_inst" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "altera_pll_i" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175895 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1614311175897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311175897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Graphics_and_Video_Controller:GraphicsController1\|VGA_CLOCK_GEN:inst12\|VGA_CLOCK_GEN_0002:vga_clock_gen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 30.000000 MHz " "Parameter \"output_clock_frequency0\" = \"30.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175902 ""}  } { { "VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VGA_CLOCK_GEN/VGA_CLOCK_GEN_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614311175902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsLCD_Controller_Verilog Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7 " "Elaborating entity \"GraphicsLCD_Controller_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsLCD_Controller_Verilog:inst7\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst7" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 424 1784 2032 600 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColourPallette_2PortRam Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3 " "Elaborating entity \"ColourPallette_2PortRam\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst3" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 360 1344 1600 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "altsyncram_component" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\"" {  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311175932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ColourPallette_2PortRam.mif " "Parameter \"init_file\" = \"ColourPallette_2PortRam.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175935 ""}  } { { "ColourPallette_2PortRam.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/ColourPallette_2PortRam.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614311175935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b634.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b634.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b634 " "Found entity 1: altsyncram_b634" {  } { { "db/altsyncram_b634.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_b634.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311175979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311175979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b634 Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated " "Elaborating entity \"altsyncram_b634\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|ColourPallette_2PortRam:inst3\|altsyncram:altsyncram_component\|altsyncram_b634:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsController_Verilog Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst " "Elaborating entity \"GraphicsController_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsController_Verilog:inst\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 968 856 1152 1208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175989 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"X2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175991 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y2 GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"Y2\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175991 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BackGroundColour GraphicsController_Verilog.v(43) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(43): object \"BackGroundColour\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175991 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sig_Busy_H GraphicsController_Verilog.v(71) " "Verilog HDL or VHDL warning at GraphicsController_Verilog.v(71): object \"Sig_Busy_H\" assigned a value but never read" {  } { { "GraphicsController_Verilog.v" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsController_Verilog.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311175991 "|MyComputer_Verilog|Graphics_and_Video_Controller:GraphicsController1|GraphicsController_Verilog:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicsFrameBufferMemory Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1 " "Elaborating entity \"GraphicsFrameBufferMemory\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst1" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 864 1752 2112 1024 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoRamFrameBuffer Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10 " "Elaborating entity \"VideoRamFrameBuffer\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\"" {  } { { "GraphicsFrameBufferMemory.bdf" "inst10" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/GraphicsFrameBufferMemory.bdf" { { 368 1064 1264 544 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\"" {  } { { "VideoRamFrameBuffer.vhd" "altsyncram_component" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311175999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\"" {  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614311176018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component " "Instantiated megafunction \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176021 ""}  } { { "VideoRamFrameBuffer.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/VideoRamFrameBuffer.vhd" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614311176021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rv14 " "Found entity 1: altsyncram_rv14" {  } { { "db/altsyncram_rv14.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311176105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311176105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rv14 Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated " "Elaborating entity \"altsyncram_rv14\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311176148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311176148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_sma:decode2 " "Elaborating entity \"decode_sma\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_sma:decode2\"" {  } { { "db/altsyncram_rv14.tdf" "decode2" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311176189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311176189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_l2a:rden_decode_a " "Elaborating entity \"decode_l2a\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|decode_l2a:rden_decode_a\"" {  } { { "db/altsyncram_rv14.tdf" "rden_decode_a" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614311176232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614311176232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|GraphicsFrameBufferMemory:inst1\|VideoRamFrameBuffer:inst10\|altsyncram:altsyncram_component\|altsyncram_rv14:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_rv14.tdf" "mux4" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/db/altsyncram_rv14.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamAddressMapper_Verilog Graphics_and_Video_Controller:GraphicsController1\|RamAddressMapper_Verilog:inst8 " "Elaborating entity \"RamAddressMapper_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|RamAddressMapper_Verilog:inst8\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst8" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 720 1752 2024 800 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADataMux_Verilog Graphics_and_Video_Controller:GraphicsController1\|VGADataMux_Verilog:inst10 " "Elaborating entity \"VGADataMux_Verilog\" for hierarchy \"Graphics_and_Video_Controller:GraphicsController1\|VGADataMux_Verilog:inst10\"" {  } { { "Graphics_and_Video_Controller.bdf" "inst10" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/Graphics_and_Video_Controller.bdf" { { 416 824 1080 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipSerialIO OnChipSerialIO:SerialIOPorts " "Elaborating entity \"OnChipSerialIO\" for hierarchy \"OnChipSerialIO:SerialIOPorts\"" {  } { { "MyComputer_Verilog.v" "SerialIOPorts" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/MyComputer_Verilog.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_uart_16550_wb_wrapper OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5 " "Elaborating entity \"gh_uart_16550_wb_wrapper\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\"" {  } { { "OnChipSerialIO.bdf" "inst5" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/OnChipSerialIO.bdf" { { 768 984 1200 1040 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176262 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InternalDataOut gh_uart_16550_wb_wrapper.vhd(191) " "VHDL Process Statement warning at gh_uart_16550_wb_wrapper.vhd(191): signal \"InternalDataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gh_uart_16550_wb_wrapper.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550_wb_wrapper.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614311176263 "|MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_uart_16550 OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1 " "Elaborating entity \"gh_uart_16550\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\"" {  } { { "gh_uart_16550_wb_wrapper.vhd" "U1" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550_wb_wrapper.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176264 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Parity_OD gh_uart_16550.vhd(285) " "Verilog HDL or VHDL warning at gh_uart_16550.vhd(285): object \"Parity_OD\" assigned a value but never read" {  } { { "gh_uart_16550.vhd" "" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614311176266 "|MyComputer_Verilog|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:inst5|gh_uart_16550:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_jkff OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_jkff:U1 " "Elaborating entity \"gh_jkff\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_jkff:U1\"" {  } { { "gh_uart_16550.vhd" "U1" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_edge_det OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_edge_det:U3 " "Elaborating entity \"gh_edge_det\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_edge_det:U3\"" {  } { { "gh_uart_16550.vhd" "U3" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_register_ce OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_register_ce:u12 " "Elaborating entity \"gh_register_ce\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_register_ce:u12\"" {  } { { "gh_uart_16550.vhd" "u12" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_decode_3to8 OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_decode_3to8:u19 " "Elaborating entity \"gh_decode_3to8\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_decode_3to8:u19\"" {  } { { "gh_uart_16550.vhd" "u19" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_register_ce OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_register_ce:u21 " "Elaborating entity \"gh_register_ce\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_register_ce:u21\"" {  } { { "gh_uart_16550.vhd" "u21" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_register_ce OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_register_ce:u25 " "Elaborating entity \"gh_register_ce\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_register_ce:u25\"" {  } { { "gh_uart_16550.vhd" "u25" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_baud_rate_gen OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_baud_rate_gen:u27 " "Elaborating entity \"gh_baud_rate_gen\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_baud_rate_gen:u27\"" {  } { { "gh_uart_16550.vhd" "u27" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_fifo_async16_sr OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28 " "Elaborating entity \"gh_fifo_async16_sr\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_fifo_async16_sr:U28\"" {  } { { "gh_uart_16550.vhd" "U28" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_uart_Tx_8bit OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29 " "Elaborating entity \"gh_uart_Tx_8bit\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\"" {  } { { "gh_uart_16550.vhd" "U29" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_counter_integer_down OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_counter_integer_down:u1 " "Elaborating entity \"gh_counter_integer_down\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_counter_integer_down:u1\"" {  } { { "gh_uart_Tx_8bit.vhd" "u1" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_Tx_8bit.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_shift_reg_PL_sl OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_shift_reg_PL_sl:U2 " "Elaborating entity \"gh_shift_reg_PL_sl\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_shift_reg_PL_sl:U2\"" {  } { { "gh_uart_Tx_8bit.vhd" "U2" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_Tx_8bit.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_counter_integer_down OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_counter_integer_down:u3 " "Elaborating entity \"gh_counter_integer_down\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_counter_integer_down:u3\"" {  } { { "gh_uart_Tx_8bit.vhd" "u3" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_Tx_8bit.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_parity_gen_Serial OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_parity_gen_Serial:U4 " "Elaborating entity \"gh_parity_gen_Serial\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Tx_8bit:U29\|gh_parity_gen_Serial:U4\"" {  } { { "gh_uart_Tx_8bit.vhd" "U4" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_Tx_8bit.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_fifo_async16_rcsr_wf OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31 " "Elaborating entity \"gh_fifo_async16_rcsr_wf\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\"" {  } { { "gh_uart_16550.vhd" "U31" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_binary2gray OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|gh_binary2gray:U1 " "Elaborating entity \"gh_binary2gray\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_fifo_async16_rcsr_wf:U31\|gh_binary2gray:U1\"" {  } { { "gh_fifo_async16_rcsr_wf.vhd" "U1" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_rcsr_wf.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_uart_Rx_8bit OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Rx_8bit:U33 " "Elaborating entity \"gh_uart_Rx_8bit\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Rx_8bit:U33\"" {  } { { "gh_uart_16550.vhd" "U33" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_shift_reg_se_sl OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Rx_8bit:U33\|gh_shift_reg_se_sl:U2 " "Elaborating entity \"gh_shift_reg_se_sl\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_uart_Rx_8bit:U33\|gh_shift_reg_se_sl:U2\"" {  } { { "gh_uart_Rx_8bit.vhd" "U2" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_Rx_8bit.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_edge_det_XCD OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_edge_det_XCD:U35a " "Elaborating entity \"gh_edge_det_XCD\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_edge_det_XCD:U35a\"" {  } { { "gh_uart_16550.vhd" "U35a" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gh_counter_down_ce_ld_tc OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_counter_down_ce_ld_tc:U36 " "Elaborating entity \"gh_counter_down_ce_ld_tc\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|gh_uart_16550_wb_wrapper:inst5\|gh_uart_16550:U1\|gh_counter_down_ce_ld_tc:U36\"" {  } { { "gh_uart_16550.vhd" "U36" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_uart_16550.vhd" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialIODecoder OnChipSerialIO:SerialIOPorts\|SerialIODecoder:inst " "Elaborating entity \"SerialIODecoder\" for hierarchy \"OnChipSerialIO:SerialIOPorts\|SerialIODecoder:inst\"" {  } { { "OnChipSerialIO.bdf" "inst" { Schematic "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/OnChipSerialIO.bdf" { { 504 544 816 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176497 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U3 gh_counter_down_ce_ld " "Node instance \"U3\" instantiates undefined entity \"gh_counter_down_ce_ld\"" {  } { { "gh_baud_rate_gen.vhd" "U3" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_baud_rate_gen.vhd" 149 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U4 gh_gray2binary " "Node instance \"U4\" instantiates undefined entity \"gh_gray2binary\"" {  } { { "gh_fifo_async16_rcsr_wf.vhd" "U4" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_rcsr_wf.vhd" 216 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U5 gh_gray2binary " "Node instance \"U5\" instantiates undefined entity \"gh_gray2binary\"" {  } { { "gh_fifo_async16_rcsr_wf.vhd" "U5" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_rcsr_wf.vhd" 223 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U3 gh_counter_down_ce_ld " "Node instance \"U3\" instantiates undefined entity \"gh_counter_down_ce_ld\"" {  } { { "gh_baud_rate_gen.vhd" "U3" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_baud_rate_gen.vhd" 149 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U4 gh_gray2binary " "Node instance \"U4\" instantiates undefined entity \"gh_gray2binary\"" {  } { { "gh_fifo_async16_rcsr_wf.vhd" "U4" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_rcsr_wf.vhd" 216 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U5 gh_gray2binary " "Node instance \"U5\" instantiates undefined entity \"gh_gray2binary\"" {  } { { "gh_fifo_async16_rcsr_wf.vhd" "U5" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_rcsr_wf.vhd" 223 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U3 gh_counter_down_ce_ld " "Node instance \"U3\" instantiates undefined entity \"gh_counter_down_ce_ld\"" {  } { { "gh_baud_rate_gen.vhd" "U3" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_baud_rate_gen.vhd" 149 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U4 gh_gray2binary " "Node instance \"U4\" instantiates undefined entity \"gh_gray2binary\"" {  } { { "gh_fifo_async16_rcsr_wf.vhd" "U4" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_rcsr_wf.vhd" 216 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U5 gh_gray2binary " "Node instance \"U5\" instantiates undefined entity \"gh_gray2binary\"" {  } { { "gh_fifo_async16_rcsr_wf.vhd" "U5" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_rcsr_wf.vhd" 223 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U3 gh_counter_down_ce_ld " "Node instance \"U3\" instantiates undefined entity \"gh_counter_down_ce_ld\"" {  } { { "gh_baud_rate_gen.vhd" "U3" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_baud_rate_gen.vhd" 149 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U4 gh_gray2binary " "Node instance \"U4\" instantiates undefined entity \"gh_gray2binary\"" {  } { { "gh_fifo_async16_rcsr_wf.vhd" "U4" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_rcsr_wf.vhd" 216 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U5 gh_gray2binary " "Node instance \"U5\" instantiates undefined entity \"gh_gray2binary\"" {  } { { "gh_fifo_async16_rcsr_wf.vhd" "U5" { Text "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/gh_fifo_async16_rcsr_wf.vhd" 223 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614311176629 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Project.map.smsg " "Generated suppressed messages file C:/391code/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1614311177608 ""}
