<dec f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.h' l='40' type='void llvm::RISCVInstrInfo::storeRegToStackSlot(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::Register SrcReg, bool IsKill, int FrameIndex, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1011' c='_ZNK4llvm15TargetInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_199263263'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='134' ll='167' type='void llvm::RISCVInstrInfo::storeRegToStackSlot(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, llvm::Register SrcReg, bool IsKill, int FI, const llvm::TargetRegisterClass * RC, const llvm::TargetRegisterInfo * TRI) const'/>
