

================================================================
== Vivado HLS Report for 'Flatten_layer'
================================================================
* Date:           Thu Feb 22 01:24:14 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        minst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|     5.542|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   42|   42|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Flatten_layer_label4  |   40|   40|         9|          8|          1|     5|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "br label %1" [minst/source/test.cpp:223]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%channels = phi i3 [ 0, %0 ], [ %channels_7, %2 ]"   --->   Operation 13 'phi' 'channels' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%cnt = phi i7 [ 0, %0 ], [ %cnt_1, %2 ]"   --->   Operation 14 'phi' 'cnt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.98ns)   --->   "%exitcond2 = icmp eq i3 %channels, -3" [minst/source/test.cpp:223]   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.76ns)   --->   "%channels_7 = add i3 %channels, 1" [minst/source/test.cpp:223]   --->   Operation 17 'add' 'channels_7' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [minst/source/test.cpp:223]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %channels, i4 0)" [minst/source/test.cpp:223]   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_51 = zext i7 %tmp to i64" [minst/source/test.cpp:226]   --->   Operation 20 'zext' 'tmp_51' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%pool2_output_addr = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_51" [minst/source/test.cpp:226]   --->   Operation 21 'getelementptr' 'pool2_output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_52 = or i7 %tmp, 1" [minst/source/test.cpp:223]   --->   Operation 22 'or' 'tmp_52' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_53 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_52)" [minst/source/test.cpp:226]   --->   Operation 23 'bitconcatenate' 'tmp_53' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%pool2_output_addr_1 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_53" [minst/source/test.cpp:226]   --->   Operation 24 'getelementptr' 'pool2_output_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%pool2_output_load = load float* %pool2_output_addr, align 16" [minst/source/test.cpp:226]   --->   Operation 25 'load' 'pool2_output_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_2 : Operation 26 [2/2] (2.77ns)   --->   "%pool2_output_load_1 = load float* %pool2_output_addr_1, align 4" [minst/source/test.cpp:226]   --->   Operation 26 'load' 'pool2_output_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_54 = or i7 %tmp, 2" [minst/source/test.cpp:223]   --->   Operation 27 'or' 'tmp_54' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_54)" [minst/source/test.cpp:226]   --->   Operation 28 'bitconcatenate' 'tmp_55' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%pool2_output_addr_2 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_55" [minst/source/test.cpp:226]   --->   Operation 29 'getelementptr' 'pool2_output_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_56 = or i7 %tmp, 3" [minst/source/test.cpp:223]   --->   Operation 30 'or' 'tmp_56' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_57 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_56)" [minst/source/test.cpp:226]   --->   Operation 31 'bitconcatenate' 'tmp_57' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%pool2_output_addr_3 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_57" [minst/source/test.cpp:226]   --->   Operation 32 'getelementptr' 'pool2_output_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (2.77ns)   --->   "%pool2_output_load = load float* %pool2_output_addr, align 16" [minst/source/test.cpp:226]   --->   Operation 33 'load' 'pool2_output_load' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_38_0_s = or i7 %cnt, 1" [minst/source/test.cpp:226]   --->   Operation 34 'or' 'tmp_38_0_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s_107 = zext i7 %cnt to i64" [minst/source/test.cpp:226]   --->   Operation 35 'zext' 'tmp_s_107' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%flatten_output_addr = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_s_107" [minst/source/test.cpp:226]   --->   Operation 36 'getelementptr' 'flatten_output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.77ns)   --->   "store float %pool2_output_load, float* %flatten_output_addr, align 16" [minst/source/test.cpp:226]   --->   Operation 37 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_3 : Operation 38 [1/2] (2.77ns)   --->   "%pool2_output_load_1 = load float* %pool2_output_addr_1, align 4" [minst/source/test.cpp:226]   --->   Operation 38 'load' 'pool2_output_load_1' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_39_0_1 = zext i7 %tmp_38_0_s to i64" [minst/source/test.cpp:226]   --->   Operation 39 'zext' 'tmp_39_0_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%flatten_output_addr_1 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_0_1" [minst/source/test.cpp:226]   --->   Operation 40 'getelementptr' 'flatten_output_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.77ns)   --->   "store float %pool2_output_load_1, float* %flatten_output_addr_1, align 4" [minst/source/test.cpp:226]   --->   Operation 41 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_3 : Operation 42 [2/2] (2.77ns)   --->   "%pool2_output_load_2 = load float* %pool2_output_addr_2, align 8" [minst/source/test.cpp:226]   --->   Operation 42 'load' 'pool2_output_load_2' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_3 : Operation 43 [2/2] (2.77ns)   --->   "%pool2_output_load_3 = load float* %pool2_output_addr_3, align 4" [minst/source/test.cpp:226]   --->   Operation 43 'load' 'pool2_output_load_3' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_58 = or i7 %tmp, 4" [minst/source/test.cpp:223]   --->   Operation 44 'or' 'tmp_58' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_59 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_58)" [minst/source/test.cpp:226]   --->   Operation 45 'bitconcatenate' 'tmp_59' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%pool2_output_addr_4 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_59" [minst/source/test.cpp:226]   --->   Operation 46 'getelementptr' 'pool2_output_addr_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_60 = or i7 %tmp, 5" [minst/source/test.cpp:223]   --->   Operation 47 'or' 'tmp_60' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_61 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_60)" [minst/source/test.cpp:226]   --->   Operation 48 'bitconcatenate' 'tmp_61' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%pool2_output_addr_5 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_61" [minst/source/test.cpp:226]   --->   Operation 49 'getelementptr' 'pool2_output_addr_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_38_0_cast3 = zext i7 %tmp_38_0_s to i8" [minst/source/test.cpp:226]   --->   Operation 50 'zext' 'tmp_38_0_cast3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.31ns)   --->   "%tmp_38_0_1 = add i8 %tmp_38_0_cast3, 1" [minst/source/test.cpp:226]   --->   Operation 51 'add' 'tmp_38_0_1' <Predicate = (!exitcond2)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/2] (2.77ns)   --->   "%pool2_output_load_2 = load float* %pool2_output_addr_2, align 8" [minst/source/test.cpp:226]   --->   Operation 52 'load' 'pool2_output_load_2' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_38_0_2 = or i7 %cnt, 3" [minst/source/test.cpp:226]   --->   Operation 53 'or' 'tmp_38_0_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_39_0_2 = zext i8 %tmp_38_0_1 to i64" [minst/source/test.cpp:226]   --->   Operation 54 'zext' 'tmp_39_0_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%flatten_output_addr_2 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_0_2" [minst/source/test.cpp:226]   --->   Operation 55 'getelementptr' 'flatten_output_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.77ns)   --->   "store float %pool2_output_load_2, float* %flatten_output_addr_2, align 4" [minst/source/test.cpp:226]   --->   Operation 56 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_4 : Operation 57 [1/2] (2.77ns)   --->   "%pool2_output_load_3 = load float* %pool2_output_addr_3, align 4" [minst/source/test.cpp:226]   --->   Operation 57 'load' 'pool2_output_load_3' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_39_0_3 = zext i7 %tmp_38_0_2 to i64" [minst/source/test.cpp:226]   --->   Operation 58 'zext' 'tmp_39_0_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%flatten_output_addr_3 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_0_3" [minst/source/test.cpp:226]   --->   Operation 59 'getelementptr' 'flatten_output_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.77ns)   --->   "store float %pool2_output_load_3, float* %flatten_output_addr_3, align 4" [minst/source/test.cpp:226]   --->   Operation 60 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_4 : Operation 61 [2/2] (2.77ns)   --->   "%pool2_output_load_4 = load float* %pool2_output_addr_4, align 16" [minst/source/test.cpp:226]   --->   Operation 61 'load' 'pool2_output_load_4' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_4 : Operation 62 [2/2] (2.77ns)   --->   "%pool2_output_load_5 = load float* %pool2_output_addr_5, align 4" [minst/source/test.cpp:226]   --->   Operation 62 'load' 'pool2_output_load_5' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_62 = or i7 %tmp, 6" [minst/source/test.cpp:223]   --->   Operation 63 'or' 'tmp_62' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_63 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_62)" [minst/source/test.cpp:226]   --->   Operation 64 'bitconcatenate' 'tmp_63' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%pool2_output_addr_6 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_63" [minst/source/test.cpp:226]   --->   Operation 65 'getelementptr' 'pool2_output_addr_6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_64 = or i7 %tmp, 7" [minst/source/test.cpp:223]   --->   Operation 66 'or' 'tmp_64' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_65 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_64)" [minst/source/test.cpp:226]   --->   Operation 67 'bitconcatenate' 'tmp_65' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%pool2_output_addr_7 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_65" [minst/source/test.cpp:226]   --->   Operation 68 'getelementptr' 'pool2_output_addr_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = or i7 %cnt, 4" [minst/source/test.cpp:226]   --->   Operation 69 'or' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (2.77ns)   --->   "%pool2_output_load_4 = load float* %pool2_output_addr_4, align 16" [minst/source/test.cpp:226]   --->   Operation 70 'load' 'pool2_output_load_4' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_38_1_s = or i7 %cnt, 5" [minst/source/test.cpp:226]   --->   Operation 71 'or' 'tmp_38_1_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_39_1 = zext i7 %tmp_s to i64" [minst/source/test.cpp:226]   --->   Operation 72 'zext' 'tmp_39_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%flatten_output_addr_4 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_1" [minst/source/test.cpp:226]   --->   Operation 73 'getelementptr' 'flatten_output_addr_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.77ns)   --->   "store float %pool2_output_load_4, float* %flatten_output_addr_4, align 16" [minst/source/test.cpp:226]   --->   Operation 74 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_5 : Operation 75 [1/2] (2.77ns)   --->   "%pool2_output_load_5 = load float* %pool2_output_addr_5, align 4" [minst/source/test.cpp:226]   --->   Operation 75 'load' 'pool2_output_load_5' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_39_1_1 = zext i7 %tmp_38_1_s to i64" [minst/source/test.cpp:226]   --->   Operation 76 'zext' 'tmp_39_1_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%flatten_output_addr_5 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_1_1" [minst/source/test.cpp:226]   --->   Operation 77 'getelementptr' 'flatten_output_addr_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.77ns)   --->   "store float %pool2_output_load_5, float* %flatten_output_addr_5, align 4" [minst/source/test.cpp:226]   --->   Operation 78 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_5 : Operation 79 [2/2] (2.77ns)   --->   "%pool2_output_load_6 = load float* %pool2_output_addr_6, align 8" [minst/source/test.cpp:226]   --->   Operation 79 'load' 'pool2_output_load_6' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_5 : Operation 80 [2/2] (2.77ns)   --->   "%pool2_output_load_7 = load float* %pool2_output_addr_7, align 4" [minst/source/test.cpp:226]   --->   Operation 80 'load' 'pool2_output_load_7' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 6 <SV = 5> <Delay = 5.54>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_66 = or i7 %tmp, 8" [minst/source/test.cpp:223]   --->   Operation 81 'or' 'tmp_66' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_67 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_66)" [minst/source/test.cpp:226]   --->   Operation 82 'bitconcatenate' 'tmp_67' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%pool2_output_addr_8 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_67" [minst/source/test.cpp:226]   --->   Operation 83 'getelementptr' 'pool2_output_addr_8' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_68 = or i7 %tmp, 9" [minst/source/test.cpp:223]   --->   Operation 84 'or' 'tmp_68' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_69 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_68)" [minst/source/test.cpp:226]   --->   Operation 85 'bitconcatenate' 'tmp_69' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%pool2_output_addr_9 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_69" [minst/source/test.cpp:226]   --->   Operation 86 'getelementptr' 'pool2_output_addr_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_38_1_cast2 = zext i7 %tmp_38_1_s to i8" [minst/source/test.cpp:226]   --->   Operation 87 'zext' 'tmp_38_1_cast2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.31ns)   --->   "%tmp_38_1_1 = add i8 %tmp_38_1_cast2, 1" [minst/source/test.cpp:226]   --->   Operation 88 'add' 'tmp_38_1_1' <Predicate = (!exitcond2)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/2] (2.77ns)   --->   "%pool2_output_load_6 = load float* %pool2_output_addr_6, align 8" [minst/source/test.cpp:226]   --->   Operation 89 'load' 'pool2_output_load_6' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_38_1_2 = or i7 %cnt, 7" [minst/source/test.cpp:226]   --->   Operation 90 'or' 'tmp_38_1_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_39_1_2 = zext i8 %tmp_38_1_1 to i64" [minst/source/test.cpp:226]   --->   Operation 91 'zext' 'tmp_39_1_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%flatten_output_addr_6 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_1_2" [minst/source/test.cpp:226]   --->   Operation 92 'getelementptr' 'flatten_output_addr_6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.77ns)   --->   "store float %pool2_output_load_6, float* %flatten_output_addr_6, align 4" [minst/source/test.cpp:226]   --->   Operation 93 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_6 : Operation 94 [1/2] (2.77ns)   --->   "%pool2_output_load_7 = load float* %pool2_output_addr_7, align 4" [minst/source/test.cpp:226]   --->   Operation 94 'load' 'pool2_output_load_7' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_39_1_3 = zext i7 %tmp_38_1_2 to i64" [minst/source/test.cpp:226]   --->   Operation 95 'zext' 'tmp_39_1_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%flatten_output_addr_7 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_1_3" [minst/source/test.cpp:226]   --->   Operation 96 'getelementptr' 'flatten_output_addr_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (2.77ns)   --->   "store float %pool2_output_load_7, float* %flatten_output_addr_7, align 4" [minst/source/test.cpp:226]   --->   Operation 97 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_6 : Operation 98 [2/2] (2.77ns)   --->   "%pool2_output_load_8 = load float* %pool2_output_addr_8, align 16" [minst/source/test.cpp:226]   --->   Operation 98 'load' 'pool2_output_load_8' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_6 : Operation 99 [2/2] (2.77ns)   --->   "%pool2_output_load_9 = load float* %pool2_output_addr_9, align 4" [minst/source/test.cpp:226]   --->   Operation 99 'load' 'pool2_output_load_9' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 7 <SV = 6> <Delay = 5.54>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_70 = or i7 %tmp, 10" [minst/source/test.cpp:223]   --->   Operation 100 'or' 'tmp_70' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_71 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_70)" [minst/source/test.cpp:226]   --->   Operation 101 'bitconcatenate' 'tmp_71' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%pool2_output_addr_10 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_71" [minst/source/test.cpp:226]   --->   Operation 102 'getelementptr' 'pool2_output_addr_10' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_72 = or i7 %tmp, 11" [minst/source/test.cpp:223]   --->   Operation 103 'or' 'tmp_72' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_73 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_72)" [minst/source/test.cpp:226]   --->   Operation 104 'bitconcatenate' 'tmp_73' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%pool2_output_addr_11 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_73" [minst/source/test.cpp:226]   --->   Operation 105 'getelementptr' 'pool2_output_addr_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_cast4 = zext i7 %tmp_s to i8" [minst/source/test.cpp:226]   --->   Operation 106 'zext' 'tmp_cast4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.31ns)   --->   "%tmp_1 = add i8 %tmp_cast4, 4" [minst/source/test.cpp:226]   --->   Operation 107 'add' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/2] (2.77ns)   --->   "%pool2_output_load_8 = load float* %pool2_output_addr_8, align 16" [minst/source/test.cpp:226]   --->   Operation 108 'load' 'pool2_output_load_8' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_7 : Operation 109 [1/1] (1.31ns)   --->   "%tmp_38_2 = add i8 %tmp_cast4, 5" [minst/source/test.cpp:226]   --->   Operation 109 'add' 'tmp_38_2' <Predicate = (!exitcond2)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_39_2 = zext i8 %tmp_1 to i64" [minst/source/test.cpp:226]   --->   Operation 110 'zext' 'tmp_39_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%flatten_output_addr_8 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_2" [minst/source/test.cpp:226]   --->   Operation 111 'getelementptr' 'flatten_output_addr_8' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.77ns)   --->   "store float %pool2_output_load_8, float* %flatten_output_addr_8, align 16" [minst/source/test.cpp:226]   --->   Operation 112 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_7 : Operation 113 [1/2] (2.77ns)   --->   "%pool2_output_load_9 = load float* %pool2_output_addr_9, align 4" [minst/source/test.cpp:226]   --->   Operation 113 'load' 'pool2_output_load_9' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_39_2_1 = zext i8 %tmp_38_2 to i64" [minst/source/test.cpp:226]   --->   Operation 114 'zext' 'tmp_39_2_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%flatten_output_addr_9 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_2_1" [minst/source/test.cpp:226]   --->   Operation 115 'getelementptr' 'flatten_output_addr_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.77ns)   --->   "store float %pool2_output_load_9, float* %flatten_output_addr_9, align 4" [minst/source/test.cpp:226]   --->   Operation 116 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_7 : Operation 117 [2/2] (2.77ns)   --->   "%pool2_output_load_10 = load float* %pool2_output_addr_10, align 8" [minst/source/test.cpp:226]   --->   Operation 117 'load' 'pool2_output_load_10' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_7 : Operation 118 [2/2] (2.77ns)   --->   "%pool2_output_load_11 = load float* %pool2_output_addr_11, align 4" [minst/source/test.cpp:226]   --->   Operation 118 'load' 'pool2_output_load_11' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 8 <SV = 7> <Delay = 5.54>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_74 = or i7 %tmp, 12" [minst/source/test.cpp:223]   --->   Operation 119 'or' 'tmp_74' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_75 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_74)" [minst/source/test.cpp:226]   --->   Operation 120 'bitconcatenate' 'tmp_75' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%pool2_output_addr_12 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_75" [minst/source/test.cpp:226]   --->   Operation 121 'getelementptr' 'pool2_output_addr_12' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_76 = or i7 %tmp, 13" [minst/source/test.cpp:223]   --->   Operation 122 'or' 'tmp_76' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_77 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_76)" [minst/source/test.cpp:226]   --->   Operation 123 'bitconcatenate' 'tmp_77' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%pool2_output_addr_13 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_77" [minst/source/test.cpp:226]   --->   Operation 124 'getelementptr' 'pool2_output_addr_13' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (1.31ns)   --->   "%tmp_38_2_1 = add i8 %tmp_cast4, 6" [minst/source/test.cpp:226]   --->   Operation 125 'add' 'tmp_38_2_1' <Predicate = (!exitcond2)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/2] (2.77ns)   --->   "%pool2_output_load_10 = load float* %pool2_output_addr_10, align 8" [minst/source/test.cpp:226]   --->   Operation 126 'load' 'pool2_output_load_10' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_8 : Operation 127 [1/1] (1.31ns)   --->   "%tmp_38_2_2 = add i8 %tmp_cast4, 7" [minst/source/test.cpp:226]   --->   Operation 127 'add' 'tmp_38_2_2' <Predicate = (!exitcond2)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_39_2_2 = zext i8 %tmp_38_2_1 to i64" [minst/source/test.cpp:226]   --->   Operation 128 'zext' 'tmp_39_2_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%flatten_output_addr_10 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_2_2" [minst/source/test.cpp:226]   --->   Operation 129 'getelementptr' 'flatten_output_addr_10' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (2.77ns)   --->   "store float %pool2_output_load_10, float* %flatten_output_addr_10, align 8" [minst/source/test.cpp:226]   --->   Operation 130 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_8 : Operation 131 [1/2] (2.77ns)   --->   "%pool2_output_load_11 = load float* %pool2_output_addr_11, align 4" [minst/source/test.cpp:226]   --->   Operation 131 'load' 'pool2_output_load_11' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_39_2_3 = zext i8 %tmp_38_2_2 to i64" [minst/source/test.cpp:226]   --->   Operation 132 'zext' 'tmp_39_2_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%flatten_output_addr_11 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_2_3" [minst/source/test.cpp:226]   --->   Operation 133 'getelementptr' 'flatten_output_addr_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (2.77ns)   --->   "store float %pool2_output_load_11, float* %flatten_output_addr_11, align 4" [minst/source/test.cpp:226]   --->   Operation 134 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_8 : Operation 135 [2/2] (2.77ns)   --->   "%pool2_output_load_12 = load float* %pool2_output_addr_12, align 16" [minst/source/test.cpp:226]   --->   Operation 135 'load' 'pool2_output_load_12' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_8 : Operation 136 [2/2] (2.77ns)   --->   "%pool2_output_load_13 = load float* %pool2_output_addr_13, align 4" [minst/source/test.cpp:226]   --->   Operation 136 'load' 'pool2_output_load_13' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 9 <SV = 8> <Delay = 5.54>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_78 = or i7 %tmp, 14" [minst/source/test.cpp:223]   --->   Operation 137 'or' 'tmp_78' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_79 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_78)" [minst/source/test.cpp:226]   --->   Operation 138 'bitconcatenate' 'tmp_79' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%pool2_output_addr_14 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_79" [minst/source/test.cpp:226]   --->   Operation 139 'getelementptr' 'pool2_output_addr_14' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_80 = or i7 %tmp, 15" [minst/source/test.cpp:223]   --->   Operation 140 'or' 'tmp_80' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_81 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_80)" [minst/source/test.cpp:226]   --->   Operation 141 'bitconcatenate' 'tmp_81' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%pool2_output_addr_15 = getelementptr [80 x float]* @pool2_output, i64 0, i64 %tmp_81" [minst/source/test.cpp:226]   --->   Operation 142 'getelementptr' 'pool2_output_addr_15' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_2 = or i7 %cnt, 12" [minst/source/test.cpp:226]   --->   Operation 143 'or' 'tmp_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 144 [1/2] (2.77ns)   --->   "%pool2_output_load_12 = load float* %pool2_output_addr_12, align 16" [minst/source/test.cpp:226]   --->   Operation 144 'load' 'pool2_output_load_12' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_38_3_s = or i7 %cnt, 13" [minst/source/test.cpp:226]   --->   Operation 145 'or' 'tmp_38_3_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_39_3 = zext i7 %tmp_2 to i64" [minst/source/test.cpp:226]   --->   Operation 146 'zext' 'tmp_39_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%flatten_output_addr_12 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_3" [minst/source/test.cpp:226]   --->   Operation 147 'getelementptr' 'flatten_output_addr_12' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (2.77ns)   --->   "store float %pool2_output_load_12, float* %flatten_output_addr_12, align 16" [minst/source/test.cpp:226]   --->   Operation 148 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_9 : Operation 149 [1/2] (2.77ns)   --->   "%pool2_output_load_13 = load float* %pool2_output_addr_13, align 4" [minst/source/test.cpp:226]   --->   Operation 149 'load' 'pool2_output_load_13' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_39_3_1 = zext i7 %tmp_38_3_s to i64" [minst/source/test.cpp:226]   --->   Operation 150 'zext' 'tmp_39_3_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%flatten_output_addr_13 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_3_1" [minst/source/test.cpp:226]   --->   Operation 151 'getelementptr' 'flatten_output_addr_13' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (2.77ns)   --->   "store float %pool2_output_load_13, float* %flatten_output_addr_13, align 4" [minst/source/test.cpp:226]   --->   Operation 152 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_9 : Operation 153 [2/2] (2.77ns)   --->   "%pool2_output_load_14 = load float* %pool2_output_addr_14, align 8" [minst/source/test.cpp:226]   --->   Operation 153 'load' 'pool2_output_load_14' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_38_3_2 = or i7 %cnt, 15" [minst/source/test.cpp:226]   --->   Operation 154 'or' 'tmp_38_3_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_9 : Operation 155 [2/2] (2.77ns)   --->   "%pool2_output_load_15 = load float* %pool2_output_addr_15, align 4" [minst/source/test.cpp:226]   --->   Operation 155 'load' 'pool2_output_load_15' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 10 <SV = 9> <Delay = 5.54>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str14) nounwind" [minst/source/test.cpp:224]   --->   Operation 156 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str14) nounwind" [minst/source/test.cpp:224]   --->   Operation 157 'specregionbegin' 'tmp_22' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str36) nounwind" [minst/source/test.cpp:224]   --->   Operation 158 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (1.31ns)   --->   "%cnt_1 = add i7 %cnt, 16" [minst/source/test.cpp:226]   --->   Operation 159 'add' 'cnt_1' <Predicate = (!exitcond2)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_38_3_cast1 = zext i7 %tmp_38_3_s to i8" [minst/source/test.cpp:226]   --->   Operation 160 'zext' 'tmp_38_3_cast1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (1.31ns)   --->   "%tmp_38_3_1 = add i8 %tmp_38_3_cast1, 1" [minst/source/test.cpp:226]   --->   Operation 161 'add' 'tmp_38_3_1' <Predicate = (!exitcond2)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/2] (2.77ns)   --->   "%pool2_output_load_14 = load float* %pool2_output_addr_14, align 8" [minst/source/test.cpp:226]   --->   Operation 162 'load' 'pool2_output_load_14' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_39_3_2 = zext i8 %tmp_38_3_1 to i64" [minst/source/test.cpp:226]   --->   Operation 163 'zext' 'tmp_39_3_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%flatten_output_addr_14 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_3_2" [minst/source/test.cpp:226]   --->   Operation 164 'getelementptr' 'flatten_output_addr_14' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (2.77ns)   --->   "store float %pool2_output_load_14, float* %flatten_output_addr_14, align 4" [minst/source/test.cpp:226]   --->   Operation 165 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_10 : Operation 166 [1/2] (2.77ns)   --->   "%pool2_output_load_15 = load float* %pool2_output_addr_15, align 4" [minst/source/test.cpp:226]   --->   Operation 166 'load' 'pool2_output_load_15' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_39_3_3 = zext i7 %tmp_38_3_2 to i64" [minst/source/test.cpp:226]   --->   Operation 167 'zext' 'tmp_39_3_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%flatten_output_addr_15 = getelementptr inbounds [80 x float]* @flatten_output, i64 0, i64 %tmp_39_3_3" [minst/source/test.cpp:226]   --->   Operation 168 'getelementptr' 'flatten_output_addr_15' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (2.77ns)   --->   "store float %pool2_output_load_15, float* %flatten_output_addr_15, align 4" [minst/source/test.cpp:226]   --->   Operation 169 'store' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str14, i32 %tmp_22) nounwind" [minst/source/test.cpp:226]   --->   Operation 170 'specregionend' 'empty_108' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "br label %1" [minst/source/test.cpp:223]   --->   Operation 171 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "ret void" [minst/source/test.cpp:233]   --->   Operation 172 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 1.88ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('channels') with incoming values : ('channels', minst/source/test.cpp:223) [5]  (0.466 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('channels') with incoming values : ('channels', minst/source/test.cpp:223) [5]  (0 ns)
	'getelementptr' operation ('pool2_output_addr', minst/source/test.cpp:226) [18]  (0 ns)
	'load' operation ('pool2_output_load', minst/source/test.cpp:226) on array 'pool2_output' [66]  (2.77 ns)

 <State 3>: 5.54ns
The critical path consists of the following:
	'load' operation ('pool2_output_load', minst/source/test.cpp:226) on array 'pool2_output' [66]  (2.77 ns)
	'store' operation (minst/source/test.cpp:226) of variable 'pool2_output_load', minst/source/test.cpp:226 on array 'flatten_output' [71]  (2.77 ns)

 <State 4>: 5.54ns
The critical path consists of the following:
	'load' operation ('pool2_output_load_2', minst/source/test.cpp:226) on array 'pool2_output' [77]  (2.77 ns)
	'store' operation (minst/source/test.cpp:226) of variable 'pool2_output_load_2', minst/source/test.cpp:226 on array 'flatten_output' [81]  (2.77 ns)

 <State 5>: 5.54ns
The critical path consists of the following:
	'load' operation ('pool2_output_load_4', minst/source/test.cpp:226) on array 'pool2_output' [87]  (2.77 ns)
	'store' operation (minst/source/test.cpp:226) of variable 'pool2_output_load_4', minst/source/test.cpp:226 on array 'flatten_output' [92]  (2.77 ns)

 <State 6>: 5.54ns
The critical path consists of the following:
	'load' operation ('pool2_output_load_6', minst/source/test.cpp:226) on array 'pool2_output' [98]  (2.77 ns)
	'store' operation (minst/source/test.cpp:226) of variable 'pool2_output_load_6', minst/source/test.cpp:226 on array 'flatten_output' [102]  (2.77 ns)

 <State 7>: 5.54ns
The critical path consists of the following:
	'load' operation ('pool2_output_load_8', minst/source/test.cpp:226) on array 'pool2_output' [108]  (2.77 ns)
	'store' operation (minst/source/test.cpp:226) of variable 'pool2_output_load_8', minst/source/test.cpp:226 on array 'flatten_output' [112]  (2.77 ns)

 <State 8>: 5.54ns
The critical path consists of the following:
	'load' operation ('pool2_output_load_10', minst/source/test.cpp:226) on array 'pool2_output' [118]  (2.77 ns)
	'store' operation (minst/source/test.cpp:226) of variable 'pool2_output_load_10', minst/source/test.cpp:226 on array 'flatten_output' [122]  (2.77 ns)

 <State 9>: 5.54ns
The critical path consists of the following:
	'load' operation ('pool2_output_load_12', minst/source/test.cpp:226) on array 'pool2_output' [127]  (2.77 ns)
	'store' operation (minst/source/test.cpp:226) of variable 'pool2_output_load_12', minst/source/test.cpp:226 on array 'flatten_output' [132]  (2.77 ns)

 <State 10>: 5.54ns
The critical path consists of the following:
	'load' operation ('pool2_output_load_14', minst/source/test.cpp:226) on array 'pool2_output' [138]  (2.77 ns)
	'store' operation (minst/source/test.cpp:226) of variable 'pool2_output_load_14', minst/source/test.cpp:226 on array 'flatten_output' [142]  (2.77 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
