# system info uart_tb on 2016.10.23.17:58:37
system_info:
name,value
DEVICE,EP4CE30F23C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1477252694
#
#
# Files generated for uart_tb on 2016.10.23.17:58:37
files:
filepath,kind,attributes,module,is_top
uart/testbench/uart_tb/simulation/uart_tb.vhd,VHDL,,uart_tb,true
uart/testbench/uart_tb/simulation/submodules/uart.vhd,VHDL,,uart,false
uart/testbench/uart_tb/simulation/submodules/mentor/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_verbosity_pkg,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/mentor/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_mm_pkg,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/mentor/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_avalon_utilities_pkg,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/mentor/altera_avalon_mm_master_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl_pkg.vhd,VHDL,,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/altera_avalon_mm_master_bfm_vhdl.vhd,VHDL,,altera_avalon_mm_master_bfm_vhdl,false
uart/testbench/uart_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
uart/testbench/uart_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm,false
uart/testbench/uart_tb/simulation/submodules/altera_conduit_bfm.vhd,VHDL,,altera_conduit_bfm,false
uart/testbench/uart_tb/simulation/submodules/mentor/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_mentor_verbosity_pkg,altera_avalon_interrupt_sink_vhdl,false
uart/testbench/uart_tb/simulation/submodules/mentor/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_interrupt_sink_vhdl,false
uart/testbench/uart_tb/simulation/submodules/mentor/altera_avalon_interrupt_sink_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_interrupt_sink_vhdl,false
uart/testbench/uart_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_interrupt_sink_vhdl,false
uart/testbench/uart_tb/simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_interrupt_sink_vhdl,false
uart/testbench/uart_tb/simulation/submodules/altera_avalon_interrupt_sink_vhdl_wrapper.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC CADENCE_SPECIFIC SYNOPSYS_SPECIFIC,altera_avalon_interrupt_sink_vhdl,false
uart/testbench/uart_tb/simulation/submodules/altera_avalon_interrupt_sink_vhdl_pkg.vhd,VHDL,,altera_avalon_interrupt_sink_vhdl,false
uart/testbench/uart_tb/simulation/submodules/altera_avalon_interrupt_sink_vhdl.vhd,VHDL,,altera_avalon_interrupt_sink_vhdl,false
uart/testbench/uart_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
uart/testbench/uart_tb/simulation/submodules/altera_mm_interconnect.vhd,VHDL,,altera_mm_interconnect,false
uart/testbench/uart_tb/simulation/submodules/altera_irq_mapper.vho,VHDL,,altera_irq_mapper,false
uart/testbench/uart_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
uart/testbench/uart_tb/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
uart/testbench/uart_tb/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
uart_tb.uart_inst,uart
uart_tb.uart_inst.rs232_0,uart_rs232_0
uart_tb.uart_inst_avalon_rs232_slave_bfm,altera_avalon_mm_master_bfm_vhdl
uart_tb.uart_inst_clk_bfm,altera_avalon_clock_source
uart_tb.uart_inst_external_interface_bfm,altera_conduit_bfm
uart_tb.uart_inst_interrupt_bfm,altera_avalon_interrupt_sink_vhdl
uart_tb.uart_inst_reset_bfm,altera_avalon_reset_source
uart_tb.mm_interconnect_0,altera_mm_interconnect
uart_tb.mm_interconnect_0.uart_inst_avalon_rs232_slave_bfm_m0_translator,altera_merlin_master_translator
uart_tb.mm_interconnect_0.uart_inst_avalon_rs232_slave_translator,altera_merlin_slave_translator
uart_tb.irq_mapper,altera_irq_mapper
