
*** Running vivado
    with args -log uartrtx_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uartrtx_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source uartrtx_top.tcl -notrace
Command: synth_design -top uartrtx_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27107 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1828.578 ; gain = 202.715 ; free physical = 9308 ; free virtual = 13649
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uartrtx_top' [/home/kawamata/git/nexysa7prj/sim_uartlight/uartrtx_top.sv:3]
WARNING: [Synth 8-6104] Input port 'UART_RTS' has an internal driver [/home/kawamata/git/nexysa7prj/sim_uartlight/uartrtx_top.sv:53]
WARNING: [Synth 8-6014] Unused sequential element rxval_reg[3] was removed.  [/home/kawamata/git/nexysa7prj/sim_uartlight/uartrtx_top.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'uartrtx_top' (1#1) [/home/kawamata/git/nexysa7prj/sim_uartlight/uartrtx_top.sv:3]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[14]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[13]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[12]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[11]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[10]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[9]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[8]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[7]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[6]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[5]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[4]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[3]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[2]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[1]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1891.328 ; gain = 265.465 ; free physical = 9341 ; free virtual = 13682
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW[15] with 1st driver pin 'SW[15]' [/home/kawamata/git/nexysa7prj/sim_uartlight/uartrtx_top.sv:3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin SW[15] with 2nd driver pin 'UART_RTS' [/home/kawamata/git/nexysa7prj/sim_uartlight/uartrtx_top.sv:3]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1891.328 ; gain = 265.465 ; free physical = 9336 ; free virtual = 13677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1891.328 ; gain = 265.465 ; free physical = 9336 ; free virtual = 13677
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1891.328 ; gain = 0.000 ; free physical = 9330 ; free virtual = 13671
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RXD_OUT'. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kawamata/git/nexysa7prj/sim_uartlight/a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uartrtx_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uartrtx_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.094 ; gain = 0.000 ; free physical = 9253 ; free virtual = 13594
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2021.094 ; gain = 0.000 ; free physical = 9253 ; free virtual = 13594
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9313 ; free virtual = 13654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9313 ; free virtual = 13654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9313 ; free virtual = 13654
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rxstate_reg' in module 'uartrtx_top'
INFO: [Synth 8-5544] ROM "ledenc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ledenc0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ledenc1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ledenc2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ledenc3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ledenc4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ledenc5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ledenc6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               01
                 iSTATE0 |                              010 |                               10
*
                  iSTATE |                              100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxstate_reg' using encoding 'one-hot' in module 'uartrtx_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9305 ; free virtual = 13647
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uartrtx_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  16 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[14]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[13]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[12]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[11]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[10]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[9]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[8]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[7]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[6]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[5]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[4]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[3]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[2]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[1]
WARNING: [Synth 8-3331] design uartrtx_top has unconnected port SW[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ledval_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9289 ; free virtual = 13634
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9169 ; free virtual = 13514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9169 ; free virtual = 13514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9167 ; free virtual = 13512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5753] loadless multi-driven net SW[15] with 1st driver pin 'SW[15]' [/home/kawamata/git/nexysa7prj/sim_uartlight/uartrtx_top.sv:3]
WARNING: [Synth 8-5753] loadless multi-driven net UART_RTS with 2nd driver pin 'UART_RTS' [/home/kawamata/git/nexysa7prj/sim_uartlight/uartrtx_top.sv:3]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9167 ; free virtual = 13512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9167 ; free virtual = 13512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9167 ; free virtual = 13512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9167 ; free virtual = 13512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9167 ; free virtual = 13512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9167 ; free virtual = 13512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     5|
|5     |LUT3   |    11|
|6     |LUT4   |    69|
|7     |LUT5   |    37|
|8     |LUT6   |    28|
|9     |FDRE   |    71|
|10    |FDSE   |     1|
|11    |IBUF   |     2|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   248|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2021.094 ; gain = 395.230 ; free physical = 9167 ; free virtual = 13512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2021.094 ; gain = 265.465 ; free physical = 9220 ; free virtual = 13565
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2021.102 ; gain = 395.230 ; free physical = 9220 ; free virtual = 13565
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.102 ; gain = 0.000 ; free physical = 9288 ; free virtual = 13633
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.102 ; gain = 0.000 ; free physical = 9234 ; free virtual = 13579
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 40 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2021.102 ; gain = 552.594 ; free physical = 9371 ; free virtual = 13716
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.102 ; gain = 0.000 ; free physical = 9371 ; free virtual = 13716
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/kawamata/git/nexysa7prj/sim_uartlight/uartrtx.runs/synth_1/uartrtx_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uartrtx_top_utilization_synth.rpt -pb uartrtx_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 16:10:04 2020...
