# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DPP.srcs/sources_1/ip/ram/ram_sim_netlist.vhdl" \
"E:/OUSL/5th Year/EEX7436/EEX7436 LAB01/LAB01_Home_Based_Tasks/project_1.srcs/sources_1/new/clock_div_model.vhd" \
"../../../../DPP.srcs/sources_1/new/ram_fsm.vhd" \
"../../../../DPP.srcs/sources_1/new/ram_top.vhd" \

# Do not sort compile order
nosort
