Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sat Oct 12 17:56:23 2024
| Host         : DESKTOP-PSI4IU2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_wrapper_control_sets_placed.rpt
| Design       : CPU_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   124 |
|    Minimum number of control sets                        |   124 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   124 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    42 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    60 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           51 |
| No           | No                    | Yes                    |              59 |           19 |
| No           | Yes                   | No                     |              46 |           22 |
| Yes          | No                    | No                     |            1923 |         1500 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              90 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                   Clock Signal                                                                                   |                                                                 Enable Signal                                                                |                                                                             Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       |                                                                                                                                              | CPU_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                               |                2 |              3 |         1.50 |
|  CPU_i/ClockSplitter/U0/clk_1_BUFG                                                                                                                                               |                                                                                                                                              |                                                                                                                                                                         |                3 |              4 |         1.33 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT            |                                                                                                                                                                         |                2 |              4 |         2.00 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       |                                                                                                                                              | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/reset_in                                                                      |                1 |              5 |         5.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/nextState[4]_i_1_n_0                                                                                                   |                                                                                                                                                                         |                3 |              5 |         1.67 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0   | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                2 |              5 |         2.50 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_ID_REG              | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                1 |              5 |         5.00 |
|  CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                                                      |                                                                                                                                              | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_0                                                        |                1 |              5 |         5.00 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_ID_REG                        | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                1 |              5 |         5.00 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       |                                                                                                                                              | CPU_i/gmii_to_rgmii_0/U0/i_CPU_gmii_to_rgmii_0_0_clocking/tx_reset                                                                                                      |                1 |              5 |         5.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/IO_Select0                                                                                                             |                                                                                                                                                                         |                2 |              5 |         2.50 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       | CPU_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                     | CPU_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                         |                1 |              6 |         6.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Argument2[15]_i_1_n_0                                                                                                  |                                                                                                                                                                         |                8 |              8 |         1.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[18][15]_i_1_n_0                                                                                              |                                                                                                                                                                         |                4 |              8 |         2.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/bram_we[7]_i_1_n_0                                                                                                     |                                                                                                                                                                         |                5 |              8 |         1.60 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[15]1_out[8]                                                                                                  |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[15]1_out[1]                                                                                                  |                                                                                                                                                                         |                8 |              8 |         1.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[14]1_out[7]                                                                                                  |                                                                                                                                                                         |                4 |              8 |         2.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[7][7]_i_1_n_0                                                                                                |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[3][15]_i_1_n_0                                                                                               |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[8][15]_i_1_n_0                                                                                               |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[8][7]_i_1_n_0                                                                                                |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[11][15]_i_1_n_0                                                                                              |                                                                                                                                                                         |                8 |              8 |         1.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[0][7]_i_1_n_0                                                                                                |                                                                                                                                                                         |                8 |              8 |         1.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[10][15]_i_1_n_0                                                                                              |                                                                                                                                                                         |                8 |              8 |         1.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[11][7]_i_1_n_0                                                                                               |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[1][15]_i_1_n_0                                                                                               |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[7][15]_i_1_n_0                                                                                               |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[9][7]_i_1_n_0                                                                                                |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[12][7]_i_1_n_0                                                                                               |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[6][7]_i_1_n_0                                                                                                |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[12][15]_i_1_n_0                                                                                              |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[0][15]_i_1_n_0                                                                                               |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[10][7]_i_1_n_0                                                                                               |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[5][7]_i_1_n_0                                                                                                |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[13][15]_i_1_n_0                                                                                              |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[1][7]_i_1_n_0                                                                                                |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[6][15]_i_1_n_0                                                                                               |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[13][7]_i_1_n_0                                                                                               |                                                                                                                                                                         |                8 |              8 |         1.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[16][15]_i_1_n_0                                                                                              |                                                                                                                                                                         |                5 |              8 |         1.60 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[4][15]_i_1_n_0                                                                                               |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[9][15]_i_1_n_0                                                                                               |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[16][7]_i_1_n_0                                                                                               |                                                                                                                                                                         |                5 |              8 |         1.60 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[4][7]_i_1_n_0                                                                                                |                                                                                                                                                                         |                4 |              8 |         2.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[17][15]_i_1_n_0                                                                                              |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[19][15]_i_1_n_0                                                                                              |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[2][7]_i_1_n_0                                                                                                |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[2][15]_i_1_n_0                                                                                               |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[19][7]_i_1_n_0                                                                                               |                                                                                                                                                                         |                5 |              8 |         1.60 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[5][15]_i_1_n_0                                                                                               |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[18][7]_i_1_n_0                                                                                               |                                                                                                                                                                         |                5 |              8 |         1.60 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[17][7]_i_1_n_0                                                                                               |                                                                                                                                                                         |                6 |              8 |         1.33 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[14]1_out[15]                                                                                                 |                                                                                                                                                                         |                4 |              8 |         2.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[3][7]_i_1_n_0                                                                                                |                                                                                                                                                                         |                7 |              8 |         1.14 |
|  CPU_i/ClockSplitter/U0/clk_1_BUFG                                                                                                                                               | CPU_i/CPU_Module_0/U0/bram_en                                                                                                                |                                                                                                                                                                         |                8 |             10 |         1.25 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_COMPLETE_BIT_LOC_REG               | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                3 |             10 |         3.33 |
|  CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                                                      |                                                                                                                                              | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out |                7 |             10 |         1.43 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         |                                                                                                                                              |                                                                                                                                                                         |                9 |             10 |         1.11 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       |                                                                                                                                              | CPU_i/util_vector_logic_0/Res[0]                                                                                                                                        |                2 |             10 |         5.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/stateIndexMain[3]_i_1_n_0                                                                                              |                                                                                                                                                                         |                4 |             11 |         2.75 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_10M_SPEED_BIT_LOC_REG         | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                5 |             12 |         2.40 |
|  CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0 |                                                                                                                                              |                                                                                                                                                                         |               10 |             12 |         1.20 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       |                                                                                                                                              | CPU_i/gmii_to_rgmii_0/U0/i_CPU_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_out                                                                                  |                6 |             15 |         2.50 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                       | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                6 |             15 |         2.50 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[5][31]_i_1_n_0                                                                                               |                                                                                                                                                                         |               14 |             16 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[4][31]_i_1_n_0                                                                                               |                                                                                                                                                                         |               13 |             16 |         1.23 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[3][31]_i_1_n_0                                                                                               |                                                                                                                                                                         |               14 |             16 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[9][31]_i_1_n_0                                                                                               |                                                                                                                                                                         |               14 |             16 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[7][31]_i_1_n_0                                                                                               |                                                                                                                                                                         |               14 |             16 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[8][31]_i_1_n_0                                                                                               |                                                                                                                                                                         |               14 |             16 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[6][31]_i_1_n_0                                                                                               |                                                                                                                                                                         |               14 |             16 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[14]1_out[31]                                                                                                 |                                                                                                                                                                         |                7 |             16 |         2.29 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[15]1_out[16]                                                                                                 |                                                                                                                                                                         |               13 |             16 |         1.23 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[19][31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               15 |             16 |         1.07 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Argument2[31]_i_1_n_0                                                                                                  |                                                                                                                                                                         |               16 |             16 |         1.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/bram_addr[15]_i_1_n_0                                                                                                  |                                                                                                                                                                         |                6 |             16 |         2.67 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[12][31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               15 |             16 |         1.07 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[0][31]_i_1_n_0                                                                                               |                                                                                                                                                                         |               14 |             16 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[10][31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               14 |             16 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[13][31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               13 |             16 |         1.23 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[16][31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               13 |             16 |         1.23 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG                     | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                5 |             16 |         3.20 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[17][31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               14 |             16 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[18][31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               13 |             16 |         1.23 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG                      | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                5 |             16 |         3.20 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[1][31]_i_1_n_0                                                                                               |                                                                                                                                                                         |               14 |             16 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[11][31]_i_1_n_0                                                                                              |                                                                                                                                                                         |               13 |             16 |         1.23 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[2][31]_i_1_n_0                                                                                               |                                                                                                                                                                         |               14 |             16 |         1.14 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       |                                                                                                                                              | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                             |                7 |             18 |         2.57 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/aligned_address0                                                                                                       |                                                                                                                                                                         |                8 |             19 |         2.38 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/state[4]_i_1_n_0                                                                                                       |                                                                                                                                                                         |               10 |             21 |         2.10 |
|  CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                                                      |                                                                                                                                              |                                                                                                                                                                         |                9 |             25 |         2.78 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/CIR                                                                                                                    |                                                                                                                                                                         |               18 |             27 |         1.50 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Argument2[7]_i_1_n_0                                                                                                   |                                                                                                                                                                         |               13 |             28 |         2.15 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[10][63]_i_1_n_0                                                                                              |                                                                                                                                                                         |               31 |             32 |         1.03 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[12][63]_i_1_n_0                                                                                              |                                                                                                                                                                         |               31 |             32 |         1.03 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[3][63]_i_1_n_0                                                                                               |                                                                                                                                                                         |               30 |             32 |         1.07 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[14]1_out[63]                                                                                                 |                                                                                                                                                                         |               11 |             32 |         2.91 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[13][63]_i_1_n_0                                                                                              |                                                                                                                                                                         |               29 |             32 |         1.10 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[11][63]_i_1_n_0                                                                                              |                                                                                                                                                                         |               30 |             32 |         1.07 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[7][63]_i_1_n_0                                                                                               |                                                                                                                                                                         |               31 |             32 |         1.03 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[18][63]_i_1_n_0                                                                                              |                                                                                                                                                                         |               30 |             32 |         1.07 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[15]1_out[32]                                                                                                 |                                                                                                                                                                         |               29 |             32 |         1.10 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[0][63]_i_1_n_0                                                                                               |                                                                                                                                                                         |               30 |             32 |         1.07 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[9][63]_i_1_n_0                                                                                               |                                                                                                                                                                         |               30 |             32 |         1.07 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       | CPU_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/CPU_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1_n_0 |                                                                                                                                                                         |                7 |             32 |         4.57 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[5][63]_i_1_n_0                                                                                               |                                                                                                                                                                         |               30 |             32 |         1.07 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[1][63]_i_1_n_0                                                                                               |                                                                                                                                                                         |               30 |             32 |         1.07 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[17][63]_i_1_n_0                                                                                              |                                                                                                                                                                         |               16 |             32 |         2.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[6][63]_i_1_n_0                                                                                               |                                                                                                                                                                         |               30 |             32 |         1.07 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[2][63]_i_1_n_0                                                                                               |                                                                                                                                                                         |               32 |             32 |         1.00 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[4][63]_i_1_n_0                                                                                               |                                                                                                                                                                         |               31 |             32 |         1.03 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[8][63]_i_1_n_0                                                                                               |                                                                                                                                                                         |               29 |             32 |         1.10 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[16][63]_i_1_n_0                                                                                              |                                                                                                                                                                         |               28 |             32 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Registers[19][63]_i_1_n_0                                                                                              |                                                                                                                                                                         |               28 |             32 |         1.14 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Argument2[63]_i_1_n_0                                                                                                  |                                                                                                                                                                         |               31 |             33 |         1.06 |
|  CPU_i/ClockSplitter/U0/clk_0_BUFG                                                                                                                                               |                                                                                                                                              | CPU_i/proc_sys_reset_0/U0/mb_reset                                                                                                                                      |               14 |             34 |         2.43 |
|  CPU_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                       |                                                                                                                                              |                                                                                                                                                                         |               21 |             56 |         2.67 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/temp_data10                                                                                                            |                                                                                                                                                                         |               46 |             64 |         1.39 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/bram_dout[63]_i_1_n_0                                                                                                  |                                                                                                                                                                         |               41 |             64 |         1.56 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/write_data0                                                                                                            |                                                                                                                                                                         |               42 |             64 |         1.52 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Argument1[63]_i_1_n_0                                                                                                  |                                                                                                                                                                         |               54 |             64 |         1.19 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Argument3[63]_i_1_n_0                                                                                                  |                                                                                                                                                                         |               61 |             72 |         1.18 |
|  CPU_i/CPU_Clock_Control/U0/clk_div_BUFG                                                                                                                                         | CPU_i/CPU_Module_0/U0/Result[63]_i_1_n_0                                                                                                     |                                                                                                                                                                         |               27 |             72 |         2.67 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


