Classic Timing Analyzer report for ProcessadorDidático
Fri Dec 23 22:42:33 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                    ;
+------------------------------+-------+---------------+-------------+---------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From          ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.882 ns    ; Controle      ; Saida[15]~reg0 ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.840 ns    ; Saida[3]~reg0 ; Saida[3]       ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.522 ns   ; Entrada[12]   ; Saida[12]~reg0 ; --         ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;               ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+-------------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To             ; To Clock ;
+-------+--------------+------------+-------------+----------------+----------+
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[0]~reg0  ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[1]~reg0  ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[2]~reg0  ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[3]~reg0  ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[4]~reg0  ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[5]~reg0  ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[6]~reg0  ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[7]~reg0  ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[8]~reg0  ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[9]~reg0  ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[10]~reg0 ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[11]~reg0 ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[12]~reg0 ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[13]~reg0 ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[14]~reg0 ; Clock    ;
; N/A   ; None         ; 3.882 ns   ; Controle    ; Saida[15]~reg0 ; Clock    ;
; N/A   ; None         ; 3.643 ns   ; Entrada[14] ; Saida[14]~reg0 ; Clock    ;
; N/A   ; None         ; 3.468 ns   ; Entrada[10] ; Saida[10]~reg0 ; Clock    ;
; N/A   ; None         ; 3.368 ns   ; Entrada[11] ; Saida[11]~reg0 ; Clock    ;
; N/A   ; None         ; 3.368 ns   ; Entrada[3]  ; Saida[3]~reg0  ; Clock    ;
; N/A   ; None         ; 3.283 ns   ; Entrada[7]  ; Saida[7]~reg0  ; Clock    ;
; N/A   ; None         ; 3.275 ns   ; Entrada[8]  ; Saida[8]~reg0  ; Clock    ;
; N/A   ; None         ; 3.265 ns   ; Entrada[1]  ; Saida[1]~reg0  ; Clock    ;
; N/A   ; None         ; 3.208 ns   ; Entrada[15] ; Saida[15]~reg0 ; Clock    ;
; N/A   ; None         ; 3.176 ns   ; Entrada[13] ; Saida[13]~reg0 ; Clock    ;
; N/A   ; None         ; 3.169 ns   ; Entrada[2]  ; Saida[2]~reg0  ; Clock    ;
; N/A   ; None         ; 3.132 ns   ; Entrada[9]  ; Saida[9]~reg0  ; Clock    ;
; N/A   ; None         ; 3.131 ns   ; Entrada[5]  ; Saida[5]~reg0  ; Clock    ;
; N/A   ; None         ; 3.101 ns   ; Entrada[0]  ; Saida[0]~reg0  ; Clock    ;
; N/A   ; None         ; 3.064 ns   ; Entrada[4]  ; Saida[4]~reg0  ; Clock    ;
; N/A   ; None         ; 3.048 ns   ; Entrada[6]  ; Saida[6]~reg0  ; Clock    ;
; N/A   ; None         ; 2.761 ns   ; Entrada[12] ; Saida[12]~reg0 ; Clock    ;
+-------+--------------+------------+-------------+----------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To        ; From Clock ;
+-------+--------------+------------+----------------+-----------+------------+
; N/A   ; None         ; 7.840 ns   ; Saida[3]~reg0  ; Saida[3]  ; Clock      ;
; N/A   ; None         ; 7.451 ns   ; Saida[15]~reg0 ; Saida[15] ; Clock      ;
; N/A   ; None         ; 6.836 ns   ; Saida[9]~reg0  ; Saida[9]  ; Clock      ;
; N/A   ; None         ; 6.710 ns   ; Saida[5]~reg0  ; Saida[5]  ; Clock      ;
; N/A   ; None         ; 6.702 ns   ; Saida[12]~reg0 ; Saida[12] ; Clock      ;
; N/A   ; None         ; 6.646 ns   ; Saida[0]~reg0  ; Saida[0]  ; Clock      ;
; N/A   ; None         ; 6.583 ns   ; Saida[10]~reg0 ; Saida[10] ; Clock      ;
; N/A   ; None         ; 6.517 ns   ; Saida[7]~reg0  ; Saida[7]  ; Clock      ;
; N/A   ; None         ; 6.513 ns   ; Saida[4]~reg0  ; Saida[4]  ; Clock      ;
; N/A   ; None         ; 6.334 ns   ; Saida[13]~reg0 ; Saida[13] ; Clock      ;
; N/A   ; None         ; 6.331 ns   ; Saida[11]~reg0 ; Saida[11] ; Clock      ;
; N/A   ; None         ; 6.301 ns   ; Saida[6]~reg0  ; Saida[6]  ; Clock      ;
; N/A   ; None         ; 6.296 ns   ; Saida[14]~reg0 ; Saida[14] ; Clock      ;
; N/A   ; None         ; 5.775 ns   ; Saida[2]~reg0  ; Saida[2]  ; Clock      ;
; N/A   ; None         ; 5.444 ns   ; Saida[8]~reg0  ; Saida[8]  ; Clock      ;
; N/A   ; None         ; 5.415 ns   ; Saida[1]~reg0  ; Saida[1]  ; Clock      ;
+-------+--------------+------------+----------------+-----------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+-------------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To             ; To Clock ;
+---------------+-------------+-----------+-------------+----------------+----------+
; N/A           ; None        ; -2.522 ns ; Entrada[12] ; Saida[12]~reg0 ; Clock    ;
; N/A           ; None        ; -2.809 ns ; Entrada[6]  ; Saida[6]~reg0  ; Clock    ;
; N/A           ; None        ; -2.825 ns ; Entrada[4]  ; Saida[4]~reg0  ; Clock    ;
; N/A           ; None        ; -2.862 ns ; Entrada[0]  ; Saida[0]~reg0  ; Clock    ;
; N/A           ; None        ; -2.892 ns ; Entrada[5]  ; Saida[5]~reg0  ; Clock    ;
; N/A           ; None        ; -2.893 ns ; Entrada[9]  ; Saida[9]~reg0  ; Clock    ;
; N/A           ; None        ; -2.930 ns ; Entrada[2]  ; Saida[2]~reg0  ; Clock    ;
; N/A           ; None        ; -2.937 ns ; Entrada[13] ; Saida[13]~reg0 ; Clock    ;
; N/A           ; None        ; -2.969 ns ; Entrada[15] ; Saida[15]~reg0 ; Clock    ;
; N/A           ; None        ; -3.026 ns ; Entrada[1]  ; Saida[1]~reg0  ; Clock    ;
; N/A           ; None        ; -3.036 ns ; Entrada[8]  ; Saida[8]~reg0  ; Clock    ;
; N/A           ; None        ; -3.044 ns ; Entrada[7]  ; Saida[7]~reg0  ; Clock    ;
; N/A           ; None        ; -3.129 ns ; Entrada[11] ; Saida[11]~reg0 ; Clock    ;
; N/A           ; None        ; -3.129 ns ; Entrada[3]  ; Saida[3]~reg0  ; Clock    ;
; N/A           ; None        ; -3.229 ns ; Entrada[10] ; Saida[10]~reg0 ; Clock    ;
; N/A           ; None        ; -3.404 ns ; Entrada[14] ; Saida[14]~reg0 ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[0]~reg0  ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[1]~reg0  ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[2]~reg0  ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[3]~reg0  ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[4]~reg0  ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[5]~reg0  ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[6]~reg0  ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[7]~reg0  ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[8]~reg0  ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[9]~reg0  ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[10]~reg0 ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[11]~reg0 ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[12]~reg0 ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[13]~reg0 ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[14]~reg0 ; Clock    ;
; N/A           ; None        ; -3.643 ns ; Controle    ; Saida[15]~reg0 ; Clock    ;
+---------------+-------------+-----------+-------------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 23 22:42:33 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProcessadorDidático -c ProcessadorDidático --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clock"
Info: tsu for register "Saida[0]~reg0" (data pin = "Controle", clock pin = "Clock") is 3.882 ns
    Info: + Longest pin to register delay is 6.247 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W14; Fanout = 16; PIN Node = 'Controle'
        Info: 2: + IC(4.674 ns) + CELL(0.746 ns) = 6.247 ns; Loc. = LCFF_X14_Y19_N1; Fanout = 1; REG Node = 'Saida[0]~reg0'
        Info: Total cell delay = 1.573 ns ( 25.18 % )
        Info: Total interconnect delay = 4.674 ns ( 74.82 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y19_N1; Fanout = 1; REG Node = 'Saida[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.96 % )
        Info: Total interconnect delay = 0.983 ns ( 40.04 % )
Info: tco from clock "Clock" to destination pin "Saida[3]" through register "Saida[3]~reg0" is 7.840 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y19_N21; Fanout = 1; REG Node = 'Saida[3]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.96 % )
        Info: Total interconnect delay = 0.983 ns ( 40.04 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.291 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N21; Fanout = 1; REG Node = 'Saida[3]~reg0'
        Info: 2: + IC(3.147 ns) + CELL(2.144 ns) = 5.291 ns; Loc. = PIN_W3; Fanout = 0; PIN Node = 'Saida[3]'
        Info: Total cell delay = 2.144 ns ( 40.52 % )
        Info: Total interconnect delay = 3.147 ns ( 59.48 % )
Info: th for register "Saida[12]~reg0" (data pin = "Entrada[12]", clock pin = "Clock") is -2.522 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'Saida[12]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.96 % )
        Info: Total interconnect delay = 0.983 ns ( 40.04 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.126 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; PIN Node = 'Entrada[12]'
        Info: 2: + IC(4.054 ns) + CELL(0.053 ns) = 4.971 ns; Loc. = LCCOMB_X14_Y19_N8; Fanout = 1; COMB Node = 'Saida[12]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.126 ns; Loc. = LCFF_X14_Y19_N9; Fanout = 1; REG Node = 'Saida[12]~reg0'
        Info: Total cell delay = 1.072 ns ( 20.91 % )
        Info: Total interconnect delay = 4.054 ns ( 79.09 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Fri Dec 23 22:42:35 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


