// Copyright (c) 2014-2014 Josh Blum
// SPDX-License-Identifier: BSL-1.0

/***********************************************************************
 * AXI DMA v7.1 userspace driver for Scatter/Gather mode
 **********************************************************************/

#pragma once
#include <stddef.h>
#include <stdint.h>

//! Return error codes
#define PZDUD_OK 0
#define PZDUD_ERROR_NOSG -1 //!< scatter/gather feature not detected
#define PZDUD_ERROR_TIMEOUT -2 //!< wait timeout or loop timeout
#define PZDUD_ERROR_ALLOC -5 //!< error allocating DMA buffers
#define PZDUD_ERROR_CLAIMED -6 //!< all buffers claimed by the user
#define PZDUD_ERROR_COMPLETE -7 //!< no completed buffer transactions

//! Direction constants to specify memory to/from stream
typedef enum pzdud_dir
{
    PZDUD_S2MM,
    PZDUD_MM2S,
} pzdud_dir_t;

//! opaque struct for dma driver instance
struct pzdud;
typedef struct pzdud pzdud_t;

/*!
 * Create a user DMA instance.
 * \param index the index of an AXI DMA in the device tree
 * \return the user dma instance structure or NULL on error
 */
static inline pzdud_t *pzdud_create(const size_t index);

/*!
 * Destroy a user DMA instance.
 * \param self the user dma instance structure
 * \return the error code or 0 for success
 */
static inline int pzdud_destroy(pzdud_t *self);

/*!
 * Reset the DMA engine.
 * \param self the user dma instance structure
 * \return the error code or 0 for success
 */
static inline int pzdud_reset(pzdud_t *self);

/*!
 * Allocate buffers and setup the scatter/gather table.
 * Call pzdud_alloc before initializing the engine.
 * \param self the user dma instance structure
 * \param dir the direction to/from stream
 * \param num_buffs the number of buffers in the table
 * \param buff_size the size of the buffers in bytes
 * \return the error code or 0 for success
 */
static inline int pzdud_alloc(pzdud_t *self, const pzdud_dir_t dir, const size_t num_buffs, const size_t buff_size);

/*!
 * Free buffers allocated by pzdud_alloc.
 * Only call pzdud_free when the engine is halted.
 * \param self the user dma instance structure
 * \param dir the direction to/from stream
 * \return the error code or 0 for success
 */
static inline int pzdud_free(pzdud_t *self, const pzdud_dir_t dir);

/*!
 * Initialize the DMA engine for streaming.
 * The engine will be ready to receive streams.
 * \param self the user dma instance structure
 * \param dir the direction to/from stream
 * \return the error code or 0 for success
 */
static inline int pzdud_init(pzdud_t *self, const pzdud_dir_t dir);

/*!
 * Halt/stop all ongoing transfer activity.
 * \param self the user dma instance structure
 * \param dir the direction to/from stream
 * \return the error code or 0 for success
 */
static inline int pzdud_halt(pzdud_t *self, const pzdud_dir_t dir);

/*!
 * Wait for a DMA buffer to become available.
 * \param self the user dma instance structure
 * \param dir the direction to/from stream
 * \param timeout_us the timeout in microseconds
 *
 * \return the error code for timeout or 0 for success
 */
static inline int pzdud_wait(pzdud_t *self, const pzdud_dir_t dir, const long timeout_us);

/*!
 * Acquire a DMA buffer from the engine.
 * The length value has the number of bytes filled by the transfer.
 * Return PZDUD_ERROR_COMPLETE when there are no completed transactions.
 * Return PZDUD_ERROR_CLAIMED when the user has acquired all buffers.
 * Otherwise return a handle that can be used to release the buffer.
 *
 * \param self the user dma instance structure
 * \param dir the direction to/from stream
 * \param [out] buffer the buffer pointer
 * \param [out] length the buffer length in bytes
 * \return the handle or negative error code
 */
static inline int pzdud_acquire(pzdud_t *self, const pzdud_dir_t dir, void **buffer, size_t *length);

/*!
 * Release a DMA buffer back the engine.
 * Returns immediately, no errors.
 * \param self the user dma instance structure
 * \param dir the direction to/from stream
 * \param length the length in bytes to submit (MM2S only)
 * \param handle the handle value from the acquire result
 */
static inline void pzdud_release(pzdud_t *self, const pzdud_dir_t dir, size_t handle, size_t length);

/***********************************************************************
 * implementation
 **********************************************************************/
#include <stdlib.h>
#include "pothos_zynq_dma_common.h"
#include <sys/ioctl.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <fcntl.h>
#include <sys/mman.h> //mmap
#include <unistd.h> //close

/***********************************************************************
 * Definition for instance data
 **********************************************************************/

/*!
 * Data for a given channel (direction independent)
 */
typedef struct
{
    //! mapped registers
    void *ctrl_reg;
    void *stat_reg;
    void *head_reg;
    void *tail_reg;

    //! allocation array
    pothos_zynq_dma_alloc_t allocs;

    //! allocation settings
    size_t num_buffs;
    size_t buff_size;

    //! buffer tracking
    size_t head_index;
    size_t tail_index;
    size_t num_acquired;

    pothos_zynq_dma_buff_t *sgbuff;
    xilinx_dma_desc_t *sgtable;

} pzdud_chan_t;

struct pzdud
{
    int fd; //!< file descriptor for device node
    void *regs; //!< mapped register space

    //! per channel state
    pzdud_chan_t s2mm_chan;
    pzdud_chan_t mm2s_chan;
};

/***********************************************************************
 * Helper functions
 **********************************************************************/
static inline void __pzdud_write32(void *addr, uint32_t val)
{
    volatile uint32_t *p = (volatile uint32_t *)(addr);
    *p = val;
}

static inline uint32_t __pzdud_read32(void *addr)
{
    volatile uint32_t *p = (volatile uint32_t *)(addr);
    return *p;
}

static inline size_t __pzdud_virt_to_phys(void *virt, const pothos_zynq_dma_buff_t *buff)
{
    size_t offset = (size_t)virt - (size_t)buff->uaddr;
    return offset + buff->paddr;
}

static inline void *__pzdud_virt_to_kern(void *virt, const pothos_zynq_dma_buff_t *buff)
{
    size_t offset = (size_t)virt - (size_t)buff->uaddr;
    return (void *)(offset + (size_t)buff->kaddr);
}

/***********************************************************************
 * create/destroy implementation
 **********************************************************************/
static inline pzdud_t *pzdud_create(const size_t index)
{
    //format the expected device name
    char device_name[1024];
    if (snprintf(device_name, sizeof(device_name), "/dev/pothos_zynq_dma%d", index) <= 0)
    {
        printf("Failed to format a device name\n");
        return NULL;
    }

    //open the device
    int fd = open(device_name, O_RDWR | O_SYNC);
    if (fd <= 0)
    {
        perror("pzdud_create::open()");
        return NULL;
    }

    //map the register space
    void *regs = mmap(NULL, POTHOS_ZYNQ_DMA_REGS_SIZE, PROT_READ | PROT_WRITE, MAP_SHARED, fd, POTHOS_ZYNQ_DMA_REGS_OFF);
    if (regs == MAP_FAILED)
    {
        perror("pzdud_create::mmap(regs)");
        return NULL;
    }

    //initialize the object structure
    pzdud_t *self = (pzdud_t *)calloc(1, sizeof(pzdud_t));
    self->fd = fd;
    self->regs = regs;
    self->s2mm_chan.ctrl_reg = ((char *)regs) + XILINX_DMA_S2MM_DMACR_OFFSET;
    self->s2mm_chan.stat_reg = ((char *)regs) + XILINX_DMA_S2MM_DMASR_OFFSET;
    self->s2mm_chan.head_reg = ((char *)regs) + XILINX_DMA_S2MM_CURDESC_OFFSET;
    self->s2mm_chan.tail_reg = ((char *)regs) + XILINX_DMA_S2MM_TAILDESC_OFFSET;
    self->mm2s_chan.ctrl_reg = ((char *)regs) + XILINX_DMA_MM2S_DMACR_OFFSET;
    self->mm2s_chan.stat_reg = ((char *)regs) + XILINX_DMA_MM2S_DMASR_OFFSET;
    self->mm2s_chan.head_reg = ((char *)regs) + XILINX_DMA_MM2S_CURDESC_OFFSET;
    self->mm2s_chan.tail_reg = ((char *)regs) + XILINX_DMA_MM2S_TAILDESC_OFFSET;

    return self;
}

static inline int pzdud_destroy(pzdud_t *self)
{
    munmap(self->regs, POTHOS_ZYNQ_DMA_REGS_SIZE);
    close(self->fd);
    free(self);
    return PZDUD_OK;
}

/***********************************************************************
 * reset implementation
 **********************************************************************/
static inline int __pzdud_reset(pzdud_chan_t *chan)
{
    int loop = 0;

    //perform a soft reset and wait for done
    __pzdud_write32(chan->ctrl_reg, __pzdud_read32(chan->ctrl_reg) | XILINX_DMA_CR_RESET_MASK);
    loop = XILINX_DMA_RESET_LOOP;
    while ((__pzdud_read32(chan->ctrl_reg) & XILINX_DMA_CR_RESET_MASK) != 0)
    {
        if (--loop == 0) return PZDUD_ERROR_TIMEOUT;
    }

    return PZDUD_OK;
}

static inline int pzdud_reset(pzdud_t *self)
{
    int ret = PZDUD_OK;

    ret = __pzdud_reset(&self->s2mm_chan);
    if (ret != PZDUD_OK) return ret;

    ret = __pzdud_reset(&self->mm2s_chan);
    if (ret != PZDUD_OK) return ret;

    return ret;
}

/***********************************************************************
 * allocation implementation
 **********************************************************************/
static inline int pzdud_alloc(pzdud_t *self, const pzdud_dir_t dir, const size_t num_buffs, const size_t buff_size)
{
    pzdud_chan_t *chan = (dir == PZDUD_S2MM)?&self->s2mm_chan:&self->mm2s_chan;
    pothos_zynq_dma_alloc_t *allocs = &chan->allocs;
    chan->num_buffs = num_buffs;
    chan->buff_size = buff_size;

    //load up the allocation request
    allocs->sentinel = POTHOS_ZYNQ_DMA_SENTINEL;
    allocs->num_buffs = num_buffs + 1; //num+SG
    allocs->buffs = (pothos_zynq_dma_buff_t *)calloc(allocs->num_buffs, sizeof(pothos_zynq_dma_buff_t));
    for (size_t i = 0; i < num_buffs; i++)
    {
        allocs->buffs[i].bytes = buff_size;
    }
    allocs->buffs[num_buffs].bytes = num_buffs*sizeof(xilinx_dma_desc_t);

    //perform the allocation ioctl
    int ret = ioctl(self->fd, (dir == PZDUD_S2MM)?POTHOS_ZYNQ_DMA_ALLOC_S2MM:POTHOS_ZYNQ_DMA_ALLOC_MM2S, (void *)allocs);
    if (ret != 0)
    {
        perror("pzdud_alloc::ioctl(POTHOS_ZYNQ_DMA_ALLOC)");
        return PZDUD_ERROR_ALLOC;
    }

    //check the results and mmap
    for (size_t i = 0; i < allocs->num_buffs; i++)
    {
        pothos_zynq_dma_buff_t *buff = allocs->buffs + i;
        if (buff->paddr == 0 || buff->kaddr == NULL) goto fail;
        buff->uaddr = mmap(NULL, buff->bytes, PROT_READ | PROT_WRITE, MAP_SHARED, self->fd, buff->paddr);
        if (buff->uaddr == MAP_FAILED) goto fail;
    }

    //the last buffer is used for the sg table
    chan->sgbuff = allocs->buffs + num_buffs;
    chan->sgtable = (xilinx_dma_desc_t *)chan->sgbuff->uaddr;

    return PZDUD_OK;

    fail:
        ioctl(self->fd, (dir == PZDUD_S2MM)?POTHOS_ZYNQ_DMA_FREE_S2MM:POTHOS_ZYNQ_DMA_FREE_MM2S);
        return PZDUD_ERROR_ALLOC;
}

static inline int pzdud_free(pzdud_t *self, const pzdud_dir_t dir)
{
    pzdud_chan_t *chan = (dir == PZDUD_S2MM)?&self->s2mm_chan:&self->mm2s_chan;
    pothos_zynq_dma_alloc_t *allocs = &chan->allocs;

    //unmap all the buffers
    for (size_t i = 0; i < allocs->num_buffs; i++)
    {
        pothos_zynq_dma_buff_t *buff = allocs->buffs + i;
        munmap(buff->uaddr, buff->bytes);
    }

    //free all the buffers
    int ret = ioctl(self->fd, (dir == PZDUD_S2MM)?POTHOS_ZYNQ_DMA_FREE_S2MM:POTHOS_ZYNQ_DMA_FREE_MM2S);
    if (ret != 0)
    {
        perror("pzdud_free::ioctl(POTHOS_ZYNQ_DMA_FREE)");
        return PZDUD_ERROR_ALLOC;
    }

    //free the container
    free(allocs->buffs);
    allocs->buffs = NULL;
    allocs->num_buffs = 0;

    return PZDUD_OK;
}

/***********************************************************************
 * init/halt implementation
 **********************************************************************/
static inline int pzdud_init(pzdud_t *self, const pzdud_dir_t dir)
{
    pzdud_chan_t *chan = (dir == PZDUD_S2MM)?&self->s2mm_chan:&self->mm2s_chan;

    //check for scatter/gather support
    if ((__pzdud_read32(chan->stat_reg) & 0x8) == 0) return PZDUD_ERROR_NOSG;

    //load the scatter gather table
    for (size_t i = 0; i < chan->num_buffs; i++)
    {
        xilinx_dma_desc_t *desc = chan->sgtable + i;
        size_t next_index = (i+1) % chan->num_buffs;
        xilinx_dma_desc_t *next = chan->sgtable + next_index;
        desc->next_desc = __pzdud_virt_to_phys(next, chan->sgbuff);
        desc->buf_addr = chan->allocs.buffs[i].paddr;
        desc->control = 0;
        desc->status = 0;
    }

    //initialize buffer tracking
    chan->head_index = 0;
    chan->tail_index = 0;
    chan->num_acquired = 0;

    //load desc pointers
    xilinx_dma_desc_t *head = chan->sgtable + chan->head_index;
    __pzdud_write32(chan->head_reg, __pzdud_virt_to_phys(head, chan->sgbuff));
    xilinx_dma_desc_t *tail = chan->sgtable + chan->tail_index;
    __pzdud_write32(chan->tail_reg, __pzdud_virt_to_phys(tail, chan->sgbuff));

    //start the engine
    __pzdud_write32(chan->ctrl_reg, __pzdud_read32(chan->ctrl_reg) | XILINX_DMA_CR_RUNSTOP_MASK);

    //enable interrupt on complete
    __pzdud_write32(chan->ctrl_reg, __pzdud_read32(chan->ctrl_reg) | XILINX_DMA_XR_IRQ_IOC_MASK);

    //release all the buffers into the engine
    if (dir == PZDUD_S2MM) for (size_t i = 0; i < self->s2mm_chan.num_buffs; i++)
    {
        self->s2mm_chan.num_acquired++;
        pzdud_release(self, dir, i, 0);
    }

    //mark all buffers completed
    if (dir == PZDUD_MM2S) for (size_t i = 0; i < self->mm2s_chan.num_buffs; i++)
    {
        self->mm2s_chan.sgtable[i].status |= (1 << 31);
    }

    return PZDUD_OK;
}

static inline int pzdud_halt(pzdud_t *self, const pzdud_dir_t dir)
{
    pzdud_chan_t *chan = (dir == PZDUD_S2MM)?&self->s2mm_chan:&self->mm2s_chan;

    //perform a halt and wait for done
    __pzdud_write32(chan->ctrl_reg, __pzdud_read32(chan->ctrl_reg) | ~XILINX_DMA_CR_RUNSTOP_MASK);
    int loop = XILINX_DMA_HALT_LOOP;
    while ((__pzdud_read32(chan->ctrl_reg) & XILINX_DMA_CR_RUNSTOP_MASK) != 0)
    {
        if (--loop == 0) return PZDUD_ERROR_TIMEOUT;
    }

    return PZDUD_OK;
}

/***********************************************************************
 * acquire/release implementation
 **********************************************************************/
static inline int pzdud_wait(pzdud_t *self, const pzdud_dir_t dir, const long timeout_us)
{
    pzdud_chan_t *chan = (dir == PZDUD_S2MM)?&self->s2mm_chan:&self->mm2s_chan;
    if (chan->num_acquired == chan->num_buffs) return PZDUD_ERROR_CLAIMED;

    xilinx_dma_desc_t *desc = chan->sgtable+chan->head_index;

    //initial check without blocking
    if ((desc->status & (1 << 31)) != 0) return PZDUD_OK;

    //check completion status of the buffer with timeout
    if (timeout_us > 0)
    {
        pothos_zynq_dma_wait_t wait_args;
        wait_args.sentinel = POTHOS_ZYNQ_DMA_SENTINEL;
        wait_args.timeout_us = timeout_us;
        wait_args.ksgtable = (xilinx_dma_desc_t *)__pzdud_virt_to_kern(desc, chan->sgbuff);
        int ret = ioctl(self->fd, POTHOS_ZYNQ_DMA_WAIT, (void *)&wait_args);
        if (ret != 0)
        {
            perror("pzdud_free::ioctl(POTHOS_ZYNQ_DMA_WAIT)");
            return PZDUD_ERROR_TIMEOUT;
        }
    }

    //check the condition for the last time
    if ((desc->status & (1 << 31)) != 0) return PZDUD_OK;
    return PZDUD_ERROR_TIMEOUT;
}

static inline int pzdud_acquire(pzdud_t *self, const pzdud_dir_t dir, void **buffer, size_t *length)
{
    pzdud_chan_t *chan = (dir == PZDUD_S2MM)?&self->s2mm_chan:&self->mm2s_chan;

    if (chan->num_acquired == chan->num_buffs) return PZDUD_ERROR_CLAIMED;

    xilinx_dma_desc_t *desc = chan->sgtable+chan->head_index;

    //check completion status of the buffer
    if ((desc->status & (1 << 31)) == 0) return PZDUD_ERROR_COMPLETE;

    //fill in the buffer structure
    int handle = chan->head_index;
    *buffer = chan->allocs.buffs[handle].uaddr;
    *length = (dir == PZDUD_S2MM)?(desc->status & 0x7fffff):(self->mm2s_chan.buff_size);

    //increment to next
    chan->head_index = (chan->head_index + 1) % chan->num_buffs;
    chan->num_acquired++;

    return handle;
}

static inline void pzdud_release(pzdud_t *self, const pzdud_dir_t dir, size_t handle, size_t length)
{
    pzdud_chan_t *chan = (dir == PZDUD_S2MM)?&self->s2mm_chan:&self->mm2s_chan;
    uint32_t ctrl_word = (dir == PZDUD_S2MM)?(self->s2mm_chan.buff_size):(length | XILINX_DMA_BD_SOP | XILINX_DMA_BD_EOP);

    xilinx_dma_desc_t *desc = chan->sgtable+handle;

    desc->control = ctrl_word; //new control flags
    desc->status = 0; //clear status

    //determine the new tail (buffers may not be released in order)
    while (chan->num_acquired != 0)
    {
        xilinx_dma_desc_t *tail = chan->sgtable + chan->tail_index;
        if (tail->status != 0) break;
        __pzdud_write32(chan->tail_reg, __pzdud_virt_to_phys(tail, chan->sgbuff));

        chan->tail_index = (chan->tail_index + 1) % chan->num_buffs;
        chan->num_acquired--;
    }
}
