{"Source Block": ["oh/ecfg/hdl/ecfg.v@290:304@HdlStmProcess", "   assign ecfg_dataout[10:0] = ecfg_dataout_reg[10:0];\n   \n   //###########################\n   //# ESYSRESET\n   //###########################\n    always @ (posedge mi_clk)\n      if(hw_reset)\n\tecfg_reset_reg <= 1'b0;   \n      else if (ecfg_reset_write)\n\tecfg_reset_reg <= mi_din[0];  \n\n   assign ecfg_reset    = ecfg_reset_reg | hw_reset;\n   assign ecfg_resetb   = ~ecfg_reset;\n   \n   //###############################\n"], "Clone Blocks": [["oh/ecfg/hdl/ecfg.v@296:306", "      if(hw_reset)\n\tecfg_reset_reg <= 1'b0;   \n      else if (ecfg_reset_write)\n\tecfg_reset_reg <= mi_din[0];  \n\n   assign ecfg_reset    = ecfg_reset_reg | hw_reset;\n   assign ecfg_resetb   = ~ecfg_reset;\n   \n   //###############################\n   //# DATA READBACK MUX\n   //###############################\n"]], "Diff Content": {"Delete": [[295, "    always @ (posedge mi_clk)\n"], [296, "      if(hw_reset)\n"], [297, "\tecfg_reset_reg <= 1'b0;   \n"], [298, "      else if (ecfg_reset_write)\n"], [299, "\tecfg_reset_reg <= mi_din[0];  \n"]], "Add": []}}