Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 21 00:59:06 2021
| Host         : Orcinus-orca running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_wrap_control_sets_placed.rpt
| Design       : cpu_wrap
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   201 |
| Unused register locations in slices containing registers |   666 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           18 |
| No           | No                    | Yes                    |              86 |           41 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1309 |          826 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+
|             Clock Signal            |                 Enable Signal                 |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_decoder/counter[31]_i_1_n_0      | cpu_core/cpu_decoder/AR[0]                    |                1 |              1 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 |                                               |                                               |                1 |              2 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 |                                               | cpu_core/cpu_decoder/AR[0]                    |                1 |              2 |
| ~cpu_core/cpu_clk/clk/inst/clk_out1 |                                               |                                               |                1 |              2 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[28][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              3 |
|  dout_vld_BUFG                      |                                               | reset_IBUF                                    |                2 |              3 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[29][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                2 |              3 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/read_data_2_reg[0][0]     | cpu_core/cpu_decoder/AR[0]                    |                3 |              3 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[30][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                2 |              3 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[31][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                2 |              3 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[17][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                4 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[17][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[20][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[20][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[20][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[16][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                4 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[16][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[16][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[10][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[10][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[0][31]_0[0] | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[27][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[27][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[27][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[13][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[22][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[13][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[14][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[22][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[14][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[25][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[14][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[18][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[23][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[19][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[18][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[19][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[25][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[12][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                4 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[19][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                4 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[18][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                4 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[26][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[26][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[26][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                4 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[23][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[15][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                4 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[12][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[15][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[28][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[23][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[10][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[15][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[12][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[17][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[22][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[13][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[25][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[1][31][0]   | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[24][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[24][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[11][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[29][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  clkin_IBUF_BUFG                    | cpu_core/uwrap/ur/add_cnt1                    | reset_IBUF                                    |                1 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[21][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[21][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[21][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                2 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[9][31][0]   | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[9][31][0]   | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[9][31][0]   | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[24][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[11][31][0]  | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[2][31]_0[0] | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[3][31][0]   | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[8][31][0]   | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[8][31][0]   | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[8][31][0]   | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[31][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[11][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[30][31][0]  | cpu_core/cpu_decoder/Registers[2][31]_i_3_n_0 |                3 |              4 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[13][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[13][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[18][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[18][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[18][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                1 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[18][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[15][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[15][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[15][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[22][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[22][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                1 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[22][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[22][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[12][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[12][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[12][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[12][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[23][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[23][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                2 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[23][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[23][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[27][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[25][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[25][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[25][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[10][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[10][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[10][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[10][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[16][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[16][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[16][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[16][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[20][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[20][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[20][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[20][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[25][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[17][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[17][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[17][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                1 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[17][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[11][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[11][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[11][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[11][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[27][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[27][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                2 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[27][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[14][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[24][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[24][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[24][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[24][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[14][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[29][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[14][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[29][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[29][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[29][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[29][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[14][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[21][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[19][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[19][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[21][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                2 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[21][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[21][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[19][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                2 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[9][31][0]   | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[19][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[9][31][0]   | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[9][31][0]   | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[9][31][0]   | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[26][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[26][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[30][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[26][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[30][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[30][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[15][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[30][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[26][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[28][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[28][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[8][31][0]   | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[28][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[8][31][0]   | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[8][31][0]   | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[8][31][0]   | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[28][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[28][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[31][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[13][31][0]  | cpu_core/cpu_decoder/Registers[8][25]_i_1_n_0 |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[31][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[31][31][0]  | cpu_core/cpu_decoder/Registers[8][8]_i_1_n_0  |                4 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[31][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                5 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[31][31][0]  | cpu_core/cpu_decoder/Registers[8][3]_i_1_n_0  |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[13][31][0]  | cpu_core/cpu_decoder/Registers[8][18]_i_1_n_0 |                3 |              5 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[30][31][0]  | cpu_core/cpu_decoder/Registers[8][13]_i_1_n_0 |                5 |              5 |
|  dout_vld_BUFG                      | cpu_core/uwrap/buffer[15]_i_1_n_0             | reset_IBUF                                    |                2 |              8 |
|  dout_vld_BUFG                      | cpu_core/uwrap/buffer[31]_i_1_n_0             | reset_IBUF                                    |                2 |              8 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_decoder/counter[31]_i_1_n_0      | cpu_core/cpu_decoder/counter_reg[24]_0[0]     |                3 |              8 |
|  dout_vld_BUFG                      | cpu_core/uwrap/buffer[23]_i_1_n_0             | reset_IBUF                                    |                2 |              8 |
|  dout_vld_BUFG                      | cpu_core/uwrap/addr_pointer[13]_i_1_n_0       | reset_IBUF                                    |                5 |             14 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_decoder/counter[31]_i_1_n_0      | cpu_core/cpu_decoder/Registers[8][29]_i_1_n_0 |               10 |             24 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[3][31][0]   | cpu_core/cpu_decoder/Registers[2][29]_i_2_n_0 |               16 |             28 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[1][31][0]   | cpu_core/cpu_decoder/Registers[2][29]_i_2_n_0 |               17 |             28 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[0][31]_0[0] | cpu_core/cpu_decoder/Registers[2][29]_i_2_n_0 |               19 |             28 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[2][31]_0[0] | cpu_core/cpu_decoder/Registers[2][29]_i_2_n_0 |               23 |             28 |
| ~cpu_core/cpu_decoder/Pause         |                                               |                                               |               16 |             31 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_decoder/E[0]                     | cpu_core/cpu_decoder/counter_reg[24]_0[0]     |               10 |             31 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[7][31][0]   | cpu_core/cpu_decoder/rst                      |               21 |             32 |
|  clkin_IBUF_BUFG                    | cpu_core/uwrap/ur/flag_add                    | reset_IBUF                                    |                8 |             32 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[5][31][0]   | cpu_core/cpu_decoder/rst                      |               17 |             32 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[4][31][0]   | cpu_core/cpu_decoder/rst                      |               19 |             32 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/Registers_reg[6][31][0]   | cpu_core/cpu_decoder/rst                      |               16 |             32 |
|  dout_vld_BUFG                      | cpu_core/uwrap/imem_write_data[31]_i_1_n_0    | reset_IBUF                                    |               12 |             32 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_decoder/io_output[31]_i_1_n_0    | cpu_core/cpu_decoder/rst                      |               16 |             35 |
|  div_clk_BUFG                       |                                               | reset_IBUF                                    |               18 |             35 |
|  clkin_IBUF_BUFG                    |                                               | reset_IBUF                                    |               20 |             46 |
|  cpu_core/cpu_clk/clk/inst/clk_out1 | cpu_core/cpu_ifetch/read_data_2_reg[0][0]     | cpu_core/cpu_decoder/counter_reg[24]_0[0]     |               37 |             77 |
+-------------------------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     3 |
| 3      |                     6 |
| 4      |                    69 |
| 5      |                   100 |
| 8      |                     4 |
| 14     |                     1 |
| 16+    |                    17 |
+--------+-----------------------+


