$date
	Sun Oct 23 08:59:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#574215
b10100 !
1"
#574218
b10100 &
b10100 %
1$
#574219
0"
#574222
b1010 &
b1010 %
#574226
b101 &
b101 %
#574230
b10000 &
b10000 %
#574234
b1000 &
b1000 %
#574238
b100 &
b100 %
#574242
b10 &
b10 %
#574246
b1 &
1#
b1 %
#574250
b0 &
b0 %
0#
0$
#1606731
b1010 !
1"
#1606734
b1010 &
b1010 %
1$
#1606735
0"
#1606738
b101 &
b101 %
#1606742
b10000 &
b10000 %
#1606746
b1000 &
b1000 %
#1606750
b100 &
b100 %
#1606754
b10 &
b10 %
#1606758
b1 &
1#
b1 %
#1606762
b0 &
b0 %
0#
0$
#2540515
b1 !
1"
#2540518
b1 &
b1 %
1$
#2540519
0"
#2540522
1#
#2540526
b0 &
0#
b0 %
0$
#4500012
