Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jul 10 08:49:07 2023
| Host         : Snail running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_dpram_control_sets_placed.rpt
| Design       : uart_dpram
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            1 |
| No           | No                    | Yes                    |             108 |           37 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              44 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart_byte_tx_inst/bps_cnt[3]_i_1_n_0 | uart_byte_rx_inst/AR[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                      |                         |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uart_byte_rx_inst/rx_done_reg_0[0]   | uart_byte_rx_inst/AR[0] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_byte_tx_inst/tx_done_reg_0[0]   | uart_byte_rx_inst/AR[0] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | ctrl_inst/E[0]                       | uart_byte_rx_inst/AR[0] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_byte_rx_inst/clk_cnt[7]_i_1_n_0 | uart_byte_rx_inst/AR[0] |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_byte_rx_inst/data_byte          | uart_byte_rx_inst/AR[0] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                      | uart_byte_rx_inst/AR[0] |               37 |            108 |         2.92 |
+----------------+--------------------------------------+-------------------------+------------------+----------------+--------------+


