# Architecture Decision Records (ADRs)

This directory contains Architecture Decision Records documenting important technical decisions made during the development of Thalia.

## Active Decisions

- **[ADR-001: Simulation Backend](./adr-001-simulation-backend.md)** - Use PyTorch with GPU acceleration
- **[ADR-002: Numeric Precision](./adr-002-numeric-precision.md)** - Mixed precision with float32 for critical state
- **[ADR-003: Clock-Driven Simulation](./adr-003-clock-driven.md)** - Fixed timestep simulation loop
- **[ADR-004: Bool Spikes](./adr-004-bool-spikes.md)** - Use bool tensors for spike representation (8Ã— memory savings)
- **[ADR-005: No Batch Dimension](./adr-005-no-batch-dimension.md)** - Remove batch dimension (single-brain architecture)
- **[ADR-006: Temporal Coding](./adr-006-temporal-coding.md)** - Sensory pathways use temporal/latency coding
- **[ADR-007: PyTorch Consistency](./adr-007-pytorch-consistency.md)** - Use forward() instead of encode()/decode()
- **[ADR-008: Neural Component Consolidation](./adr-008-neural-component-consolidation.md)** - Unified component protocol for regions and pathways
- **[ADR-009: Pathway-Neuron Consistency](./adr-009-pathway-neuron-consistency.md)** - Pathways inherit from NeuralComponent for parity
- **[ADR-010: Region Axonal Delays](./adr-010-region-axonal-delays.md)** - Regions handle delays (not pathways)
- **[ADR-011: Large Region Files Justified](./adr-011-large-file-justification.md)** - Biological circuit integrity prioritized over file size

## ADR Format

Each ADR includes:
- **Date** - When the decision was made
- **Status** - Accepted, Proposed, Deprecated, or Superseded
- **Context** - The problem or decision to be made
- **Decision** - What was decided
- **Rationale** - Why this decision was made
- **Consequences** - Trade-offs and implications

## Related Documentation

- **[Architecture](../architecture/)** - High-level system architecture
- **[Design Docs](../design/)** - Detailed design specifications
