vhdl work "D:\git repositories\vlsi-system-design\lab\lab 3 - adder\adder_ise\CRA.vhd"
