0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sim_1/new/test_adder.v,1688812845,verilog,,,,test_adder,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/Top_Module.v,1688966978,verilog,,C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/full_adder.v,,Top_Module,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/full_adder.v,1688743263,verilog,,C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sim_1/new/test_adder.v,,full_adder,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab_7_Sequential/lab_7_Sequential.srcs/sources_1/new/DFF.v,1688629667,verilog,,C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v,,DFF,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PIPO.v,1688810708,verilog,,C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v,,PIPO,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v,1688730447,verilog,,C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v,,PISO,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/SIPO.v,1688742788,verilog,,C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/Top_Module.v,,SIPO,,,,,,,,
C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v,1688813323,verilog,,C:/Users/DELL/Documents/Vivado projects/lab11_shared_adders/lab11_shared_adders.srcs/sources_1/new/full_adder.v,,clk_div,,,,,,,,
C:/Users/DELL/lab11_shared_adders/lab11_shared_adders.srcs/sim_1/new/test_adder.v,1688812369,verilog,,,,clk_tb,,,,,,,,
