<!DOCTYPE html public "-//W3C//DTD HTML 4.0 Final//EN">
<html>
<head>
<meta charset="utf-8">
<meta generator="Ease 9.5 Revision 5">
<link rel="stylesheet" type="text/css" href="easestyle.css">
<title>Architecture design.pc4adder.rtl</title>
</head>
<body>
<div class="hdlw_banner"><a href="https://www.hdlworks.com">Generated by <b>Ease</b> for <i>chrisnielsen</i> on Fri Dec 13 09:05:10 2024</a></div>

<div class="hdlw_nav"><table><tr><td><a href="javascript:history.go(-1)"><img src="images/arrow_left.png">Back</a></td>
<td><a href="index.htm"><img src="images/ease.png">Index</a></td>
<td><a href="design_nus4l6t2.htm"><img src="images/library.png">design</a></td>
<td><a href="design_pc4adder_6ajbiv2m.htm"><img src="images/symbol.png">pc4adder</a></td>
</tr>
</table>
</div>
<h1>Documentation for architecture design.pc4adder.rtl</h1><table class="tableContents"><tr>
<td><a href="design_pc4adder_rtl_s4hg1rrl.htm">Contents</a></td>
<td><a href="design_pc4adder_rtl_s4hg1rrl-d.htm">Side Data</a></td>
<td class="grActive"><a href="design_pc4adder_rtl_s4hg1rrl-h.htm">Generated HDL</a></td>
</tr></table>
<br>
<pre class="DefaultText">
<span class="DefaultMargin">    1  </span><span class="DefaultComment">--------------------------------------------------------------------------------</span>
<span class="DefaultMargin">    2  </span><span class="DefaultComment">-- Object        : Architecture design.pc4adder.rtl</span>
<span class="DefaultMargin">    3  </span><span class="DefaultComment">-- Last modified : Fri Dec 13 09:00:34 2024</span>
<span class="DefaultMargin">    4  </span><span class="DefaultComment">--------------------------------------------------------------------------------</span>
<span class="DefaultMargin">    5  </span>
<span class="DefaultMargin">    6  </span><span class="DefaultGroup1">architecture</span><span class="DefaultText"> rtl </span><span class="DefaultGroup1">of</span><span class="DefaultText"> pc4adder </span><span class="DefaultGroup1">is</span>
<span class="DefaultMargin">    7  </span><span class="DefaultGroup1">begin</span>
<span class="DefaultMargin">    8  </span><span class="DefaultText">    pcplus4 &lt;= </span><span class="DefaultGroup3">std_logic_vector</span><span class="DefaultText">(</span><span class="DefaultGroup3">unsigned</span><span class="DefaultText">(pcout) + 4);</span>
<span class="DefaultMargin">    9  </span><span class="DefaultGroup1">end</span><span class="DefaultText"> </span><span class="DefaultGroup1">architecture</span><span class="DefaultText"> rtl ; </span><span class="DefaultComment">-- of pc4adder</span>
<span class="DefaultMargin">   10  </span>
</pre>
</body>
</html>
