# fracn
Verilog testbench generator has been added to perl script
