##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for VGA_CLK
		4.3::Critical Path Report for spi_oled_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. VGA_CLK:R)
		5.3::Critical Path Report for (VGA_CLK:R vs. VGA_CLK:R)
		5.4::Critical Path Report for (spi_oled_IntClock:R vs. spi_oled_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK          | Frequency: 82.50 MHz  | Target: 65.14 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK       | N/A                   | Target: 65.14 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 65.14 MHz  | 
Clock: VGA_CLK            | Frequency: 64.96 MHz  | Target: 8.14 MHz   | 
Clock: clk_timer          | N/A                   | Target: 0.01 MHz   | 
Clock: clk_timer(routed)  | N/A                   | Target: 0.01 MHz   | 
Clock: spi_oled_IntClock  | Frequency: 58.31 MHz  | Target: 0.40 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          CyBUS_CLK          15350.9          3229        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          VGA_CLK            15350.9          7479        N/A              N/A         N/A              N/A         N/A              N/A         
VGA_CLK            VGA_CLK            122807           107413      N/A              N/A         N/A              N/A         N/A              N/A         
spi_oled_IntClock  spi_oled_IntClock  2.50219e+006     2485044     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase     
--------------------  ------------  -------------------  
HSYNC_OUT(0)_PAD      26259         VGA_CLK:R            
VGA(0)_PAD            37519         VGA_CLK:R            
VSYNC_OUT(0)_PAD      26540         VGA_CLK:R            
pin_oled_clk(0)_PAD   24303         spi_oled_IntClock:R  
pin_oled_cs(0)_PAD    24014         spi_oled_IntClock:R  
pin_oled_mosi(0)_PAD  24764         spi_oled_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 82.50 MHz | Target: 65.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3992
-------------------------------------   ---- 
End-of-path arrival time (ps)           3992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3229  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2782   3992   3229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for VGA_CLK
*************************************
Clock: VGA_CLK
Frequency: 64.96 MHz | Target: 8.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107413p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2534   6034  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11164  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11164  107413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for spi_oled_IntClock
***********************************************
Clock: spi_oled_IntClock
Frequency: 58.31 MHz | Target: 0.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2485044p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -2850
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2499343

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14299
-------------------------------------   ----- 
End-of-path arrival time (ps)           14299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4   count7cell      1940   1940  2485044  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_0  macrocell2      4619   6559  2485044  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   9909  2485044  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   4389  14299  2485044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3992
-------------------------------------   ---- 
End-of-path arrival time (ps)           3992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3229  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2782   3992   3229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. VGA_CLK:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PIXEL:Sync:ctrl_reg\/control_0
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 7479p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. VGA_CLK:R#2)   15351
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11841

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PIXEL:Sync:ctrl_reg\/busclk                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PIXEL:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   7479  RISE       1
cydff_1/main_0                   macrocell17    2312   4362   7479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                            macrocell17         0      0  RISE       1


5.3::Critical Path Report for (VGA_CLK:R vs. VGA_CLK:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107413p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2534   6034  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11164  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11164  107413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (spi_oled_IntClock:R vs. spi_oled_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2485044p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -2850
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2499343

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14299
-------------------------------------   ----- 
End-of-path arrival time (ps)           14299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4   count7cell      1940   1940  2485044  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_0  macrocell2      4619   6559  2485044  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   9909  2485044  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   4389  14299  2485044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3992
-------------------------------------   ---- 
End-of-path arrival time (ps)           3992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3229  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2782   3992   3229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PIXEL:Sync:ctrl_reg\/control_0
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 7479p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. VGA_CLK:R#2)   15351
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11841

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4362
-------------------------------------   ---- 
End-of-path arrival time (ps)           4362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PIXEL:Sync:ctrl_reg\/busclk                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PIXEL:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   7479  RISE       1
cydff_1/main_0                   macrocell17    2312   4362   7479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/clk_en
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 9270p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3981
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3229  RISE       1
\random:sC8:PRSdp:u0\/clk_en      datapathcell1   2771   3981   9270  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107413p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11164
-------------------------------------   ----- 
End-of-path arrival time (ps)           11164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2534   6034  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11164  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11164  107413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : \HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \HSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 110646p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q        macrocell15     1250   1250  110646  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   4851   6101  110646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 110713p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2534   6034  110713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 110715p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107413  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2532   6032  110715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_3
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 111596p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q       macrocell15   1250   1250  110646  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_3  macrocell15   6451   7701  111596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \HSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 111832p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  111832  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2625   4915  111832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112055p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q        macrocell12     1250   1250  112055  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   3442   4692  112055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_584/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 112126p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_584/q                             macrocell8    1250   1250  112126  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_0  macrocell15   5921   7171  112126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112171p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  112171  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2286   4576  112171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \HORIZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112172p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  112172  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2285   4575  112172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \HORIZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112401p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q        macrocell6      1250   1250  112401  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3096   4346  112401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112666p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  109366  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2831   4081  112666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112669p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  109366  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2828   4078  112669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_923/main_1
Capture Clock  : Net_923/clock_0
Path slack     : 113318p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  113318  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  113318  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  113318  RISE       1
Net_923/main_1                        macrocell10     2229   5979  113318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_4
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 113589p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell6   2290   2290  111832  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_4  macrocell15     3418   5708  113589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_584/q
Path End       : \HSYNC:PWMUDB:trig_last\/main_0
Capture Clock  : \HSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 113656p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5641
-------------------------------------   ---- 
End-of-path arrival time (ps)           5641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_584/q                        macrocell8    1250   1250  112126  RISE       1
\HSYNC:PWMUDB:trig_last\/main_0  macrocell14   4391   5641  113656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:trig_last\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_4
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 113833p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell5   2290   2290  112171  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_4  macrocell12     3174   5464  113833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : Net_1731/main_0
Capture Clock  : Net_1731/clock_0
Path slack     : 113976p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q  macrocell15   1250   1250  110646  RISE       1
Net_1731/main_0                  macrocell16   4071   5321  113976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1731/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1731/main_1
Capture Clock  : Net_1731/clock_0
Path slack     : 114066p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell6   2300   2300  114066  RISE       1
Net_1731/main_1                       macrocell16     2931   5231  114066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1731/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1730/main_1
Capture Clock  : Net_1730/clock_0
Path slack     : 114106p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  114106  RISE       1
Net_1730/main_1                       macrocell13     2891   5191  114106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1700/main_2
Capture Clock  : Net_1700/clock_0
Path slack     : 114481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  114481  RISE       1
Net_1700/main_2                       macrocell7      2306   4816  114481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114660p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell7      1250   1250  114660  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell3   4797   6047  114660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \VSYNC:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 114660p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1700/q                             macrocell7     1250   1250  114660  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell4   4797   6047  114660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 114660p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                            macrocell7    1250   1250  114660  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clk_en  macrocell12   4797   6047  114660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : Net_1730/clk_en
Capture Clock  : Net_1730/clock_0
Path slack     : 114660p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1700/q       macrocell7    1250   1250  114660  RISE       1
Net_1730/clk_en  macrocell13   4797   6047  114660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \VERT:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 114664p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1700/q                            macrocell7     1250   1250  114660  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell3   4793   6043  114664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114664p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell7      1250   1250  114660  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell4   4793   6043  114664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \VERT:PWMUDB:runmode_enable\/clock_0
Path slack     : 114664p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                           macrocell7    1250   1250  114660  RISE       1
\VERT:PWMUDB:runmode_enable\/clk_en  macrocell9    4793   6043  114664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : Net_923/clk_en
Capture Clock  : Net_923/clock_0
Path slack     : 114664p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_1700/q      macrocell7    1250   1250  114660  RISE       1
Net_923/clk_en  macrocell10   4793   6043  114664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:trig_last\/clk_en
Capture Clock  : \VSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 114664p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                       macrocell7    1250   1250  114660  RISE       1
\VSYNC:PWMUDB:trig_last\/clk_en  macrocell11   4793   6043  114664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1700/main_1
Capture Clock  : Net_1700/clock_0
Path slack     : 114681p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell2   2300   2300  114681  RISE       1
Net_1700/main_1                       macrocell7      2316   4616  114681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : Net_1700/main_0
Capture Clock  : Net_1700/clock_0
Path slack     : 114963p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  112401  RISE       1
Net_1700/main_0                  macrocell7    3084   4334  114963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_923/q
Path End       : \VSYNC:PWMUDB:trig_last\/main_0
Capture Clock  : \VSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 115073p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_923/q                        macrocell10   1250   1250  115073  RISE       1
\VSYNC:PWMUDB:trig_last\/main_0  macrocell11   2974   4224  115073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : Net_584/main_0
Capture Clock  : Net_584/clock_0
Path slack     : 115117p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  112401  RISE       1
Net_584/main_0                   macrocell8    2930   4180  115117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HORIZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HORIZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 115159p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  115159  RISE       1
\HORIZ:PWMUDB:runmode_enable\/main_0      macrocell6     2928   4138  115159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_923/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115202p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4095
-------------------------------------   ---- 
End-of-path arrival time (ps)           4095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_923/q                             macrocell10   1250   1250  115073  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_0  macrocell12   2845   4095  115202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : Net_923/main_0
Capture Clock  : Net_923/clock_0
Path slack     : 115227p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q  macrocell9    1250   1250  109366  RISE       1
Net_923/main_0                  macrocell10   2820   4070  115227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_3
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115524p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q       macrocell12   1250   1250  112055  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_3  macrocell12   2524   3774  115524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : Net_1730/main_0
Capture Clock  : Net_1730/clock_0
Path slack     : 115527p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q  macrocell12   1250   1250  112055  RISE       1
Net_1730/main_0                  macrocell13   2520   3770  115527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell13         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 115677p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell7          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell7      1250   1250  114660  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clk_en  datapathcell5   3780   5030  115677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:trig_last\/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_2
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115749p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:trig_last\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:trig_last\/q            macrocell14   1250   1250  115749  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_2  macrocell15   2298   3548  115749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_1
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115767p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3530
-------------------------------------   ---- 
End-of-path arrival time (ps)           3530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  115767  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_1      macrocell15    2320   3530  115767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:trig_last\/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_2
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115806p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:trig_last\/q            macrocell11   1250   1250  115806  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_2  macrocell12   2241   3491  115806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VERT:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VERT:PWMUDB:runmode_enable\/clock_0
Path slack     : 115814p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  115814  RISE       1
\VERT:PWMUDB:runmode_enable\/main_0      macrocell9     2273   3483  115814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_1
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115844p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  115844  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_1      macrocell12    2243   3453  115844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2485044p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -2850
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2499343

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14299
-------------------------------------   ----- 
End-of-path arrival time (ps)           14299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4   count7cell      1940   1940  2485044  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_0  macrocell2      4619   6559  2485044  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   9909  2485044  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   4389  14299  2485044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:TxStsReg\/status_3
Capture Clock  : \spi_oled:BSPIM:TxStsReg\/clock
Path slack     : 2485927p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2501693

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15766
-------------------------------------   ----- 
End-of-path arrival time (ps)           15766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4   count7cell     1940   1940  2485044  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_0  macrocell2     4619   6559  2485044  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2     3350   9909  2485044  RISE       1
\spi_oled:BSPIM:TxStsReg\/status_3    statusicell1   5857  15766  2485927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:TxStsReg\/clock                            statusicell1        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2486743p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -8480
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2493713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_2\/q            macrocell21     1250   1250  2486743  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   5720   6970  2486743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_2\/main_8
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 2487062p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  2487062  RISE       1
\spi_oled:BSPIM:state_2\/main_8              macrocell21     8041  11621  2487062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \spi_oled:BSPIM:RxStsReg\/status_6
Capture Clock  : \spi_oled:BSPIM:RxStsReg\/clock
Path slack     : 2487857p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2501693

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13836
-------------------------------------   ----- 
End-of-path arrival time (ps)           13836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  2487857  RISE       1
\spi_oled:BSPIM:rx_status_6\/main_5          macrocell5      4602   8182  2487857  RISE       1
\spi_oled:BSPIM:rx_status_6\/q               macrocell5      3350  11532  2487857  RISE       1
\spi_oled:BSPIM:RxStsReg\/status_6           statusicell2    2304  13836  2487857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:RxStsReg\/clock                            statusicell2        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2488350p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -8480
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2493713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_0\/q            macrocell23     1250   1250  2488350  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   4113   5363  2488350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2488739p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -8480
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2493713

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_1\/q            macrocell22     1250   1250  2488739  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   3724   4974  2488739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_0\/main_8
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 2489614p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9069
-------------------------------------   ---- 
End-of-path arrival time (ps)           9069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  2487062  RISE       1
\spi_oled:BSPIM:state_0\/main_8              macrocell23     5489   9069  2489614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:TxStsReg\/status_0
Capture Clock  : \spi_oled:BSPIM:TxStsReg\/clock
Path slack     : 2489663p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2501693

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12030
-------------------------------------   ----- 
End-of-path arrival time (ps)           12030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_2\/q           macrocell21    1250   1250  2486743  RISE       1
\spi_oled:BSPIM:tx_status_0\/main_0  macrocell3     5114   6364  2489663  RISE       1
\spi_oled:BSPIM:tx_status_0\/q       macrocell3     3350   9714  2489663  RISE       1
\spi_oled:BSPIM:TxStsReg\/status_0   statusicell1   2315  12030  2489663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:TxStsReg\/clock                            statusicell1        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_1\/main_8
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 2490849p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7834
-------------------------------------   ---- 
End-of-path arrival time (ps)           7834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  2487062  RISE       1
\spi_oled:BSPIM:state_1\/main_8              macrocell22     4254   7834  2490849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_2
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 2490910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_0\/q         macrocell23   1250   1250  2488350  RISE       1
\spi_oled:BSPIM:load_cond\/main_2  macrocell24   6523   7773  2490910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_1
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 2490961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7722
-------------------------------------   ---- 
End-of-path arrival time (ps)           7722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_1\/q         macrocell22   1250   1250  2488739  RISE       1
\spi_oled:BSPIM:load_cond\/main_1  macrocell24   6472   7722  2490961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16003/main_3
Capture Clock  : Net_16003/clock_0
Path slack     : 2490996p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7687
-------------------------------------   ---- 
End-of-path arrival time (ps)           7687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell23   1250   1250  2488350  RISE       1
Net_16003/main_3            macrocell19   6437   7687  2490996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_2\/main_2
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 2491010p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell23   1250   1250  2488350  RISE       1
\spi_oled:BSPIM:state_2\/main_2  macrocell21   6423   7673  2491010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_2
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 2491010p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_0\/q          macrocell23   1250   1250  2488350  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_2  macrocell25   6423   7673  2491010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_16001/main_4
Capture Clock  : Net_16001/clock_0
Path slack     : 2491014p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7669
-------------------------------------   ---- 
End-of-path arrival time (ps)           7669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/so_comb  datapathcell7   5360   5360  2491014  RISE       1
Net_16001/main_4                    macrocell20     2309   7669  2491014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_0\/main_0
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 2491016p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell21   1250   1250  2486743  RISE       1
\spi_oled:BSPIM:state_0\/main_0  macrocell23   6417   7667  2491016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16002/main_2
Capture Clock  : Net_16002/clock_0
Path slack     : 2491475p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7208
-------------------------------------   ---- 
End-of-path arrival time (ps)           7208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell23   1250   1250  2488350  RISE       1
Net_16002/main_2            macrocell18   5958   7208  2491475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_2\/main_1
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 2491542p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7141
-------------------------------------   ---- 
End-of-path arrival time (ps)           7141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell22   1250   1250  2488739  RISE       1
\spi_oled:BSPIM:state_2\/main_1  macrocell21   5891   7141  2491542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_1
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 2491542p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7141
-------------------------------------   ---- 
End-of-path arrival time (ps)           7141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_1\/q          macrocell22   1250   1250  2488739  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_1  macrocell25   5891   7141  2491542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:state_1\/main_3
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 2491572p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7111
-------------------------------------   ---- 
End-of-path arrival time (ps)           7111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2485044  RISE       1
\spi_oled:BSPIM:state_1\/main_3      macrocell22   5171   7111  2491572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:state_1\/main_4
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 2491766p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2485259  RISE       1
\spi_oled:BSPIM:state_1\/main_4      macrocell22   4977   6917  2491766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16003/main_2
Capture Clock  : Net_16003/clock_0
Path slack     : 2491934p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell22   1250   1250  2488739  RISE       1
Net_16003/main_2            macrocell19   5499   6749  2491934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16002/main_1
Capture Clock  : Net_16002/clock_0
Path slack     : 2491948p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell22   1250   1250  2488739  RISE       1
Net_16002/main_1            macrocell18   5485   6735  2491948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_0\/main_2
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 2492082p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell23   1250   1250  2488350  RISE       1
\spi_oled:BSPIM:state_0\/main_2  macrocell23   5351   6601  2492082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16001/main_3
Capture Clock  : Net_16001/clock_0
Path slack     : 2492095p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell23   1250   1250  2488350  RISE       1
Net_16001/main_3            macrocell20   5338   6588  2492095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:state_0\/main_3
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 2492124p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2485044  RISE       1
\spi_oled:BSPIM:state_0\/main_3      macrocell23   4619   6559  2492124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16001/main_1
Capture Clock  : Net_16001/clock_0
Path slack     : 2492316p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6367
-------------------------------------   ---- 
End-of-path arrival time (ps)           6367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell21   1250   1250  2486743  RISE       1
Net_16001/main_1            macrocell20   5117   6367  2492316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_1\/main_0
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 2492319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell21   1250   1250  2486743  RISE       1
\spi_oled:BSPIM:state_1\/main_0  macrocell22   5114   6364  2492319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:state_0\/main_4
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 2492338p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2485259  RISE       1
\spi_oled:BSPIM:state_0\/main_4      macrocell23   4405   6345  2492338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:state_0\/main_6
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 2492752p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2485673  RISE       1
\spi_oled:BSPIM:state_0\/main_6      macrocell23   3991   5931  2492752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_1\/main_2
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 2492777p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5906
-------------------------------------   ---- 
End-of-path arrival time (ps)           5906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell23   1250   1250  2488350  RISE       1
\spi_oled:BSPIM:state_1\/main_2  macrocell22   4656   5906  2492777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:state_0\/main_7
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 2492887p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2485808  RISE       1
\spi_oled:BSPIM:state_0\/main_7      macrocell23   3856   5796  2492887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:state_1\/main_7
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 2492901p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2485808  RISE       1
\spi_oled:BSPIM:state_1\/main_7      macrocell22   3842   5782  2492901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:state_1\/main_6
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 2492910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2485673  RISE       1
\spi_oled:BSPIM:state_1\/main_6      macrocell22   3833   5773  2492910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:state_0\/main_5
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 2493094p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486015  RISE       1
\spi_oled:BSPIM:state_0\/main_5      macrocell23   3649   5589  2493094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:state_1\/main_5
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 2493107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5576
-------------------------------------   ---- 
End-of-path arrival time (ps)           5576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486015  RISE       1
\spi_oled:BSPIM:state_1\/main_5      macrocell22   3636   5576  2493107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:cnt_enable\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_8
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 2493238p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:cnt_enable\/q       macrocell25   1250   1250  2493238  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_8  macrocell25   4195   5445  2493238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:cnt_enable\/q
Path End       : \spi_oled:BSPIM:BitCounter\/enable
Capture Clock  : \spi_oled:BSPIM:BitCounter\/clock
Path slack     : 2493253p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -4060
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498133

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:cnt_enable\/q       macrocell25   1250   1250  2493238  RISE       1
\spi_oled:BSPIM:BitCounter\/enable  count7cell    3630   4880  2493253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:load_cond\/main_6
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 2493631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5052
-------------------------------------   ---- 
End-of-path arrival time (ps)           5052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2485673  RISE       1
\spi_oled:BSPIM:load_cond\/main_6    macrocell24   3112   5052  2493631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:state_2\/main_6
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 2493633p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2485673  RISE       1
\spi_oled:BSPIM:state_2\/main_6      macrocell21   3110   5050  2493633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:cnt_enable\/main_6
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 2493633p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  2485673  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_6   macrocell25   3110   5050  2493633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16001/q
Path End       : Net_16001/main_0
Capture Clock  : Net_16001/clock_0
Path slack     : 2493650p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_16001/q       macrocell20   1250   1250  2493650  RISE       1
Net_16001/main_0  macrocell20   3783   5033  2493650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16001/main_2
Capture Clock  : Net_16001/clock_0
Path slack     : 2493713p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell22   1250   1250  2488739  RISE       1
Net_16001/main_2            macrocell20   3720   4970  2493713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_1\/main_1
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 2493714p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell22   1250   1250  2488739  RISE       1
\spi_oled:BSPIM:state_1\/main_1  macrocell22   3719   4969  2493714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_0\/main_1
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 2493835p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell22   1250   1250  2488739  RISE       1
\spi_oled:BSPIM:state_0\/main_1  macrocell23   3598   4848  2493835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:load_cond\/main_3
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 2493924p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2485044  RISE       1
\spi_oled:BSPIM:load_cond\/main_3    macrocell24   2819   4759  2493924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:load_cond\/main_7
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 2493929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2485808  RISE       1
\spi_oled:BSPIM:load_cond\/main_7    macrocell24   2814   4754  2493929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:state_2\/main_7
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 2493930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2485808  RISE       1
\spi_oled:BSPIM:state_2\/main_7      macrocell21   2813   4753  2493930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:cnt_enable\/main_7
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 2493930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  2485808  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_7   macrocell25   2813   4753  2493930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:state_2\/main_3
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 2493931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2485044  RISE       1
\spi_oled:BSPIM:state_2\/main_3      macrocell21   2812   4752  2493931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:cnt_enable\/main_3
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 2493931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  2485044  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_3   macrocell25   2812   4752  2493931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16003/q
Path End       : Net_16003/main_0
Capture Clock  : Net_16003/clock_0
Path slack     : 2493948p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1

Data path
pin name          model name   delay     AT    slack  edge  Fanout
----------------  -----------  -----  -----  -------  ----  ------
Net_16003/q       macrocell19   1250   1250  2493948  RISE       1
Net_16003/main_0  macrocell19   3485   4735  2493948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:load_cond\/main_4
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 2494120p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2485259  RISE       1
\spi_oled:BSPIM:load_cond\/main_4    macrocell24   2623   4563  2494120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:load_cond\/main_5
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 2494124p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486015  RISE       1
\spi_oled:BSPIM:load_cond\/main_5    macrocell24   2618   4558  2494124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:state_2\/main_4
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 2494128p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2485259  RISE       1
\spi_oled:BSPIM:state_2\/main_4      macrocell21   2615   4555  2494128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:cnt_enable\/main_4
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 2494128p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  2485259  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_4   macrocell25   2615   4555  2494128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:state_2\/main_5
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 2494133p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486015  RISE       1
\spi_oled:BSPIM:state_2\/main_5      macrocell21   2610   4550  2494133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:cnt_enable\/main_5
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 2494133p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  2486015  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_5   macrocell25   2610   4550  2494133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16002/main_0
Capture Clock  : Net_16002/clock_0
Path slack     : 2494172p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell21   1250   1250  2486743  RISE       1
Net_16002/main_0            macrocell18   3261   4511  2494172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell18         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16003/main_1
Capture Clock  : Net_16003/clock_0
Path slack     : 2494174p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell21   1250   1250  2486743  RISE       1
Net_16003/main_1            macrocell19   3259   4509  2494174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell19         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_0
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 2494192p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_2\/q         macrocell21   1250   1250  2486743  RISE       1
\spi_oled:BSPIM:load_cond\/main_0  macrocell24   3241   4491  2494192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_2\/main_0
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 2494193p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell21   1250   1250  2486743  RISE       1
\spi_oled:BSPIM:state_2\/main_0  macrocell21   3240   4490  2494193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_0
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 2494193p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:state_2\/q          macrocell21   1250   1250  2486743  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_0  macrocell25   3240   4490  2494193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:load_cond\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_8
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 2495125p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   2502193
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2498683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\spi_oled:BSPIM:load_cond\/q       macrocell24   1250   1250  2495125  RISE       1
\spi_oled:BSPIM:load_cond\/main_8  macrocell24   2308   3558  2495125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell24         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

