read -sv run_verilog_mid/adder_32b_8_85_8a0edd93ee0238829d703f944f8e7ce5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_85_8a0edd93ee0238829d703f944f8e7ce5_yosys.v
