Clock clk
   0.00 source latency T11Y64__R1_DFBBP_0/CLK ^
   0.00 target latency T11Y64__R1_DFBBP_0/CLK ^
   0.25 clock uncertainty
   0.00 CRPR
--------------
   0.25 setup skew

