Release 12.1 - reportgen M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Mon Mar 21 21:57:46 2011

File: clock_mmcm.dly

 The 20 worst nets by delay are:
+-----------------+-----------+
| Max Delay       | Netname   |
+-----------------+-----------+
   4.341            STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_ML_CFGMCLK_SIG
   1.368            clk_i
   1.342            locked
   1.073            mmcm/mmcm_adv_inst_ML_NEW_OUT_0
   1.002            mmcm/mmcm_adv_inst_ML_NEW_I1
   0.948            reset_IBUF
   0.699            mmcm/clkout0
   0.690            mmcm/clkin1
   0.651            mmcm/mmcm_adv_inst_ML_NEW_OUT
   0.502            MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0_ML_NEW_I0
   0.482            MMCM_PHASE_CALIBRATION_ML_LUT2_4_ML_NEW_CLK
   0.471            data_in_IBUF
   0.376            MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D
   0.324            MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_ML_NEW_D
   0.279            MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3_ML_NEW_I0
   0.011            clkfb
   0.002            data_out_OBUF
---------------------------------

-------------------------------------------------------------------------------
                               Net Delays
-------------------------------------------------------------------------------

MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_ML_NEW_D
   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_ML_NEW_D.DQ
         0.324  mmcm/mmcm_adv_inst_ML_NEW_OUT.A6
         0.191  MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D.AX

MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D
   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D.AQ
         0.376  mmcm/mmcm_adv_inst_ML_NEW_OUT.A5
         0.191  MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3_ML_NEW_I0.AX

MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3_ML_NEW_I0
   MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3_ML_NEW_I0.AQ
         0.279  locked.B4

MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0_ML_NEW_I0
   MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0_ML_NEW_I0.AQ
         0.397  locked.A5
         0.502  locked.B6

MMCM_PHASE_CALIBRATION_ML_LUT2_4_ML_NEW_CLK
   locked.A
         0.177  MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D.CLK
         0.482  locked.B5
         0.177  MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_ML_NEW_D.CLK
         0.361  MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3_ML_NEW_I0.CLK

STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_ML_CFGMCLK_SIG
   STARTUP_V6_PWRUP_GTXE1_ML_INSERTED.CFGMCLK
         2.486 
GTXE1_ML_REPLICATED_0_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate0.CLKTE
STSIG1
         2.581 
GTXE1_ML_REPLICATED_0_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate0.CLKTE
STSIG0
         2.172 
GTXE1_ML_REPLICATED_1_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate1.CLKTE
STSIG1
         2.158 
GTXE1_ML_REPLICATED_1_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate1.CLKTE
STSIG0
         1.836 
GTXE1_ML_REPLICATED_2_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate2.CLKTE
STSIG1
         1.931 
GTXE1_ML_REPLICATED_2_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate2.CLKTE
STSIG0
         1.773 
GTXE1_ML_REPLICATED_3_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate3.CLKTE
STSIG1
         1.749 
GTXE1_ML_REPLICATED_3_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate3.CLKTE
STSIG0
         2.090 
GTXE1_ML_REPLICATED_4_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate4.CLKTE
STSIG1
         2.065 
GTXE1_ML_REPLICATED_4_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate4.CLKTE
STSIG0
         2.406 
GTXE1_ML_REPLICATED_5_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate5.CLKTE
STSIG1
         2.382 
GTXE1_ML_REPLICATED_5_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate5.CLKTE
STSIG0
         2.742 
GTXE1_ML_REPLICATED_6_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate6.CLKTE
STSIG1
         2.718 
GTXE1_ML_REPLICATED_6_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate6.CLKTE
STSIG0
         3.059 
GTXE1_ML_REPLICATED_7_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate7.CLKTE
STSIG1
         3.034 
GTXE1_ML_REPLICATED_7_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate7.CLKTE
STSIG0
         3.375 
GTXE1_ML_REPLICATED_8_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate8.CLKTE
STSIG1
         3.351 
GTXE1_ML_REPLICATED_8_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate8.CLKTE
STSIG0
         3.692 
GTXE1_ML_REPLICATED_9_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate9.CLKTE
STSIG1
         3.668 
GTXE1_ML_REPLICATED_9_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate9.CLKTE
STSIG0
         4.028 
GTXE1_ML_REPLICATED_10_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate10.CLK
TESTSIG1
         4.004 
GTXE1_ML_REPLICATED_10_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate10.CLK
TESTSIG0
         4.341 
GTXE1_ML_REPLICATED_11_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate11.CLK
TESTSIG1
         4.317 
GTXE1_ML_REPLICATED_11_STARTUP_V6_PWRUP_GTXE1_ML_INSERTED_MapLib_replicate11.CLK
TESTSIG0

clk_i
   mmcm/clkout1_buf.O
         1.368  data_out_OBUF.CLK

clkfb
   mmcm/mmcm_adv_inst.CLKFBOUT
         0.011  mmcm/mmcm_adv_inst.CLKFBIN

data_in_IBUF
   data_in.I
         0.471  data_out_OBUF.D1

data_out_OBUF
   data_out_OBUF.OQ
         0.002  data_out.O

locked
   locked.B
         1.342  data_out_OBUF.SR

mmcm/clkin1
   clk.I
         0.690  mmcm/mmcm_adv_inst.CLKIN1

mmcm/clkout0
   mmcm/mmcm_adv_inst.CLKOUT0
         0.699  mmcm/clkout1_buf.I0

mmcm/mmcm_adv_inst_ML_NEW_I1
   mmcm/mmcm_adv_inst.LOCKED
         0.865  mmcm/mmcm_adv_inst_ML_NEW_OUT.A4
         0.955  locked.A6
         1.002  MMCM_PHASE_CALIBRATION_ML_LDCPE_I0_0_ML_NEW_I0.CLK

mmcm/mmcm_adv_inst_ML_NEW_OUT
   mmcm/mmcm_adv_inst_ML_NEW_OUT.A
         0.651  mmcm/mmcm_adv_inst.RST

mmcm/mmcm_adv_inst_ML_NEW_OUT_0
   mmcm/mmcm_adv_inst_ML_NEW_OUT_0.D
         1.073  mmcm/mmcm_adv_inst.PWRDWN
         0.525  MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_2_ML_NEW_D.SR
         0.525  MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_1_ML_NEW_D.SR
         0.436  MMCM_PHASE_CALIBRATION_ML_FDCPE_I0_3_ML_NEW_I0.SR

reset_IBUF
   reset.I
         0.948  mmcm/mmcm_adv_inst_ML_NEW_OUT_0.D6

