// Seed: 556931272
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri  id_1,
    input  tri1 id_2,
    input  wire id_3
);
  wire id_5;
  reg  id_6;
  genvar id_7;
  assign id_7 = id_7;
  always_latch @(posedge (1) or 1'h0) id_6 <= id_2 === 1;
  assign id_7 = id_7;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(*) begin : LABEL_0
    id_3 <= id_7;
  end
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
