
avr_layered_architecture.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000590  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000004  00800060  00000590  00000624  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800064  00800064  00000628  2**0
                  ALLOC

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 49 00 	jmp	0x92	; 0x92 <__vector_9>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e0 e9       	ldi	r30, 0x90	; 144
  68:	f5 e0       	ldi	r31, 0x05	; 5
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	a4 36       	cpi	r26, 0x64	; 100
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a4 e6       	ldi	r26, 0x64	; 100
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a7 36       	cpi	r26, 0x67	; 103
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 c1 02 	call	0x582	; 0x582 <main>
  8a:	0c 94 c6 02 	jmp	0x58c	; 0x58c <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__vector_9>:
  92:	1f 92       	push	r1
  94:	0f 92       	push	r0
  96:	0f b6       	in	r0, 0x3f	; 63
  98:	0f 92       	push	r0
  9a:	11 24       	eor	r1, r1
  9c:	2f 93       	push	r18
  9e:	3f 93       	push	r19
  a0:	4f 93       	push	r20
  a2:	5f 93       	push	r21
  a4:	6f 93       	push	r22
  a6:	7f 93       	push	r23
  a8:	8f 93       	push	r24
  aa:	9f 93       	push	r25
  ac:	af 93       	push	r26
  ae:	bf 93       	push	r27
  b0:	ef 93       	push	r30
  b2:	ff 93       	push	r31
  b4:	e0 91 64 00 	lds	r30, 0x0064
  b8:	f0 91 65 00 	lds	r31, 0x0065
  bc:	30 97       	sbiw	r30, 0x00	; 0
  be:	09 f0       	breq	.+2      	; 0xc2 <__vector_9+0x30>
  c0:	09 95       	icall
  c2:	ff 91       	pop	r31
  c4:	ef 91       	pop	r30
  c6:	bf 91       	pop	r27
  c8:	af 91       	pop	r26
  ca:	9f 91       	pop	r25
  cc:	8f 91       	pop	r24
  ce:	7f 91       	pop	r23
  d0:	6f 91       	pop	r22
  d2:	5f 91       	pop	r21
  d4:	4f 91       	pop	r20
  d6:	3f 91       	pop	r19
  d8:	2f 91       	pop	r18
  da:	0f 90       	pop	r0
  dc:	0f be       	out	0x3f, r0	; 63
  de:	0f 90       	pop	r0
  e0:	1f 90       	pop	r1
  e2:	18 95       	reti

000000e4 <timer0_init>:
  e4:	fc 01       	movw	r30, r24
  e6:	8f b7       	in	r24, 0x3f	; 63
  e8:	80 68       	ori	r24, 0x80	; 128
  ea:	8f bf       	out	0x3f, r24	; 63
  ec:	83 b7       	in	r24, 0x33	; 51
  ee:	80 68       	ori	r24, 0x80	; 128
  f0:	83 bf       	out	0x33, r24	; 51
  f2:	43 b7       	in	r20, 0x33	; 51
  f4:	80 81       	ld	r24, Z
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	9c 01       	movw	r18, r24
  fa:	21 70       	andi	r18, 0x01	; 1
  fc:	30 70       	andi	r19, 0x00	; 0
  fe:	56 e0       	ldi	r21, 0x06	; 6
 100:	22 0f       	add	r18, r18
 102:	33 1f       	adc	r19, r19
 104:	5a 95       	dec	r21
 106:	e1 f7       	brne	.-8      	; 0x100 <timer0_init+0x1c>
 108:	82 70       	andi	r24, 0x02	; 2
 10a:	90 70       	andi	r25, 0x00	; 0
 10c:	88 0f       	add	r24, r24
 10e:	99 1f       	adc	r25, r25
 110:	88 0f       	add	r24, r24
 112:	99 1f       	adc	r25, r25
 114:	28 2b       	or	r18, r24
 116:	47 7b       	andi	r20, 0xB7	; 183
 118:	24 2b       	or	r18, r20
 11a:	23 bf       	out	0x33, r18	; 51
 11c:	93 b7       	in	r25, 0x33	; 51
 11e:	81 81       	ldd	r24, Z+1	; 0x01
 120:	82 95       	swap	r24
 122:	80 7f       	andi	r24, 0xF0	; 240
 124:	9f 7c       	andi	r25, 0xCF	; 207
 126:	89 2b       	or	r24, r25
 128:	83 bf       	out	0x33, r24	; 51
 12a:	83 b7       	in	r24, 0x33	; 51
 12c:	88 7f       	andi	r24, 0xF8	; 248
 12e:	92 81       	ldd	r25, Z+2	; 0x02
 130:	89 2b       	or	r24, r25
 132:	83 bf       	out	0x33, r24	; 51
 134:	08 95       	ret

00000136 <timer0_start>:
 136:	23 b7       	in	r18, 0x33	; 51
 138:	28 7f       	andi	r18, 0xF8	; 248
 13a:	fc 01       	movw	r30, r24
 13c:	82 81       	ldd	r24, Z+2	; 0x02
 13e:	28 2b       	or	r18, r24
 140:	23 bf       	out	0x33, r18	; 51
 142:	89 b7       	in	r24, 0x39	; 57
 144:	81 60       	ori	r24, 0x01	; 1
 146:	89 bf       	out	0x39, r24	; 57
 148:	62 bf       	out	0x32, r22	; 50
 14a:	08 95       	ret

0000014c <timer0_stop>:
 14c:	83 b7       	in	r24, 0x33	; 51
 14e:	88 7f       	andi	r24, 0xF8	; 248
 150:	83 bf       	out	0x33, r24	; 51
 152:	08 95       	ret

00000154 <timer0_setCallBack>:
 154:	90 93 65 00 	sts	0x0065, r25
 158:	80 93 64 00 	sts	0x0064, r24
 15c:	08 95       	ret

0000015e <set_pin_dir>:
 15e:	48 2f       	mov	r20, r24
 160:	47 70       	andi	r20, 0x07	; 7
 162:	86 95       	lsr	r24
 164:	86 95       	lsr	r24
 166:	86 95       	lsr	r24
 168:	81 30       	cpi	r24, 0x01	; 1
 16a:	b1 f1       	breq	.+108    	; 0x1d8 <set_pin_dir+0x7a>
 16c:	81 30       	cpi	r24, 0x01	; 1
 16e:	38 f0       	brcs	.+14     	; 0x17e <set_pin_dir+0x20>
 170:	82 30       	cpi	r24, 0x02	; 2
 172:	09 f4       	brne	.+2      	; 0x176 <set_pin_dir+0x18>
 174:	5e c0       	rjmp	.+188    	; 0x232 <set_pin_dir+0xd4>
 176:	83 30       	cpi	r24, 0x03	; 3
 178:	09 f0       	breq	.+2      	; 0x17c <set_pin_dir+0x1e>
 17a:	b2 c0       	rjmp	.+356    	; 0x2e0 <set_pin_dir+0x182>
 17c:	86 c0       	rjmp	.+268    	; 0x28a <set_pin_dir+0x12c>
 17e:	66 23       	and	r22, r22
 180:	61 f4       	brne	.+24     	; 0x19a <set_pin_dir+0x3c>
 182:	2a b3       	in	r18, 0x1a	; 26
 184:	81 e0       	ldi	r24, 0x01	; 1
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	02 c0       	rjmp	.+4      	; 0x18e <set_pin_dir+0x30>
 18a:	88 0f       	add	r24, r24
 18c:	99 1f       	adc	r25, r25
 18e:	4a 95       	dec	r20
 190:	e2 f7       	brpl	.-8      	; 0x18a <set_pin_dir+0x2c>
 192:	80 95       	com	r24
 194:	82 23       	and	r24, r18
 196:	8a bb       	out	0x1a, r24	; 26
 198:	08 95       	ret
 19a:	61 30       	cpi	r22, 0x01	; 1
 19c:	59 f4       	brne	.+22     	; 0x1b4 <set_pin_dir+0x56>
 19e:	2a b3       	in	r18, 0x1a	; 26
 1a0:	81 e0       	ldi	r24, 0x01	; 1
 1a2:	90 e0       	ldi	r25, 0x00	; 0
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <set_pin_dir+0x4c>
 1a6:	88 0f       	add	r24, r24
 1a8:	99 1f       	adc	r25, r25
 1aa:	4a 95       	dec	r20
 1ac:	e2 f7       	brpl	.-8      	; 0x1a6 <set_pin_dir+0x48>
 1ae:	28 2b       	or	r18, r24
 1b0:	2a bb       	out	0x1a, r18	; 26
 1b2:	08 95       	ret
 1b4:	62 30       	cpi	r22, 0x02	; 2
 1b6:	09 f0       	breq	.+2      	; 0x1ba <set_pin_dir+0x5c>
 1b8:	93 c0       	rjmp	.+294    	; 0x2e0 <set_pin_dir+0x182>
 1ba:	3a b3       	in	r19, 0x1a	; 26
 1bc:	81 e0       	ldi	r24, 0x01	; 1
 1be:	90 e0       	ldi	r25, 0x00	; 0
 1c0:	01 c0       	rjmp	.+2      	; 0x1c4 <set_pin_dir+0x66>
 1c2:	88 0f       	add	r24, r24
 1c4:	4a 95       	dec	r20
 1c6:	ea f7       	brpl	.-6      	; 0x1c2 <set_pin_dir+0x64>
 1c8:	28 2f       	mov	r18, r24
 1ca:	20 95       	com	r18
 1cc:	23 23       	and	r18, r19
 1ce:	2a bb       	out	0x1a, r18	; 26
 1d0:	2b b3       	in	r18, 0x1b	; 27
 1d2:	82 2b       	or	r24, r18
 1d4:	8b bb       	out	0x1b, r24	; 27
 1d6:	08 95       	ret
 1d8:	66 23       	and	r22, r22
 1da:	61 f4       	brne	.+24     	; 0x1f4 <set_pin_dir+0x96>
 1dc:	27 b3       	in	r18, 0x17	; 23
 1de:	81 e0       	ldi	r24, 0x01	; 1
 1e0:	90 e0       	ldi	r25, 0x00	; 0
 1e2:	02 c0       	rjmp	.+4      	; 0x1e8 <set_pin_dir+0x8a>
 1e4:	88 0f       	add	r24, r24
 1e6:	99 1f       	adc	r25, r25
 1e8:	4a 95       	dec	r20
 1ea:	e2 f7       	brpl	.-8      	; 0x1e4 <set_pin_dir+0x86>
 1ec:	80 95       	com	r24
 1ee:	82 23       	and	r24, r18
 1f0:	87 bb       	out	0x17, r24	; 23
 1f2:	08 95       	ret
 1f4:	61 30       	cpi	r22, 0x01	; 1
 1f6:	59 f4       	brne	.+22     	; 0x20e <set_pin_dir+0xb0>
 1f8:	27 b3       	in	r18, 0x17	; 23
 1fa:	81 e0       	ldi	r24, 0x01	; 1
 1fc:	90 e0       	ldi	r25, 0x00	; 0
 1fe:	02 c0       	rjmp	.+4      	; 0x204 <set_pin_dir+0xa6>
 200:	88 0f       	add	r24, r24
 202:	99 1f       	adc	r25, r25
 204:	4a 95       	dec	r20
 206:	e2 f7       	brpl	.-8      	; 0x200 <set_pin_dir+0xa2>
 208:	28 2b       	or	r18, r24
 20a:	27 bb       	out	0x17, r18	; 23
 20c:	08 95       	ret
 20e:	62 30       	cpi	r22, 0x02	; 2
 210:	09 f0       	breq	.+2      	; 0x214 <set_pin_dir+0xb6>
 212:	66 c0       	rjmp	.+204    	; 0x2e0 <set_pin_dir+0x182>
 214:	37 b3       	in	r19, 0x17	; 23
 216:	81 e0       	ldi	r24, 0x01	; 1
 218:	90 e0       	ldi	r25, 0x00	; 0
 21a:	01 c0       	rjmp	.+2      	; 0x21e <set_pin_dir+0xc0>
 21c:	88 0f       	add	r24, r24
 21e:	4a 95       	dec	r20
 220:	ea f7       	brpl	.-6      	; 0x21c <set_pin_dir+0xbe>
 222:	28 2f       	mov	r18, r24
 224:	20 95       	com	r18
 226:	23 23       	and	r18, r19
 228:	27 bb       	out	0x17, r18	; 23
 22a:	28 b3       	in	r18, 0x18	; 24
 22c:	82 2b       	or	r24, r18
 22e:	88 bb       	out	0x18, r24	; 24
 230:	08 95       	ret
 232:	66 23       	and	r22, r22
 234:	61 f4       	brne	.+24     	; 0x24e <set_pin_dir+0xf0>
 236:	24 b3       	in	r18, 0x14	; 20
 238:	81 e0       	ldi	r24, 0x01	; 1
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	02 c0       	rjmp	.+4      	; 0x242 <set_pin_dir+0xe4>
 23e:	88 0f       	add	r24, r24
 240:	99 1f       	adc	r25, r25
 242:	4a 95       	dec	r20
 244:	e2 f7       	brpl	.-8      	; 0x23e <set_pin_dir+0xe0>
 246:	80 95       	com	r24
 248:	82 23       	and	r24, r18
 24a:	84 bb       	out	0x14, r24	; 20
 24c:	08 95       	ret
 24e:	61 30       	cpi	r22, 0x01	; 1
 250:	59 f4       	brne	.+22     	; 0x268 <set_pin_dir+0x10a>
 252:	24 b3       	in	r18, 0x14	; 20
 254:	81 e0       	ldi	r24, 0x01	; 1
 256:	90 e0       	ldi	r25, 0x00	; 0
 258:	02 c0       	rjmp	.+4      	; 0x25e <set_pin_dir+0x100>
 25a:	88 0f       	add	r24, r24
 25c:	99 1f       	adc	r25, r25
 25e:	4a 95       	dec	r20
 260:	e2 f7       	brpl	.-8      	; 0x25a <set_pin_dir+0xfc>
 262:	28 2b       	or	r18, r24
 264:	24 bb       	out	0x14, r18	; 20
 266:	08 95       	ret
 268:	62 30       	cpi	r22, 0x02	; 2
 26a:	d1 f5       	brne	.+116    	; 0x2e0 <set_pin_dir+0x182>
 26c:	34 b3       	in	r19, 0x14	; 20
 26e:	81 e0       	ldi	r24, 0x01	; 1
 270:	90 e0       	ldi	r25, 0x00	; 0
 272:	01 c0       	rjmp	.+2      	; 0x276 <set_pin_dir+0x118>
 274:	88 0f       	add	r24, r24
 276:	4a 95       	dec	r20
 278:	ea f7       	brpl	.-6      	; 0x274 <set_pin_dir+0x116>
 27a:	28 2f       	mov	r18, r24
 27c:	20 95       	com	r18
 27e:	23 23       	and	r18, r19
 280:	24 bb       	out	0x14, r18	; 20
 282:	25 b3       	in	r18, 0x15	; 21
 284:	82 2b       	or	r24, r18
 286:	85 bb       	out	0x15, r24	; 21
 288:	08 95       	ret
 28a:	66 23       	and	r22, r22
 28c:	61 f4       	brne	.+24     	; 0x2a6 <set_pin_dir+0x148>
 28e:	22 b3       	in	r18, 0x12	; 18
 290:	81 e0       	ldi	r24, 0x01	; 1
 292:	90 e0       	ldi	r25, 0x00	; 0
 294:	02 c0       	rjmp	.+4      	; 0x29a <set_pin_dir+0x13c>
 296:	88 0f       	add	r24, r24
 298:	99 1f       	adc	r25, r25
 29a:	4a 95       	dec	r20
 29c:	e2 f7       	brpl	.-8      	; 0x296 <set_pin_dir+0x138>
 29e:	80 95       	com	r24
 2a0:	82 23       	and	r24, r18
 2a2:	82 bb       	out	0x12, r24	; 18
 2a4:	08 95       	ret
 2a6:	61 30       	cpi	r22, 0x01	; 1
 2a8:	59 f4       	brne	.+22     	; 0x2c0 <set_pin_dir+0x162>
 2aa:	22 b3       	in	r18, 0x12	; 18
 2ac:	81 e0       	ldi	r24, 0x01	; 1
 2ae:	90 e0       	ldi	r25, 0x00	; 0
 2b0:	02 c0       	rjmp	.+4      	; 0x2b6 <set_pin_dir+0x158>
 2b2:	88 0f       	add	r24, r24
 2b4:	99 1f       	adc	r25, r25
 2b6:	4a 95       	dec	r20
 2b8:	e2 f7       	brpl	.-8      	; 0x2b2 <set_pin_dir+0x154>
 2ba:	28 2b       	or	r18, r24
 2bc:	22 bb       	out	0x12, r18	; 18
 2be:	08 95       	ret
 2c0:	62 30       	cpi	r22, 0x02	; 2
 2c2:	71 f4       	brne	.+28     	; 0x2e0 <set_pin_dir+0x182>
 2c4:	32 b3       	in	r19, 0x12	; 18
 2c6:	81 e0       	ldi	r24, 0x01	; 1
 2c8:	90 e0       	ldi	r25, 0x00	; 0
 2ca:	01 c0       	rjmp	.+2      	; 0x2ce <set_pin_dir+0x170>
 2cc:	88 0f       	add	r24, r24
 2ce:	4a 95       	dec	r20
 2d0:	ea f7       	brpl	.-6      	; 0x2cc <set_pin_dir+0x16e>
 2d2:	28 2f       	mov	r18, r24
 2d4:	20 95       	com	r18
 2d6:	23 23       	and	r18, r19
 2d8:	22 bb       	out	0x12, r18	; 18
 2da:	21 b3       	in	r18, 0x11	; 17
 2dc:	82 2b       	or	r24, r18
 2de:	81 bb       	out	0x11, r24	; 17
 2e0:	08 95       	ret

000002e2 <set_pin_state>:
 2e2:	38 2f       	mov	r19, r24
 2e4:	37 70       	andi	r19, 0x07	; 7
 2e6:	86 95       	lsr	r24
 2e8:	86 95       	lsr	r24
 2ea:	86 95       	lsr	r24
 2ec:	81 30       	cpi	r24, 0x01	; 1
 2ee:	29 f1       	breq	.+74     	; 0x33a <set_pin_state+0x58>
 2f0:	81 30       	cpi	r24, 0x01	; 1
 2f2:	38 f0       	brcs	.+14     	; 0x302 <set_pin_state+0x20>
 2f4:	82 30       	cpi	r24, 0x02	; 2
 2f6:	09 f4       	brne	.+2      	; 0x2fa <set_pin_state+0x18>
 2f8:	3c c0       	rjmp	.+120    	; 0x372 <set_pin_state+0x90>
 2fa:	83 30       	cpi	r24, 0x03	; 3
 2fc:	09 f0       	breq	.+2      	; 0x300 <set_pin_state+0x1e>
 2fe:	6e c0       	rjmp	.+220    	; 0x3dc <set_pin_state+0xfa>
 300:	53 c0       	rjmp	.+166    	; 0x3a8 <set_pin_state+0xc6>
 302:	66 23       	and	r22, r22
 304:	61 f4       	brne	.+24     	; 0x31e <set_pin_state+0x3c>
 306:	2b b3       	in	r18, 0x1b	; 27
 308:	81 e0       	ldi	r24, 0x01	; 1
 30a:	90 e0       	ldi	r25, 0x00	; 0
 30c:	02 c0       	rjmp	.+4      	; 0x312 <set_pin_state+0x30>
 30e:	88 0f       	add	r24, r24
 310:	99 1f       	adc	r25, r25
 312:	3a 95       	dec	r19
 314:	e2 f7       	brpl	.-8      	; 0x30e <set_pin_state+0x2c>
 316:	80 95       	com	r24
 318:	82 23       	and	r24, r18
 31a:	8b bb       	out	0x1b, r24	; 27
 31c:	08 95       	ret
 31e:	61 30       	cpi	r22, 0x01	; 1
 320:	09 f0       	breq	.+2      	; 0x324 <set_pin_state+0x42>
 322:	5c c0       	rjmp	.+184    	; 0x3dc <set_pin_state+0xfa>
 324:	2b b3       	in	r18, 0x1b	; 27
 326:	81 e0       	ldi	r24, 0x01	; 1
 328:	90 e0       	ldi	r25, 0x00	; 0
 32a:	02 c0       	rjmp	.+4      	; 0x330 <set_pin_state+0x4e>
 32c:	88 0f       	add	r24, r24
 32e:	99 1f       	adc	r25, r25
 330:	3a 95       	dec	r19
 332:	e2 f7       	brpl	.-8      	; 0x32c <set_pin_state+0x4a>
 334:	28 2b       	or	r18, r24
 336:	2b bb       	out	0x1b, r18	; 27
 338:	08 95       	ret
 33a:	66 23       	and	r22, r22
 33c:	61 f4       	brne	.+24     	; 0x356 <set_pin_state+0x74>
 33e:	28 b3       	in	r18, 0x18	; 24
 340:	81 e0       	ldi	r24, 0x01	; 1
 342:	90 e0       	ldi	r25, 0x00	; 0
 344:	02 c0       	rjmp	.+4      	; 0x34a <set_pin_state+0x68>
 346:	88 0f       	add	r24, r24
 348:	99 1f       	adc	r25, r25
 34a:	3a 95       	dec	r19
 34c:	e2 f7       	brpl	.-8      	; 0x346 <set_pin_state+0x64>
 34e:	80 95       	com	r24
 350:	82 23       	and	r24, r18
 352:	88 bb       	out	0x18, r24	; 24
 354:	08 95       	ret
 356:	61 30       	cpi	r22, 0x01	; 1
 358:	09 f0       	breq	.+2      	; 0x35c <set_pin_state+0x7a>
 35a:	40 c0       	rjmp	.+128    	; 0x3dc <set_pin_state+0xfa>
 35c:	28 b3       	in	r18, 0x18	; 24
 35e:	81 e0       	ldi	r24, 0x01	; 1
 360:	90 e0       	ldi	r25, 0x00	; 0
 362:	02 c0       	rjmp	.+4      	; 0x368 <set_pin_state+0x86>
 364:	88 0f       	add	r24, r24
 366:	99 1f       	adc	r25, r25
 368:	3a 95       	dec	r19
 36a:	e2 f7       	brpl	.-8      	; 0x364 <set_pin_state+0x82>
 36c:	28 2b       	or	r18, r24
 36e:	28 bb       	out	0x18, r18	; 24
 370:	08 95       	ret
 372:	66 23       	and	r22, r22
 374:	61 f4       	brne	.+24     	; 0x38e <set_pin_state+0xac>
 376:	25 b3       	in	r18, 0x15	; 21
 378:	81 e0       	ldi	r24, 0x01	; 1
 37a:	90 e0       	ldi	r25, 0x00	; 0
 37c:	02 c0       	rjmp	.+4      	; 0x382 <set_pin_state+0xa0>
 37e:	88 0f       	add	r24, r24
 380:	99 1f       	adc	r25, r25
 382:	3a 95       	dec	r19
 384:	e2 f7       	brpl	.-8      	; 0x37e <set_pin_state+0x9c>
 386:	80 95       	com	r24
 388:	82 23       	and	r24, r18
 38a:	85 bb       	out	0x15, r24	; 21
 38c:	08 95       	ret
 38e:	61 30       	cpi	r22, 0x01	; 1
 390:	29 f5       	brne	.+74     	; 0x3dc <set_pin_state+0xfa>
 392:	25 b3       	in	r18, 0x15	; 21
 394:	81 e0       	ldi	r24, 0x01	; 1
 396:	90 e0       	ldi	r25, 0x00	; 0
 398:	02 c0       	rjmp	.+4      	; 0x39e <set_pin_state+0xbc>
 39a:	88 0f       	add	r24, r24
 39c:	99 1f       	adc	r25, r25
 39e:	3a 95       	dec	r19
 3a0:	e2 f7       	brpl	.-8      	; 0x39a <set_pin_state+0xb8>
 3a2:	28 2b       	or	r18, r24
 3a4:	25 bb       	out	0x15, r18	; 21
 3a6:	08 95       	ret
 3a8:	66 23       	and	r22, r22
 3aa:	61 f4       	brne	.+24     	; 0x3c4 <set_pin_state+0xe2>
 3ac:	21 b3       	in	r18, 0x11	; 17
 3ae:	81 e0       	ldi	r24, 0x01	; 1
 3b0:	90 e0       	ldi	r25, 0x00	; 0
 3b2:	02 c0       	rjmp	.+4      	; 0x3b8 <set_pin_state+0xd6>
 3b4:	88 0f       	add	r24, r24
 3b6:	99 1f       	adc	r25, r25
 3b8:	3a 95       	dec	r19
 3ba:	e2 f7       	brpl	.-8      	; 0x3b4 <set_pin_state+0xd2>
 3bc:	80 95       	com	r24
 3be:	82 23       	and	r24, r18
 3c0:	81 bb       	out	0x11, r24	; 17
 3c2:	08 95       	ret
 3c4:	61 30       	cpi	r22, 0x01	; 1
 3c6:	51 f4       	brne	.+20     	; 0x3dc <set_pin_state+0xfa>
 3c8:	21 b3       	in	r18, 0x11	; 17
 3ca:	81 e0       	ldi	r24, 0x01	; 1
 3cc:	90 e0       	ldi	r25, 0x00	; 0
 3ce:	02 c0       	rjmp	.+4      	; 0x3d4 <set_pin_state+0xf2>
 3d0:	88 0f       	add	r24, r24
 3d2:	99 1f       	adc	r25, r25
 3d4:	3a 95       	dec	r19
 3d6:	e2 f7       	brpl	.-8      	; 0x3d0 <set_pin_state+0xee>
 3d8:	28 2b       	or	r18, r24
 3da:	21 bb       	out	0x11, r18	; 17
 3dc:	08 95       	ret

000003de <read_pin>:
 3de:	38 2f       	mov	r19, r24
 3e0:	37 70       	andi	r19, 0x07	; 7
 3e2:	86 95       	lsr	r24
 3e4:	86 95       	lsr	r24
 3e6:	86 95       	lsr	r24
 3e8:	81 30       	cpi	r24, 0x01	; 1
 3ea:	51 f0       	breq	.+20     	; 0x400 <read_pin+0x22>
 3ec:	81 30       	cpi	r24, 0x01	; 1
 3ee:	30 f0       	brcs	.+12     	; 0x3fc <read_pin+0x1e>
 3f0:	82 30       	cpi	r24, 0x02	; 2
 3f2:	41 f0       	breq	.+16     	; 0x404 <read_pin+0x26>
 3f4:	83 30       	cpi	r24, 0x03	; 3
 3f6:	41 f0       	breq	.+16     	; 0x408 <read_pin+0x2a>
 3f8:	20 e0       	ldi	r18, 0x00	; 0
 3fa:	15 c0       	rjmp	.+42     	; 0x426 <read_pin+0x48>
 3fc:	29 b3       	in	r18, 0x19	; 25
 3fe:	05 c0       	rjmp	.+10     	; 0x40a <read_pin+0x2c>
 400:	26 b3       	in	r18, 0x16	; 22
 402:	03 c0       	rjmp	.+6      	; 0x40a <read_pin+0x2c>
 404:	23 b3       	in	r18, 0x13	; 19
 406:	01 c0       	rjmp	.+2      	; 0x40a <read_pin+0x2c>
 408:	20 b3       	in	r18, 0x10	; 16
 40a:	81 e0       	ldi	r24, 0x01	; 1
 40c:	90 e0       	ldi	r25, 0x00	; 0
 40e:	03 2e       	mov	r0, r19
 410:	02 c0       	rjmp	.+4      	; 0x416 <read_pin+0x38>
 412:	88 0f       	add	r24, r24
 414:	99 1f       	adc	r25, r25
 416:	0a 94       	dec	r0
 418:	e2 f7       	brpl	.-8      	; 0x412 <read_pin+0x34>
 41a:	02 c0       	rjmp	.+4      	; 0x420 <read_pin+0x42>
 41c:	95 95       	asr	r25
 41e:	87 95       	ror	r24
 420:	3a 95       	dec	r19
 422:	e2 f7       	brpl	.-8      	; 0x41c <read_pin+0x3e>
 424:	28 23       	and	r18, r24
 426:	82 2f       	mov	r24, r18
 428:	08 95       	ret

0000042a <set_port_dir>:
 42a:	81 30       	cpi	r24, 0x01	; 1
 42c:	49 f0       	breq	.+18     	; 0x440 <set_port_dir+0x16>
 42e:	81 30       	cpi	r24, 0x01	; 1
 430:	28 f0       	brcs	.+10     	; 0x43c <set_port_dir+0x12>
 432:	82 30       	cpi	r24, 0x02	; 2
 434:	39 f0       	breq	.+14     	; 0x444 <set_port_dir+0x1a>
 436:	83 30       	cpi	r24, 0x03	; 3
 438:	41 f4       	brne	.+16     	; 0x44a <set_port_dir+0x20>
 43a:	06 c0       	rjmp	.+12     	; 0x448 <set_port_dir+0x1e>
 43c:	6a bb       	out	0x1a, r22	; 26
 43e:	08 95       	ret
 440:	67 bb       	out	0x17, r22	; 23
 442:	08 95       	ret
 444:	64 bb       	out	0x14, r22	; 20
 446:	08 95       	ret
 448:	62 bb       	out	0x12, r22	; 18
 44a:	08 95       	ret

0000044c <set_port_state>:
 44c:	81 30       	cpi	r24, 0x01	; 1
 44e:	49 f0       	breq	.+18     	; 0x462 <__stack+0x3>
 450:	81 30       	cpi	r24, 0x01	; 1
 452:	28 f0       	brcs	.+10     	; 0x45e <set_port_state+0x12>
 454:	82 30       	cpi	r24, 0x02	; 2
 456:	39 f0       	breq	.+14     	; 0x466 <__stack+0x7>
 458:	83 30       	cpi	r24, 0x03	; 3
 45a:	41 f4       	brne	.+16     	; 0x46c <__stack+0xd>
 45c:	06 c0       	rjmp	.+12     	; 0x46a <__stack+0xb>
 45e:	6b bb       	out	0x1b, r22	; 27
 460:	08 95       	ret
 462:	68 bb       	out	0x18, r22	; 24
 464:	08 95       	ret
 466:	65 bb       	out	0x15, r22	; 21
 468:	08 95       	ret
 46a:	61 bb       	out	0x11, r22	; 17
 46c:	08 95       	ret

0000046e <blinking_app>:
 46e:	80 91 66 00 	lds	r24, 0x0066
 472:	8f 5f       	subi	r24, 0xFF	; 255
 474:	80 93 66 00 	sts	0x0066, r24
 478:	84 30       	cpi	r24, 0x04	; 4
 47a:	21 f4       	brne	.+8      	; 0x484 <blinking_app+0x16>
 47c:	80 e0       	ldi	r24, 0x00	; 0
 47e:	61 e0       	ldi	r22, 0x01	; 1
 480:	0e 94 71 01 	call	0x2e2	; 0x2e2 <set_pin_state>
 484:	80 91 66 00 	lds	r24, 0x0066
 488:	88 30       	cpi	r24, 0x08	; 8
 48a:	31 f4       	brne	.+12     	; 0x498 <blinking_app+0x2a>
 48c:	80 e0       	ldi	r24, 0x00	; 0
 48e:	60 e0       	ldi	r22, 0x00	; 0
 490:	0e 94 71 01 	call	0x2e2	; 0x2e2 <set_pin_state>
 494:	10 92 66 00 	sts	0x0066, r1
 498:	08 95       	ret

0000049a <timer0_app>:
 49a:	0f 93       	push	r16
 49c:	1f 93       	push	r17
 49e:	df 93       	push	r29
 4a0:	cf 93       	push	r28
 4a2:	00 d0       	rcall	.+0      	; 0x4a4 <timer0_app+0xa>
 4a4:	0f 92       	push	r0
 4a6:	cd b7       	in	r28, 0x3d	; 61
 4a8:	de b7       	in	r29, 0x3e	; 62
 4aa:	80 e0       	ldi	r24, 0x00	; 0
 4ac:	61 e0       	ldi	r22, 0x01	; 1
 4ae:	0e 94 af 00 	call	0x15e	; 0x15e <set_pin_dir>
 4b2:	80 e0       	ldi	r24, 0x00	; 0
 4b4:	60 e0       	ldi	r22, 0x00	; 0
 4b6:	0e 94 71 01 	call	0x2e2	; 0x2e2 <set_pin_state>
 4ba:	de 01       	movw	r26, r28
 4bc:	11 96       	adiw	r26, 0x01	; 1
 4be:	e0 e6       	ldi	r30, 0x60	; 96
 4c0:	f0 e0       	ldi	r31, 0x00	; 0
 4c2:	83 e0       	ldi	r24, 0x03	; 3
 4c4:	01 90       	ld	r0, Z+
 4c6:	0d 92       	st	X+, r0
 4c8:	81 50       	subi	r24, 0x01	; 1
 4ca:	e1 f7       	brne	.-8      	; 0x4c4 <timer0_app+0x2a>
 4cc:	87 e3       	ldi	r24, 0x37	; 55
 4ce:	92 e0       	ldi	r25, 0x02	; 2
 4d0:	0e 94 aa 00 	call	0x154	; 0x154 <timer0_setCallBack>
 4d4:	8e 01       	movw	r16, r28
 4d6:	0f 5f       	subi	r16, 0xFF	; 255
 4d8:	1f 4f       	sbci	r17, 0xFF	; 255
 4da:	c8 01       	movw	r24, r16
 4dc:	0e 94 72 00 	call	0xe4	; 0xe4 <timer0_init>
 4e0:	c8 01       	movw	r24, r16
 4e2:	60 e0       	ldi	r22, 0x00	; 0
 4e4:	4f ef       	ldi	r20, 0xFF	; 255
 4e6:	0e 94 9b 00 	call	0x136	; 0x136 <timer0_start>
 4ea:	ff cf       	rjmp	.-2      	; 0x4ea <timer0_app+0x50>

000004ec <dio_app>:
 4ec:	cf 93       	push	r28
 4ee:	df 93       	push	r29
 4f0:	80 e0       	ldi	r24, 0x00	; 0
 4f2:	61 e0       	ldi	r22, 0x01	; 1
 4f4:	0e 94 af 00 	call	0x15e	; 0x15e <set_pin_dir>
 4f8:	80 e0       	ldi	r24, 0x00	; 0
 4fa:	60 e0       	ldi	r22, 0x00	; 0
 4fc:	0e 94 71 01 	call	0x2e2	; 0x2e2 <set_pin_state>
 500:	c9 e1       	ldi	r28, 0x19	; 25
 502:	d0 e0       	ldi	r29, 0x00	; 0
 504:	80 e0       	ldi	r24, 0x00	; 0
 506:	61 e0       	ldi	r22, 0x01	; 1
 508:	0e 94 71 01 	call	0x2e2	; 0x2e2 <set_pin_state>
 50c:	88 e8       	ldi	r24, 0x88	; 136
 50e:	93 e1       	ldi	r25, 0x13	; 19
 510:	fe 01       	movw	r30, r28
 512:	31 97       	sbiw	r30, 0x01	; 1
 514:	f1 f7       	brne	.-4      	; 0x512 <dio_app+0x26>
 516:	01 97       	sbiw	r24, 0x01	; 1
 518:	d9 f7       	brne	.-10     	; 0x510 <dio_app+0x24>
 51a:	80 e0       	ldi	r24, 0x00	; 0
 51c:	60 e0       	ldi	r22, 0x00	; 0
 51e:	0e 94 71 01 	call	0x2e2	; 0x2e2 <set_pin_state>
 522:	88 e8       	ldi	r24, 0x88	; 136
 524:	93 e1       	ldi	r25, 0x13	; 19
 526:	fe 01       	movw	r30, r28
 528:	31 97       	sbiw	r30, 0x01	; 1
 52a:	f1 f7       	brne	.-4      	; 0x528 <dio_app+0x3c>
 52c:	01 97       	sbiw	r24, 0x01	; 1
 52e:	d9 f7       	brne	.-10     	; 0x526 <dio_app+0x3a>
 530:	e9 cf       	rjmp	.-46     	; 0x504 <dio_app+0x18>

00000532 <control_led>:
 532:	cf 93       	push	r28
 534:	df 93       	push	r29
 536:	88 e0       	ldi	r24, 0x08	; 8
 538:	60 e0       	ldi	r22, 0x00	; 0
 53a:	0e 94 af 00 	call	0x15e	; 0x15e <set_pin_dir>
 53e:	80 e0       	ldi	r24, 0x00	; 0
 540:	61 e0       	ldi	r22, 0x01	; 1
 542:	0e 94 af 00 	call	0x15e	; 0x15e <set_pin_dir>
 546:	80 e0       	ldi	r24, 0x00	; 0
 548:	60 e0       	ldi	r22, 0x00	; 0
 54a:	0e 94 71 01 	call	0x2e2	; 0x2e2 <set_pin_state>
 54e:	c4 ef       	ldi	r28, 0xF4	; 244
 550:	d1 e0       	ldi	r29, 0x01	; 1
 552:	0d c0       	rjmp	.+26     	; 0x56e <control_led+0x3c>
 554:	ce 01       	movw	r24, r28
 556:	01 97       	sbiw	r24, 0x01	; 1
 558:	f1 f7       	brne	.-4      	; 0x556 <control_led+0x24>
 55a:	04 c0       	rjmp	.+8      	; 0x564 <control_led+0x32>
 55c:	80 e0       	ldi	r24, 0x00	; 0
 55e:	61 e0       	ldi	r22, 0x01	; 1
 560:	0e 94 71 01 	call	0x2e2	; 0x2e2 <set_pin_state>
 564:	88 e0       	ldi	r24, 0x08	; 8
 566:	0e 94 ef 01 	call	0x3de	; 0x3de <read_pin>
 56a:	81 30       	cpi	r24, 0x01	; 1
 56c:	b9 f3       	breq	.-18     	; 0x55c <control_led+0x2a>
 56e:	88 e0       	ldi	r24, 0x08	; 8
 570:	0e 94 ef 01 	call	0x3de	; 0x3de <read_pin>
 574:	81 30       	cpi	r24, 0x01	; 1
 576:	71 f3       	breq	.-36     	; 0x554 <control_led+0x22>
 578:	80 e0       	ldi	r24, 0x00	; 0
 57a:	60 e0       	ldi	r22, 0x00	; 0
 57c:	0e 94 71 01 	call	0x2e2	; 0x2e2 <set_pin_state>
 580:	f6 cf       	rjmp	.-20     	; 0x56e <control_led+0x3c>

00000582 <main>:
 582:	0e 94 4d 02 	call	0x49a	; 0x49a <timer0_app>
 586:	80 e0       	ldi	r24, 0x00	; 0
 588:	90 e0       	ldi	r25, 0x00	; 0
 58a:	08 95       	ret

0000058c <_exit>:
 58c:	f8 94       	cli

0000058e <__stop_program>:
 58e:	ff cf       	rjmp	.-2      	; 0x58e <__stop_program>
