INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:20:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 buffer11/dataReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.980ns period=5.960ns})
  Destination:            buffer6/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.980ns period=5.960ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.960ns  (clk rise@5.960ns - clk rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 1.543ns (27.567%)  route 4.054ns (72.433%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.443 - 5.960 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=963, unset)          0.508     0.508    buffer11/clk
    SLICE_X9Y146         FDRE                                         r  buffer11/dataReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y146         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer11/dataReg_reg[7]/Q
                         net (fo=3, routed)           0.571     1.295    buffer11/control/Q[7]
    SLICE_X8Y139         LUT3 (Prop_lut3_I0_O)        0.043     1.338 r  buffer11/control/result0_carry_i_9__1/O
                         net (fo=1, routed)           0.242     1.580    buffer11/control/result0_carry_i_9__1_n_0
    SLICE_X10Y138        LUT6 (Prop_lut6_I1_O)        0.043     1.623 r  buffer11/control/result0_carry_i_1__1/O
                         net (fo=1, routed)           0.343     1.967    cmpi0/result0_carry__0_0[3]
    SLICE_X10Y139        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     2.154 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.154    cmpi0/result0_carry_n_0
    SLICE_X10Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.204 r  cmpi0/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.204    cmpi0/result0_carry__0_n_0
    SLICE_X10Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.254 r  cmpi0/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.254    cmpi0/result0_carry__1_n_0
    SLICE_X10Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.304 r  cmpi0/result0_carry__2/CO[3]
                         net (fo=49, routed)          0.479     2.783    init0/control/CO[0]
    SLICE_X10Y146        LUT5 (Prop_lut5_I2_O)        0.043     2.826 r  init0/control/start_ready_INST_0_i_12/O
                         net (fo=27, routed)          0.109     2.936    buffer0/fifo/init0_outs
    SLICE_X10Y146        LUT5 (Prop_lut5_I4_O)        0.043     2.979 r  buffer0/fifo/fullReg_i_2__2/O
                         net (fo=35, routed)          0.380     3.359    init5/control/result0_carry__1
    SLICE_X12Y143        LUT5 (Prop_lut5_I4_O)        0.043     3.402 f  init5/control/result0_carry_i_12/O
                         net (fo=1, routed)           0.097     3.498    init5/control/result0_carry_i_12_n_0
    SLICE_X12Y143        LUT6 (Prop_lut6_I5_O)        0.043     3.541 f  init5/control/result0_carry_i_8__0/O
                         net (fo=1, routed)           0.222     3.764    init5/control/result0_carry_i_8__0_n_0
    SLICE_X12Y144        LUT6 (Prop_lut6_I5_O)        0.043     3.807 r  init5/control/result0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.807    cmpi2/S[0]
    SLICE_X12Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.045 r  cmpi2/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.045    cmpi2/result0_carry_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.095 r  cmpi2/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.095    cmpi2/result0_carry__0_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.202 r  cmpi2/result0_carry__1/CO[2]
                         net (fo=9, routed)           0.357     4.558    buffer11/control/transmitValue_reg_62[0]
    SLICE_X12Y148        LUT6 (Prop_lut6_I5_O)        0.122     4.681 f  buffer11/control/transmitValue_i_9/O
                         net (fo=1, routed)           0.152     4.832    buffer32/fifo/transmitValue_i_3__7
    SLICE_X12Y148        LUT6 (Prop_lut6_I2_O)        0.043     4.875 r  buffer32/fifo/transmitValue_i_8/O
                         net (fo=3, routed)           0.317     5.192    buffer11/control/fullReg_reg_17
    SLICE_X9Y148         LUT6 (Prop_lut6_I2_O)        0.043     5.235 r  buffer11/control/transmitValue_i_4/O
                         net (fo=8, routed)           0.229     5.464    fork6/control/generateBlocks[0].regblock/dataReg_reg[31]
    SLICE_X9Y148         LUT5 (Prop_lut5_I0_O)        0.043     5.507 r  fork6/control/generateBlocks[0].regblock/fullReg_i_5/O
                         net (fo=8, routed)           0.178     5.685    fork3/control/generateBlocks[0].regblock/dataReg_reg[31]_0
    SLICE_X9Y147         LUT6 (Prop_lut6_I3_O)        0.043     5.728 r  fork3/control/generateBlocks[0].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.378     6.105    buffer6/E[0]
    SLICE_X9Y144         FDRE                                         r  buffer6/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.960     5.960 r  
                                                      0.000     5.960 r  clk (IN)
                         net (fo=963, unset)          0.483     6.443    buffer6/clk
    SLICE_X9Y144         FDRE                                         r  buffer6/dataReg_reg[0]/C
                         clock pessimism              0.000     6.443    
                         clock uncertainty           -0.035     6.407    
    SLICE_X9Y144         FDRE (Setup_fdre_C_CE)      -0.194     6.213    buffer6/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  0.108    




