// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "09/25/2021 12:43:34"

// 
// Device: Altera 5M160ZE64C5 Package EQFP64
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module basicfunctions (
	DSPCLKOUT,
	CLOCKPIN,
	DSP_PWR_EN,
	DSP_RST,
	CPLD_EEPROM_CS,
	DSP_EEPROM_CS,
	CPLD_EEPROM_SCK,
	DSP_EEPROM_SCK,
	CPLD_EEPROM_MOSI,
	DSP_EEPROM_MOSI,
	DSP_EEPROM_MISO,
	CPLD_EEPROM_MISO,
	ADC_CONV,
	DSP_CONV_PIN,
	ADC_RD,
	ADC_DB_PIN,
	CPLD_SPI_CLK,
	CPLD_SPI_MO,
	ADC_CLK,
	GPIO0,
	GPIO1,
	GPIO2,
	GPIO3,
	CPLD_SPI_CS,
	AD_CS);
output 	DSPCLKOUT;
input 	CLOCKPIN;
output 	DSP_PWR_EN;
output 	DSP_RST;
output 	CPLD_EEPROM_CS;
input 	DSP_EEPROM_CS;
output 	CPLD_EEPROM_SCK;
input 	DSP_EEPROM_SCK;
output 	CPLD_EEPROM_MOSI;
input 	DSP_EEPROM_MOSI;
output 	DSP_EEPROM_MISO;
input 	CPLD_EEPROM_MISO;
output 	ADC_CONV;
input 	DSP_CONV_PIN;
output 	ADC_RD;
input 	[11:0] ADC_DB_PIN;
output 	CPLD_SPI_CLK;
output 	CPLD_SPI_MO;
output 	ADC_CLK;
output 	GPIO0;
output 	GPIO1;
output 	GPIO2;
output 	GPIO3;
output 	CPLD_SPI_CS;
output 	[3:0] AD_CS;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst5|osc_altufm_osc_7v7_component|maxii_ufm_block1~drdout ;
wire \CLOCKPIN~combout ;
wire \DSP_EEPROM_CS~combout ;
wire \DSP_EEPROM_SCK~combout ;
wire \DSP_EEPROM_MOSI~combout ;
wire \CPLD_EEPROM_MISO~combout ;
wire \DSP_CONV_PIN~combout ;
wire \inst18|Add0~0_combout ;
wire \inst18|cnter[0]~4_combout ;
wire \inst18|Add0~2 ;
wire \inst18|Add0~2COUT1_36 ;
wire \inst18|Add0~10_combout ;
wire \inst18|cnter[1]~0_combout ;
wire \inst18|Add0~12 ;
wire \inst18|Add0~12COUT1_37 ;
wire \inst18|Add0~20_combout ;
wire \inst18|cnter[2]~2_combout ;
wire \inst18|Add0~22 ;
wire \inst18|Add0~22COUT1_38 ;
wire \inst18|Add0~25_combout ;
wire \inst18|cnter[3]~5_combout ;
wire \inst18|Add0~27 ;
wire \inst18|Add0~5_combout ;
wire \inst18|cnter[4]~3_combout ;
wire \inst18|Add0~7 ;
wire \inst18|Add0~7COUT1_39 ;
wire \inst18|Add0~17 ;
wire \inst18|Add0~17COUT1_40 ;
wire \inst18|Add0~30_combout ;
wire \inst18|cnter[6]~7_combout ;
wire \inst18|Equal0~0_combout ;
wire \inst18|Equal0~2_combout ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_cella0~COUTCOUT1_1 ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_cella1~COUT ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_cella1~COUTCOUT1_1 ;
wire \inst13|Add0~0_combout ;
wire \inst13|Add0~5_combout ;
wire \inst13|Add0~2 ;
wire \inst13|Add0~2COUT1_43 ;
wire \inst13|Add0~6_combout ;
wire \inst13|Add0~11_combout ;
wire \inst13|Add0~8 ;
wire \inst13|Add0~8COUT1_44 ;
wire \inst13|Add0~30_combout ;
wire \inst13|Add0~35_combout ;
wire \inst13|Add0~32 ;
wire \inst13|Add0~32COUT1_45 ;
wire \inst13|Add0~12_combout ;
wire \inst13|Add0~17_combout ;
wire \inst13|Add0~14 ;
wire \inst13|Add0~24_combout ;
wire \inst13|Add0~29_combout ;
wire \inst13|Add0~26 ;
wire \inst13|Add0~26COUT1_46 ;
wire \inst13|Add0~18_combout ;
wire \inst13|Add0~23_combout ;
wire \inst13|Add0~20 ;
wire \inst13|Add0~20COUT1_47 ;
wire \inst13|Add0~36_combout ;
wire \inst13|Add0~41_combout ;
wire \inst13|adcen~1_combout ;
wire \inst13|Equal2~0_combout ;
wire \inst13|Equal2~1_combout ;
wire \inst13|adcen~0_combout ;
wire \inst13|adcen~2_combout ;
wire \inst13|adcen~3_combout ;
wire \inst13|adcen~combout ;
wire \inst13|clkout~0_combout ;
wire \inst13|db_rdy~0_combout ;
wire \inst13|db_rdy~combout ;
wire \inst18|en~1_combout ;
wire \inst18|en~combout ;
wire \inst18|cnter[0]~1_combout ;
wire \inst18|Add0~15_combout ;
wire \inst18|cnter[5]~6_combout ;
wire \inst18|Equal0~1_combout ;
wire \inst18|en~0_combout ;
wire \inst18|rd_bar~0_combout ;
wire \inst18|rd_bar~1_combout ;
wire \inst18|rd_bar~2_combout ;
wire \inst18|rd_bar~3_combout ;
wire \inst18|rd_bar~4_combout ;
wire \inst18|always0~0_combout ;
wire \inst18|always0~1_combout ;
wire \inst18|always0~2_combout ;
wire \inst18|rd_bar~5_combout ;
wire \inst18|cs_bar~combout ;
wire \inst18|enspi~7_combout ;
wire \inst18|cnter~9_combout ;
wire \inst18|cnter~10_combout ;
wire \inst18|enspi~14_combout ;
wire \inst18|enspi~0_combout ;
wire \inst18|enspi~1_combout ;
wire \inst18|enspi~2_combout ;
wire \inst18|enspi~3_combout ;
wire \inst18|enspi~11_combout ;
wire \inst18|enspi~12_combout ;
wire \inst18|enspi~10_combout ;
wire \inst18|enspi~13_combout ;
wire \inst18|cnter~8_combout ;
wire \inst18|enspi~4_combout ;
wire \inst18|enspi~5_combout ;
wire \inst18|enspi~6_combout ;
wire \inst18|enspi~8_combout ;
wire \inst18|enspi~9_combout ;
wire \inst18|enspi~15_combout ;
wire \inst18|enspi~combout ;
wire \inst18|sclk~regout ;
wire \inst18|Add1~0_combout ;
wire \inst18|Add1~2 ;
wire \inst18|Add1~2COUT1_25 ;
wire \inst18|Add1~6_combout ;
wire \inst18|Add1~11 ;
wire \inst18|Add1~5 ;
wire \inst18|Add1~8 ;
wire \inst18|Add1~8COUT1_26 ;
wire \inst18|Add1~18_combout ;
wire \inst18|Add1~23_combout ;
wire \inst18|Add1~20 ;
wire \inst18|Add1~20COUT1_27 ;
wire \inst18|Add1~12_combout ;
wire \inst18|Add1~17_combout ;
wire \inst18|dbrdy~combout ;
wire \inst18|always2~0_combout ;
wire \inst18|Mux0~4 ;
wire \inst18|Mux0~5 ;
wire \inst18|Mux0~2 ;
wire \inst18|Mux0~3 ;
wire \inst18|Mux0~0 ;
wire \inst18|Mux0~1 ;
wire \inst18|mosi~0_combout ;
wire \inst18|mosi~1_combout ;
wire \inst18|mosi~regout ;
wire \inst18|spi_cs~combout ;
wire [3:0] \inst18|sel ;
wire [7:0] \inst|LPM_COUNTER_component|auto_generated|safe_q ;
wire [11:0] \inst18|dbreg ;
wire [11:0] \ADC_DB_PIN~combout ;
wire [6:0] \inst18|cnter ;
wire [6:0] \inst13|cnter ;


// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \CLOCKPIN~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CLOCKPIN~combout ),
	.padio(CLOCKPIN));
// synopsys translate_off
defparam \CLOCKPIN~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP_EEPROM_CS~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSP_EEPROM_CS~combout ),
	.padio(DSP_EEPROM_CS));
// synopsys translate_off
defparam \DSP_EEPROM_CS~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP_EEPROM_SCK~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSP_EEPROM_SCK~combout ),
	.padio(DSP_EEPROM_SCK));
// synopsys translate_off
defparam \DSP_EEPROM_SCK~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP_EEPROM_MOSI~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSP_EEPROM_MOSI~combout ),
	.padio(DSP_EEPROM_MOSI));
// synopsys translate_off
defparam \DSP_EEPROM_MOSI~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \CPLD_EEPROM_MISO~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\CPLD_EEPROM_MISO~combout ),
	.padio(CPLD_EEPROM_MISO));
// synopsys translate_off
defparam \CPLD_EEPROM_MISO~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_46,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \DSP_CONV_PIN~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\DSP_CONV_PIN~combout ),
	.padio(DSP_CONV_PIN));
// synopsys translate_off
defparam \DSP_CONV_PIN~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxv_lcell \inst18|Add0~0 (
// Equation(s):
// \inst18|Add0~0_combout  = (!\inst18|cnter [0])
// \inst18|Add0~2  = CARRY((\inst18|cnter [0]))
// \inst18|Add0~2COUT1_36  = CARRY((\inst18|cnter [0]))

	.clk(gnd),
	.dataa(\inst18|cnter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst18|Add0~2 ),
	.cout1(\inst18|Add0~2COUT1_36 ));
// synopsys translate_off
defparam \inst18|Add0~0 .lut_mask = "55aa";
defparam \inst18|Add0~0 .operation_mode = "arithmetic";
defparam \inst18|Add0~0 .output_mode = "comb_only";
defparam \inst18|Add0~0 .register_cascade_mode = "off";
defparam \inst18|Add0~0 .sum_lutc_input = "datac";
defparam \inst18|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxv_lcell \inst18|cnter[0]~4 (
// Equation(s):
// \inst18|cnter[0]~4_combout  = (((\inst18|Add0~0_combout  & \inst18|en~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst18|Add0~0_combout ),
	.datad(\inst18|en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[0]~4 .lut_mask = "f000";
defparam \inst18|cnter[0]~4 .operation_mode = "normal";
defparam \inst18|cnter[0]~4 .output_mode = "comb_only";
defparam \inst18|cnter[0]~4 .register_cascade_mode = "off";
defparam \inst18|cnter[0]~4 .sum_lutc_input = "datac";
defparam \inst18|cnter[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxv_lcell \inst18|cnter[0] (
// Equation(s):
// \inst18|cnter [0] = ((GLOBAL(\inst18|cnter[0]~1_combout ) & ((\inst18|cnter[0]~4_combout ))) # (!GLOBAL(\inst18|cnter[0]~1_combout ) & (\inst18|cnter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|cnter [0]),
	.datac(\inst18|cnter[0]~1_combout ),
	.datad(\inst18|cnter[0]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[0] .lut_mask = "fc0c";
defparam \inst18|cnter[0] .operation_mode = "normal";
defparam \inst18|cnter[0] .output_mode = "comb_only";
defparam \inst18|cnter[0] .register_cascade_mode = "off";
defparam \inst18|cnter[0] .sum_lutc_input = "datac";
defparam \inst18|cnter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxv_lcell \inst18|Add0~10 (
// Equation(s):
// \inst18|Add0~10_combout  = \inst18|Add0~2  $ (((\inst18|cnter [1] & (!\inst18|Equal0~2_combout ))))
// \inst18|Add0~12  = CARRY(((\inst18|Equal0~2_combout ) # (!\inst18|Add0~2 )) # (!\inst18|cnter [1]))
// \inst18|Add0~12COUT1_37  = CARRY(((\inst18|Equal0~2_combout ) # (!\inst18|Add0~2COUT1_36 )) # (!\inst18|cnter [1]))

	.clk(gnd),
	.dataa(\inst18|cnter [1]),
	.datab(\inst18|Equal0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst18|Add0~2 ),
	.cin1(\inst18|Add0~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst18|Add0~12 ),
	.cout1(\inst18|Add0~12COUT1_37 ));
// synopsys translate_off
defparam \inst18|Add0~10 .cin0_used = "true";
defparam \inst18|Add0~10 .cin1_used = "true";
defparam \inst18|Add0~10 .lut_mask = "d2df";
defparam \inst18|Add0~10 .operation_mode = "arithmetic";
defparam \inst18|Add0~10 .output_mode = "comb_only";
defparam \inst18|Add0~10 .register_cascade_mode = "off";
defparam \inst18|Add0~10 .sum_lutc_input = "cin";
defparam \inst18|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxv_lcell \inst18|cnter[1]~0 (
// Equation(s):
// \inst18|cnter[1]~0_combout  = (((\inst18|en~0_combout  & \inst18|Add0~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst18|en~0_combout ),
	.datad(\inst18|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[1]~0 .lut_mask = "f000";
defparam \inst18|cnter[1]~0 .operation_mode = "normal";
defparam \inst18|cnter[1]~0 .output_mode = "comb_only";
defparam \inst18|cnter[1]~0 .register_cascade_mode = "off";
defparam \inst18|cnter[1]~0 .sum_lutc_input = "datac";
defparam \inst18|cnter[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxv_lcell \inst18|cnter[1] (
// Equation(s):
// \inst18|cnter [1] = ((GLOBAL(\inst18|cnter[0]~1_combout ) & ((\inst18|cnter[1]~0_combout ))) # (!GLOBAL(\inst18|cnter[0]~1_combout ) & (\inst18|cnter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|cnter [1]),
	.datac(\inst18|cnter[0]~1_combout ),
	.datad(\inst18|cnter[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[1] .lut_mask = "fc0c";
defparam \inst18|cnter[1] .operation_mode = "normal";
defparam \inst18|cnter[1] .output_mode = "comb_only";
defparam \inst18|cnter[1] .register_cascade_mode = "off";
defparam \inst18|cnter[1] .sum_lutc_input = "datac";
defparam \inst18|cnter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxv_lcell \inst18|Add0~20 (
// Equation(s):
// \inst18|Add0~20_combout  = (\inst18|cnter [2] $ ((!\inst18|Add0~12 )))
// \inst18|Add0~22  = CARRY(((\inst18|cnter [2] & !\inst18|Add0~12 )))
// \inst18|Add0~22COUT1_38  = CARRY(((\inst18|cnter [2] & !\inst18|Add0~12COUT1_37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|cnter [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst18|Add0~12 ),
	.cin1(\inst18|Add0~12COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst18|Add0~22 ),
	.cout1(\inst18|Add0~22COUT1_38 ));
// synopsys translate_off
defparam \inst18|Add0~20 .cin0_used = "true";
defparam \inst18|Add0~20 .cin1_used = "true";
defparam \inst18|Add0~20 .lut_mask = "c30c";
defparam \inst18|Add0~20 .operation_mode = "arithmetic";
defparam \inst18|Add0~20 .output_mode = "comb_only";
defparam \inst18|Add0~20 .register_cascade_mode = "off";
defparam \inst18|Add0~20 .sum_lutc_input = "cin";
defparam \inst18|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxv_lcell \inst18|cnter[2]~2 (
// Equation(s):
// \inst18|cnter[2]~2_combout  = (((\inst18|Add0~20_combout  & \inst18|en~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst18|Add0~20_combout ),
	.datad(\inst18|en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[2]~2 .lut_mask = "f000";
defparam \inst18|cnter[2]~2 .operation_mode = "normal";
defparam \inst18|cnter[2]~2 .output_mode = "comb_only";
defparam \inst18|cnter[2]~2 .register_cascade_mode = "off";
defparam \inst18|cnter[2]~2 .sum_lutc_input = "datac";
defparam \inst18|cnter[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxv_lcell \inst18|cnter[2] (
// Equation(s):
// \inst18|cnter [2] = ((GLOBAL(\inst18|cnter[0]~1_combout ) & ((\inst18|cnter[2]~2_combout ))) # (!GLOBAL(\inst18|cnter[0]~1_combout ) & (\inst18|cnter [2])))

	.clk(gnd),
	.dataa(\inst18|cnter [2]),
	.datab(vcc),
	.datac(\inst18|cnter[0]~1_combout ),
	.datad(\inst18|cnter[2]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[2] .lut_mask = "fa0a";
defparam \inst18|cnter[2] .operation_mode = "normal";
defparam \inst18|cnter[2] .output_mode = "comb_only";
defparam \inst18|cnter[2] .register_cascade_mode = "off";
defparam \inst18|cnter[2] .sum_lutc_input = "datac";
defparam \inst18|cnter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxv_lcell \inst18|Add0~25 (
// Equation(s):
// \inst18|Add0~25_combout  = \inst18|Add0~22  $ (((\inst18|cnter [3] & (!\inst18|Equal0~2_combout ))))
// \inst18|Add0~27  = CARRY(((\inst18|Equal0~2_combout ) # (!\inst18|Add0~22COUT1_38 )) # (!\inst18|cnter [3]))

	.clk(gnd),
	.dataa(\inst18|cnter [3]),
	.datab(\inst18|Equal0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst18|Add0~22 ),
	.cin1(\inst18|Add0~22COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add0~25_combout ),
	.regout(),
	.cout(\inst18|Add0~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|Add0~25 .cin0_used = "true";
defparam \inst18|Add0~25 .cin1_used = "true";
defparam \inst18|Add0~25 .lut_mask = "d2df";
defparam \inst18|Add0~25 .operation_mode = "arithmetic";
defparam \inst18|Add0~25 .output_mode = "comb_only";
defparam \inst18|Add0~25 .register_cascade_mode = "off";
defparam \inst18|Add0~25 .sum_lutc_input = "cin";
defparam \inst18|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxv_lcell \inst18|cnter[3]~5 (
// Equation(s):
// \inst18|cnter[3]~5_combout  = (((\inst18|en~0_combout  & \inst18|Add0~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst18|en~0_combout ),
	.datad(\inst18|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter[3]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[3]~5 .lut_mask = "f000";
defparam \inst18|cnter[3]~5 .operation_mode = "normal";
defparam \inst18|cnter[3]~5 .output_mode = "comb_only";
defparam \inst18|cnter[3]~5 .register_cascade_mode = "off";
defparam \inst18|cnter[3]~5 .sum_lutc_input = "datac";
defparam \inst18|cnter[3]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxv_lcell \inst18|cnter[3] (
// Equation(s):
// \inst18|cnter [3] = ((GLOBAL(\inst18|cnter[0]~1_combout ) & ((\inst18|cnter[3]~5_combout ))) # (!GLOBAL(\inst18|cnter[0]~1_combout ) & (\inst18|cnter [3])))

	.clk(gnd),
	.dataa(\inst18|cnter [3]),
	.datab(vcc),
	.datac(\inst18|cnter[0]~1_combout ),
	.datad(\inst18|cnter[3]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[3] .lut_mask = "fa0a";
defparam \inst18|cnter[3] .operation_mode = "normal";
defparam \inst18|cnter[3] .output_mode = "comb_only";
defparam \inst18|cnter[3] .register_cascade_mode = "off";
defparam \inst18|cnter[3] .sum_lutc_input = "datac";
defparam \inst18|cnter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxv_lcell \inst18|Add0~5 (
// Equation(s):
// \inst18|Add0~5_combout  = \inst18|cnter [4] $ ((((!\inst18|Add0~27 ))))
// \inst18|Add0~7  = CARRY((\inst18|cnter [4] & ((!\inst18|Add0~27 ))))
// \inst18|Add0~7COUT1_39  = CARRY((\inst18|cnter [4] & ((!\inst18|Add0~27 ))))

	.clk(gnd),
	.dataa(\inst18|cnter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst18|Add0~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst18|Add0~7 ),
	.cout1(\inst18|Add0~7COUT1_39 ));
// synopsys translate_off
defparam \inst18|Add0~5 .cin_used = "true";
defparam \inst18|Add0~5 .lut_mask = "a50a";
defparam \inst18|Add0~5 .operation_mode = "arithmetic";
defparam \inst18|Add0~5 .output_mode = "comb_only";
defparam \inst18|Add0~5 .register_cascade_mode = "off";
defparam \inst18|Add0~5 .sum_lutc_input = "cin";
defparam \inst18|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxv_lcell \inst18|cnter[4]~3 (
// Equation(s):
// \inst18|cnter[4]~3_combout  = (((\inst18|Add0~5_combout  & \inst18|en~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst18|Add0~5_combout ),
	.datad(\inst18|en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter[4]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[4]~3 .lut_mask = "f000";
defparam \inst18|cnter[4]~3 .operation_mode = "normal";
defparam \inst18|cnter[4]~3 .output_mode = "comb_only";
defparam \inst18|cnter[4]~3 .register_cascade_mode = "off";
defparam \inst18|cnter[4]~3 .sum_lutc_input = "datac";
defparam \inst18|cnter[4]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxv_lcell \inst18|cnter[4] (
// Equation(s):
// \inst18|cnter [4] = ((GLOBAL(\inst18|cnter[0]~1_combout ) & ((\inst18|cnter[4]~3_combout ))) # (!GLOBAL(\inst18|cnter[0]~1_combout ) & (\inst18|cnter [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|cnter [4]),
	.datac(\inst18|cnter[0]~1_combout ),
	.datad(\inst18|cnter[4]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[4] .lut_mask = "fc0c";
defparam \inst18|cnter[4] .operation_mode = "normal";
defparam \inst18|cnter[4] .output_mode = "comb_only";
defparam \inst18|cnter[4] .register_cascade_mode = "off";
defparam \inst18|cnter[4] .sum_lutc_input = "datac";
defparam \inst18|cnter[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxv_lcell \inst18|Add0~15 (
// Equation(s):
// \inst18|Add0~15_combout  = (!\inst18|Add0~27  & \inst18|Add0~7 ) # (\inst18|Add0~27  & \inst18|Add0~7COUT1_39 ) $ (((\inst18|cnter [5] & (!\inst18|Equal0~2_combout ))))
// \inst18|Add0~17  = CARRY(((\inst18|Equal0~2_combout ) # (!\inst18|Add0~7 )) # (!\inst18|cnter [5]))
// \inst18|Add0~17COUT1_40  = CARRY(((\inst18|Equal0~2_combout ) # (!\inst18|Add0~7COUT1_39 )) # (!\inst18|cnter [5]))

	.clk(gnd),
	.dataa(\inst18|cnter [5]),
	.datab(\inst18|Equal0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst18|Add0~27 ),
	.cin0(\inst18|Add0~7 ),
	.cin1(\inst18|Add0~7COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst18|Add0~17 ),
	.cout1(\inst18|Add0~17COUT1_40 ));
// synopsys translate_off
defparam \inst18|Add0~15 .cin0_used = "true";
defparam \inst18|Add0~15 .cin1_used = "true";
defparam \inst18|Add0~15 .cin_used = "true";
defparam \inst18|Add0~15 .lut_mask = "d2df";
defparam \inst18|Add0~15 .operation_mode = "arithmetic";
defparam \inst18|Add0~15 .output_mode = "comb_only";
defparam \inst18|Add0~15 .register_cascade_mode = "off";
defparam \inst18|Add0~15 .sum_lutc_input = "cin";
defparam \inst18|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxv_lcell \inst18|Add0~30 (
// Equation(s):
// \inst18|Add0~30_combout  = ((!\inst18|Add0~27  & \inst18|Add0~17 ) # (\inst18|Add0~27  & \inst18|Add0~17COUT1_40 ) $ (((\inst18|Equal0~2_combout ) # (!\inst18|cnter [6]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|Equal0~2_combout ),
	.datac(vcc),
	.datad(\inst18|cnter [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst18|Add0~27 ),
	.cin0(\inst18|Add0~17 ),
	.cin1(\inst18|Add0~17COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|Add0~30 .cin0_used = "true";
defparam \inst18|Add0~30 .cin1_used = "true";
defparam \inst18|Add0~30 .cin_used = "true";
defparam \inst18|Add0~30 .lut_mask = "3c0f";
defparam \inst18|Add0~30 .operation_mode = "normal";
defparam \inst18|Add0~30 .output_mode = "comb_only";
defparam \inst18|Add0~30 .register_cascade_mode = "off";
defparam \inst18|Add0~30 .sum_lutc_input = "cin";
defparam \inst18|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxv_lcell \inst18|cnter[6]~7 (
// Equation(s):
// \inst18|cnter[6]~7_combout  = (\inst18|Add0~30_combout  & (((\inst18|en~0_combout ))))

	.clk(gnd),
	.dataa(\inst18|Add0~30_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst18|en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter[6]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[6]~7 .lut_mask = "aa00";
defparam \inst18|cnter[6]~7 .operation_mode = "normal";
defparam \inst18|cnter[6]~7 .output_mode = "comb_only";
defparam \inst18|cnter[6]~7 .register_cascade_mode = "off";
defparam \inst18|cnter[6]~7 .sum_lutc_input = "datac";
defparam \inst18|cnter[6]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxv_lcell \inst18|cnter[6] (
// Equation(s):
// \inst18|cnter [6] = ((GLOBAL(\inst18|cnter[0]~1_combout ) & ((\inst18|cnter[6]~7_combout ))) # (!GLOBAL(\inst18|cnter[0]~1_combout ) & (\inst18|cnter [6])))

	.clk(gnd),
	.dataa(\inst18|cnter [6]),
	.datab(vcc),
	.datac(\inst18|cnter[0]~1_combout ),
	.datad(\inst18|cnter[6]~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[6] .lut_mask = "fa0a";
defparam \inst18|cnter[6] .operation_mode = "normal";
defparam \inst18|cnter[6] .output_mode = "comb_only";
defparam \inst18|cnter[6] .register_cascade_mode = "off";
defparam \inst18|cnter[6] .sum_lutc_input = "datac";
defparam \inst18|cnter[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxv_lcell \inst18|Equal0~0 (
// Equation(s):
// \inst18|Equal0~0_combout  = (!\inst18|cnter [0] & (!\inst18|cnter [2] & (\inst18|cnter [1] & !\inst18|cnter [4])))

	.clk(gnd),
	.dataa(\inst18|cnter [0]),
	.datab(\inst18|cnter [2]),
	.datac(\inst18|cnter [1]),
	.datad(\inst18|cnter [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|Equal0~0 .lut_mask = "0010";
defparam \inst18|Equal0~0 .operation_mode = "normal";
defparam \inst18|Equal0~0 .output_mode = "comb_only";
defparam \inst18|Equal0~0 .register_cascade_mode = "off";
defparam \inst18|Equal0~0 .sum_lutc_input = "datac";
defparam \inst18|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxv_lcell \inst18|Equal0~2 (
// Equation(s):
// \inst18|Equal0~2_combout  = (\inst18|cnter [5] & (\inst18|cnter [6] & (\inst18|cnter [3] & \inst18|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\inst18|cnter [5]),
	.datab(\inst18|cnter [6]),
	.datac(\inst18|cnter [3]),
	.datad(\inst18|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|Equal0~2 .lut_mask = "8000";
defparam \inst18|Equal0~2 .operation_mode = "normal";
defparam \inst18|Equal0~2 .output_mode = "comb_only";
defparam \inst18|Equal0~2 .register_cascade_mode = "off";
defparam \inst18|Equal0~2 .sum_lutc_input = "datac";
defparam \inst18|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxv_lcell \inst|LPM_COUNTER_component|auto_generated|counter_cella0 (
// Equation(s):
// \inst|LPM_COUNTER_component|auto_generated|safe_q [0] = DFFEAS((!\inst|LPM_COUNTER_component|auto_generated|safe_q [0]), GLOBAL(\CLOCKPIN~combout ), VCC, , , , , , )
// \inst|LPM_COUNTER_component|auto_generated|counter_cella0~COUT  = CARRY((\inst|LPM_COUNTER_component|auto_generated|safe_q [0]))
// \inst|LPM_COUNTER_component|auto_generated|counter_cella0~COUTCOUT1_1  = CARRY((\inst|LPM_COUNTER_component|auto_generated|safe_q [0]))

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.cout(),
	.cout0(\inst|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ),
	.cout1(\inst|LPM_COUNTER_component|auto_generated|counter_cella0~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella0 .lut_mask = "55aa";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella0 .operation_mode = "arithmetic";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella0 .output_mode = "reg_only";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella0 .register_cascade_mode = "off";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella0 .sum_lutc_input = "datac";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxv_lcell \inst|LPM_COUNTER_component|auto_generated|counter_cella1 (
// Equation(s):
// \inst|LPM_COUNTER_component|auto_generated|safe_q [1] = DFFEAS(\inst|LPM_COUNTER_component|auto_generated|safe_q [1] $ ((((\inst|LPM_COUNTER_component|auto_generated|counter_cella0~COUT )))), GLOBAL(\CLOCKPIN~combout ), VCC, , , , , , )
// \inst|LPM_COUNTER_component|auto_generated|counter_cella1~COUT  = CARRY(((!\inst|LPM_COUNTER_component|auto_generated|counter_cella0~COUT )) # (!\inst|LPM_COUNTER_component|auto_generated|safe_q [1]))
// \inst|LPM_COUNTER_component|auto_generated|counter_cella1~COUTCOUT1_1  = CARRY(((!\inst|LPM_COUNTER_component|auto_generated|counter_cella0~COUTCOUT1_1 )) # (!\inst|LPM_COUNTER_component|auto_generated|safe_q [1]))

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|LPM_COUNTER_component|auto_generated|counter_cella0~COUT ),
	.cin1(\inst|LPM_COUNTER_component|auto_generated|counter_cella0~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.cout(),
	.cout0(\inst|LPM_COUNTER_component|auto_generated|counter_cella1~COUT ),
	.cout1(\inst|LPM_COUNTER_component|auto_generated|counter_cella1~COUTCOUT1_1 ));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella1 .cin0_used = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella1 .cin1_used = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella1 .lut_mask = "5a5f";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella1 .operation_mode = "arithmetic";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella1 .output_mode = "reg_only";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella1 .register_cascade_mode = "off";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella1 .sum_lutc_input = "cin";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxv_lcell \inst|LPM_COUNTER_component|auto_generated|counter_cella2 (
// Equation(s):
// \inst|LPM_COUNTER_component|auto_generated|safe_q [2] = DFFEAS((\inst|LPM_COUNTER_component|auto_generated|safe_q [2] $ ((!\inst|LPM_COUNTER_component|auto_generated|counter_cella1~COUT ))), GLOBAL(\CLOCKPIN~combout ), VCC, , , , , , )

	.clk(\CLOCKPIN~combout ),
	.dataa(vcc),
	.datab(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|LPM_COUNTER_component|auto_generated|counter_cella1~COUT ),
	.cin1(\inst|LPM_COUNTER_component|auto_generated|counter_cella1~COUTCOUT1_1 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella2 .cin0_used = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella2 .cin1_used = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella2 .lut_mask = "c3c3";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella2 .operation_mode = "normal";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella2 .output_mode = "reg_only";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella2 .register_cascade_mode = "off";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella2 .sum_lutc_input = "cin";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_cella2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxv_lcell \inst13|Add0~0 (
// Equation(s):
// \inst13|Add0~0_combout  = (!\inst13|cnter [0])
// \inst13|Add0~2  = CARRY((\inst13|cnter [0]))
// \inst13|Add0~2COUT1_43  = CARRY((\inst13|cnter [0]))

	.clk(gnd),
	.dataa(\inst13|cnter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst13|Add0~2 ),
	.cout1(\inst13|Add0~2COUT1_43 ));
// synopsys translate_off
defparam \inst13|Add0~0 .lut_mask = "55aa";
defparam \inst13|Add0~0 .operation_mode = "arithmetic";
defparam \inst13|Add0~0 .output_mode = "comb_only";
defparam \inst13|Add0~0 .register_cascade_mode = "off";
defparam \inst13|Add0~0 .sum_lutc_input = "datac";
defparam \inst13|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxv_lcell \inst13|Add0~5 (
// Equation(s):
// \inst13|Add0~5_combout  = ((\inst13|Add0~0_combout  & (\DSP_CONV_PIN~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|Add0~0_combout ),
	.datac(\DSP_CONV_PIN~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Add0~5 .lut_mask = "c0c0";
defparam \inst13|Add0~5 .operation_mode = "normal";
defparam \inst13|Add0~5 .output_mode = "comb_only";
defparam \inst13|Add0~5 .register_cascade_mode = "off";
defparam \inst13|Add0~5 .sum_lutc_input = "datac";
defparam \inst13|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxv_lcell \inst13|cnter[0] (
// Equation(s):
// \inst13|cnter [0] = ((GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & ((\inst13|Add0~5_combout ))) # (!GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & (\inst13|cnter [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datac(\inst13|cnter [0]),
	.datad(\inst13|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|cnter [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[0] .lut_mask = "fc30";
defparam \inst13|cnter[0] .operation_mode = "normal";
defparam \inst13|cnter[0] .output_mode = "comb_only";
defparam \inst13|cnter[0] .register_cascade_mode = "off";
defparam \inst13|cnter[0] .sum_lutc_input = "datac";
defparam \inst13|cnter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxv_lcell \inst13|Add0~6 (
// Equation(s):
// \inst13|Add0~6_combout  = (\inst13|cnter [1] $ ((\inst13|Add0~2 )))
// \inst13|Add0~8  = CARRY(((!\inst13|Add0~2 ) # (!\inst13|cnter [1])))
// \inst13|Add0~8COUT1_44  = CARRY(((!\inst13|Add0~2COUT1_43 ) # (!\inst13|cnter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|cnter [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst13|Add0~2 ),
	.cin1(\inst13|Add0~2COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~6_combout ),
	.regout(),
	.cout(),
	.cout0(\inst13|Add0~8 ),
	.cout1(\inst13|Add0~8COUT1_44 ));
// synopsys translate_off
defparam \inst13|Add0~6 .cin0_used = "true";
defparam \inst13|Add0~6 .cin1_used = "true";
defparam \inst13|Add0~6 .lut_mask = "3c3f";
defparam \inst13|Add0~6 .operation_mode = "arithmetic";
defparam \inst13|Add0~6 .output_mode = "comb_only";
defparam \inst13|Add0~6 .register_cascade_mode = "off";
defparam \inst13|Add0~6 .sum_lutc_input = "cin";
defparam \inst13|Add0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxv_lcell \inst13|Add0~11 (
// Equation(s):
// \inst13|Add0~11_combout  = (((\DSP_CONV_PIN~combout  & \inst13|Add0~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DSP_CONV_PIN~combout ),
	.datad(\inst13|Add0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Add0~11 .lut_mask = "f000";
defparam \inst13|Add0~11 .operation_mode = "normal";
defparam \inst13|Add0~11 .output_mode = "comb_only";
defparam \inst13|Add0~11 .register_cascade_mode = "off";
defparam \inst13|Add0~11 .sum_lutc_input = "datac";
defparam \inst13|Add0~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxv_lcell \inst13|cnter[1] (
// Equation(s):
// \inst13|cnter [1] = ((GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & ((\inst13|Add0~11_combout ))) # (!GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & (\inst13|cnter [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datac(\inst13|cnter [1]),
	.datad(\inst13|Add0~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|cnter [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[1] .lut_mask = "fc30";
defparam \inst13|cnter[1] .operation_mode = "normal";
defparam \inst13|cnter[1] .output_mode = "comb_only";
defparam \inst13|cnter[1] .register_cascade_mode = "off";
defparam \inst13|cnter[1] .sum_lutc_input = "datac";
defparam \inst13|cnter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxv_lcell \inst13|Add0~30 (
// Equation(s):
// \inst13|Add0~30_combout  = (\inst13|cnter [2] $ ((!\inst13|Add0~8 )))
// \inst13|Add0~32  = CARRY(((\inst13|cnter [2] & !\inst13|Add0~8 )))
// \inst13|Add0~32COUT1_45  = CARRY(((\inst13|cnter [2] & !\inst13|Add0~8COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|cnter [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst13|Add0~8 ),
	.cin1(\inst13|Add0~8COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst13|Add0~32 ),
	.cout1(\inst13|Add0~32COUT1_45 ));
// synopsys translate_off
defparam \inst13|Add0~30 .cin0_used = "true";
defparam \inst13|Add0~30 .cin1_used = "true";
defparam \inst13|Add0~30 .lut_mask = "c30c";
defparam \inst13|Add0~30 .operation_mode = "arithmetic";
defparam \inst13|Add0~30 .output_mode = "comb_only";
defparam \inst13|Add0~30 .register_cascade_mode = "off";
defparam \inst13|Add0~30 .sum_lutc_input = "cin";
defparam \inst13|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxv_lcell \inst13|Add0~35 (
// Equation(s):
// \inst13|Add0~35_combout  = (((\inst13|Add0~30_combout  & \DSP_CONV_PIN~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst13|Add0~30_combout ),
	.datad(\DSP_CONV_PIN~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Add0~35 .lut_mask = "f000";
defparam \inst13|Add0~35 .operation_mode = "normal";
defparam \inst13|Add0~35 .output_mode = "comb_only";
defparam \inst13|Add0~35 .register_cascade_mode = "off";
defparam \inst13|Add0~35 .sum_lutc_input = "datac";
defparam \inst13|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxv_lcell \inst13|cnter[2] (
// Equation(s):
// \inst13|cnter [2] = ((GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & ((\inst13|Add0~35_combout ))) # (!GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & (\inst13|cnter [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datac(\inst13|cnter [2]),
	.datad(\inst13|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|cnter [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[2] .lut_mask = "fc30";
defparam \inst13|cnter[2] .operation_mode = "normal";
defparam \inst13|cnter[2] .output_mode = "comb_only";
defparam \inst13|cnter[2] .register_cascade_mode = "off";
defparam \inst13|cnter[2] .sum_lutc_input = "datac";
defparam \inst13|cnter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxv_lcell \inst13|Add0~12 (
// Equation(s):
// \inst13|Add0~12_combout  = (\inst13|cnter [3] $ ((\inst13|Add0~32 )))
// \inst13|Add0~14  = CARRY(((!\inst13|Add0~32COUT1_45 ) # (!\inst13|cnter [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|cnter [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst13|Add0~32 ),
	.cin1(\inst13|Add0~32COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~12_combout ),
	.regout(),
	.cout(\inst13|Add0~14 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Add0~12 .cin0_used = "true";
defparam \inst13|Add0~12 .cin1_used = "true";
defparam \inst13|Add0~12 .lut_mask = "3c3f";
defparam \inst13|Add0~12 .operation_mode = "arithmetic";
defparam \inst13|Add0~12 .output_mode = "comb_only";
defparam \inst13|Add0~12 .register_cascade_mode = "off";
defparam \inst13|Add0~12 .sum_lutc_input = "cin";
defparam \inst13|Add0~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxv_lcell \inst13|Add0~17 (
// Equation(s):
// \inst13|Add0~17_combout  = (((\DSP_CONV_PIN~combout  & \inst13|Add0~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DSP_CONV_PIN~combout ),
	.datad(\inst13|Add0~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Add0~17 .lut_mask = "f000";
defparam \inst13|Add0~17 .operation_mode = "normal";
defparam \inst13|Add0~17 .output_mode = "comb_only";
defparam \inst13|Add0~17 .register_cascade_mode = "off";
defparam \inst13|Add0~17 .sum_lutc_input = "datac";
defparam \inst13|Add0~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N9
maxv_lcell \inst13|cnter[3] (
// Equation(s):
// \inst13|cnter [3] = ((GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & ((\inst13|Add0~17_combout ))) # (!GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & (\inst13|cnter [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datac(\inst13|cnter [3]),
	.datad(\inst13|Add0~17_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|cnter [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[3] .lut_mask = "fc30";
defparam \inst13|cnter[3] .operation_mode = "normal";
defparam \inst13|cnter[3] .output_mode = "comb_only";
defparam \inst13|cnter[3] .register_cascade_mode = "off";
defparam \inst13|cnter[3] .sum_lutc_input = "datac";
defparam \inst13|cnter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxv_lcell \inst13|Add0~24 (
// Equation(s):
// \inst13|Add0~24_combout  = \inst13|cnter [4] $ ((((!\inst13|Add0~14 ))))
// \inst13|Add0~26  = CARRY((\inst13|cnter [4] & ((!\inst13|Add0~14 ))))
// \inst13|Add0~26COUT1_46  = CARRY((\inst13|cnter [4] & ((!\inst13|Add0~14 ))))

	.clk(gnd),
	.dataa(\inst13|cnter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst13|Add0~14 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~24_combout ),
	.regout(),
	.cout(),
	.cout0(\inst13|Add0~26 ),
	.cout1(\inst13|Add0~26COUT1_46 ));
// synopsys translate_off
defparam \inst13|Add0~24 .cin_used = "true";
defparam \inst13|Add0~24 .lut_mask = "a50a";
defparam \inst13|Add0~24 .operation_mode = "arithmetic";
defparam \inst13|Add0~24 .output_mode = "comb_only";
defparam \inst13|Add0~24 .register_cascade_mode = "off";
defparam \inst13|Add0~24 .sum_lutc_input = "cin";
defparam \inst13|Add0~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxv_lcell \inst13|Add0~29 (
// Equation(s):
// \inst13|Add0~29_combout  = (((\DSP_CONV_PIN~combout  & \inst13|Add0~24_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DSP_CONV_PIN~combout ),
	.datad(\inst13|Add0~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Add0~29 .lut_mask = "f000";
defparam \inst13|Add0~29 .operation_mode = "normal";
defparam \inst13|Add0~29 .output_mode = "comb_only";
defparam \inst13|Add0~29 .register_cascade_mode = "off";
defparam \inst13|Add0~29 .sum_lutc_input = "datac";
defparam \inst13|Add0~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxv_lcell \inst13|cnter[4] (
// Equation(s):
// \inst13|cnter [4] = ((GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & ((\inst13|Add0~29_combout ))) # (!GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & (\inst13|cnter [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datac(\inst13|cnter [4]),
	.datad(\inst13|Add0~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|cnter [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[4] .lut_mask = "fc30";
defparam \inst13|cnter[4] .operation_mode = "normal";
defparam \inst13|cnter[4] .output_mode = "comb_only";
defparam \inst13|cnter[4] .register_cascade_mode = "off";
defparam \inst13|cnter[4] .sum_lutc_input = "datac";
defparam \inst13|cnter[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxv_lcell \inst13|Add0~18 (
// Equation(s):
// \inst13|Add0~18_combout  = (\inst13|cnter [5] $ (((!\inst13|Add0~14  & \inst13|Add0~26 ) # (\inst13|Add0~14  & \inst13|Add0~26COUT1_46 ))))
// \inst13|Add0~20  = CARRY(((!\inst13|Add0~26 ) # (!\inst13|cnter [5])))
// \inst13|Add0~20COUT1_47  = CARRY(((!\inst13|Add0~26COUT1_46 ) # (!\inst13|cnter [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|cnter [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst13|Add0~14 ),
	.cin0(\inst13|Add0~26 ),
	.cin1(\inst13|Add0~26COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~18_combout ),
	.regout(),
	.cout(),
	.cout0(\inst13|Add0~20 ),
	.cout1(\inst13|Add0~20COUT1_47 ));
// synopsys translate_off
defparam \inst13|Add0~18 .cin0_used = "true";
defparam \inst13|Add0~18 .cin1_used = "true";
defparam \inst13|Add0~18 .cin_used = "true";
defparam \inst13|Add0~18 .lut_mask = "3c3f";
defparam \inst13|Add0~18 .operation_mode = "arithmetic";
defparam \inst13|Add0~18 .output_mode = "comb_only";
defparam \inst13|Add0~18 .register_cascade_mode = "off";
defparam \inst13|Add0~18 .sum_lutc_input = "cin";
defparam \inst13|Add0~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxv_lcell \inst13|Add0~23 (
// Equation(s):
// \inst13|Add0~23_combout  = (((\DSP_CONV_PIN~combout  & \inst13|Add0~18_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DSP_CONV_PIN~combout ),
	.datad(\inst13|Add0~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Add0~23 .lut_mask = "f000";
defparam \inst13|Add0~23 .operation_mode = "normal";
defparam \inst13|Add0~23 .output_mode = "comb_only";
defparam \inst13|Add0~23 .register_cascade_mode = "off";
defparam \inst13|Add0~23 .sum_lutc_input = "datac";
defparam \inst13|Add0~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxv_lcell \inst13|cnter[5] (
// Equation(s):
// \inst13|cnter [5] = ((GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & ((\inst13|Add0~23_combout ))) # (!GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & (\inst13|cnter [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datac(\inst13|cnter [5]),
	.datad(\inst13|Add0~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|cnter [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[5] .lut_mask = "fc30";
defparam \inst13|cnter[5] .operation_mode = "normal";
defparam \inst13|cnter[5] .output_mode = "comb_only";
defparam \inst13|cnter[5] .register_cascade_mode = "off";
defparam \inst13|cnter[5] .sum_lutc_input = "datac";
defparam \inst13|cnter[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxv_lcell \inst13|Add0~36 (
// Equation(s):
// \inst13|Add0~36_combout  = (((!\inst13|Add0~14  & \inst13|Add0~20 ) # (\inst13|Add0~14  & \inst13|Add0~20COUT1_47 ) $ (!\inst13|cnter [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst13|cnter [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst13|Add0~14 ),
	.cin0(\inst13|Add0~20 ),
	.cin1(\inst13|Add0~20COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Add0~36 .cin0_used = "true";
defparam \inst13|Add0~36 .cin1_used = "true";
defparam \inst13|Add0~36 .cin_used = "true";
defparam \inst13|Add0~36 .lut_mask = "f00f";
defparam \inst13|Add0~36 .operation_mode = "normal";
defparam \inst13|Add0~36 .output_mode = "comb_only";
defparam \inst13|Add0~36 .register_cascade_mode = "off";
defparam \inst13|Add0~36 .sum_lutc_input = "cin";
defparam \inst13|Add0~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxv_lcell \inst13|Add0~41 (
// Equation(s):
// \inst13|Add0~41_combout  = (((\DSP_CONV_PIN~combout  & \inst13|Add0~36_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DSP_CONV_PIN~combout ),
	.datad(\inst13|Add0~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Add0~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Add0~41 .lut_mask = "f000";
defparam \inst13|Add0~41 .operation_mode = "normal";
defparam \inst13|Add0~41 .output_mode = "comb_only";
defparam \inst13|Add0~41 .register_cascade_mode = "off";
defparam \inst13|Add0~41 .sum_lutc_input = "datac";
defparam \inst13|Add0~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxv_lcell \inst13|cnter[6] (
// Equation(s):
// \inst13|cnter [6] = ((GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & ((\inst13|Add0~41_combout ))) # (!GLOBAL(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]) & (\inst13|cnter [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datac(\inst13|cnter [6]),
	.datad(\inst13|Add0~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|cnter [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|cnter[6] .lut_mask = "fc30";
defparam \inst13|cnter[6] .operation_mode = "normal";
defparam \inst13|cnter[6] .output_mode = "comb_only";
defparam \inst13|cnter[6] .register_cascade_mode = "off";
defparam \inst13|cnter[6] .sum_lutc_input = "datac";
defparam \inst13|cnter[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxv_lcell \inst13|adcen~1 (
// Equation(s):
// \inst13|adcen~1_combout  = (!\inst13|cnter [2] & (((!\inst13|cnter [6] & \inst13|cnter [4]))))

	.clk(gnd),
	.dataa(\inst13|cnter [2]),
	.datab(vcc),
	.datac(\inst13|cnter [6]),
	.datad(\inst13|cnter [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|adcen~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|adcen~1 .lut_mask = "0500";
defparam \inst13|adcen~1 .operation_mode = "normal";
defparam \inst13|adcen~1 .output_mode = "comb_only";
defparam \inst13|adcen~1 .register_cascade_mode = "off";
defparam \inst13|adcen~1 .sum_lutc_input = "datac";
defparam \inst13|adcen~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxv_lcell \inst13|Equal2~0 (
// Equation(s):
// \inst13|Equal2~0_combout  = ((\inst13|adcen~1_combout  & (!\inst13|cnter [5] & !\inst13|cnter [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|adcen~1_combout ),
	.datac(\inst13|cnter [5]),
	.datad(\inst13|cnter [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Equal2~0 .lut_mask = "000c";
defparam \inst13|Equal2~0 .operation_mode = "normal";
defparam \inst13|Equal2~0 .output_mode = "comb_only";
defparam \inst13|Equal2~0 .register_cascade_mode = "off";
defparam \inst13|Equal2~0 .sum_lutc_input = "datac";
defparam \inst13|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxv_lcell \inst13|Equal2~1 (
// Equation(s):
// \inst13|Equal2~1_combout  = (\inst13|cnter [1] & (!\inst13|cnter [0] & (\inst13|Equal2~0_combout )))

	.clk(gnd),
	.dataa(\inst13|cnter [1]),
	.datab(\inst13|cnter [0]),
	.datac(\inst13|Equal2~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|Equal2~1 .lut_mask = "2020";
defparam \inst13|Equal2~1 .operation_mode = "normal";
defparam \inst13|Equal2~1 .output_mode = "comb_only";
defparam \inst13|Equal2~1 .register_cascade_mode = "off";
defparam \inst13|Equal2~1 .sum_lutc_input = "datac";
defparam \inst13|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxv_lcell \inst13|adcen~0 (
// Equation(s):
// \inst13|adcen~0_combout  = (((!\inst13|cnter [1]) # (!\inst13|cnter [3])) # (!\inst13|cnter [5])) # (!\inst13|cnter [0])

	.clk(gnd),
	.dataa(\inst13|cnter [0]),
	.datab(\inst13|cnter [5]),
	.datac(\inst13|cnter [3]),
	.datad(\inst13|cnter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|adcen~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|adcen~0 .lut_mask = "7fff";
defparam \inst13|adcen~0 .operation_mode = "normal";
defparam \inst13|adcen~0 .output_mode = "comb_only";
defparam \inst13|adcen~0 .register_cascade_mode = "off";
defparam \inst13|adcen~0 .sum_lutc_input = "datac";
defparam \inst13|adcen~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxv_lcell \inst13|adcen~2 (
// Equation(s):
// \inst13|adcen~2_combout  = (((\inst13|adcen~0_combout ) # (!\inst13|adcen~combout )) # (!\inst13|adcen~1_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|adcen~1_combout ),
	.datac(\inst13|adcen~0_combout ),
	.datad(\inst13|adcen~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|adcen~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|adcen~2 .lut_mask = "f3ff";
defparam \inst13|adcen~2 .operation_mode = "normal";
defparam \inst13|adcen~2 .output_mode = "comb_only";
defparam \inst13|adcen~2 .register_cascade_mode = "off";
defparam \inst13|adcen~2 .sum_lutc_input = "datac";
defparam \inst13|adcen~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxv_lcell \inst13|adcen~3 (
// Equation(s):
// \inst13|adcen~3_combout  = ((\inst|LPM_COUNTER_component|auto_generated|safe_q [2] & ((!\inst13|adcen~2_combout ) # (!\DSP_CONV_PIN~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datac(\DSP_CONV_PIN~combout ),
	.datad(\inst13|adcen~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|adcen~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|adcen~3 .lut_mask = "0ccc";
defparam \inst13|adcen~3 .operation_mode = "normal";
defparam \inst13|adcen~3 .output_mode = "comb_only";
defparam \inst13|adcen~3 .register_cascade_mode = "off";
defparam \inst13|adcen~3 .sum_lutc_input = "datac";
defparam \inst13|adcen~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxv_lcell \inst13|adcen (
// Equation(s):
// \inst13|adcen~combout  = ((\inst13|adcen~3_combout  & ((\inst13|adcen~2_combout ))) # (!\inst13|adcen~3_combout  & (\inst13|adcen~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|adcen~combout ),
	.datac(\inst13|adcen~3_combout ),
	.datad(\inst13|adcen~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|adcen~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|adcen .lut_mask = "fc0c";
defparam \inst13|adcen .operation_mode = "normal";
defparam \inst13|adcen .output_mode = "comb_only";
defparam \inst13|adcen .register_cascade_mode = "off";
defparam \inst13|adcen .sum_lutc_input = "datac";
defparam \inst13|adcen .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
maxv_lcell \inst13|clkout~0 (
// Equation(s):
// \inst13|clkout~0_combout  = (((\inst|LPM_COUNTER_component|auto_generated|safe_q [2] & \inst13|adcen~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datad(\inst13|adcen~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|clkout~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|clkout~0 .lut_mask = "f000";
defparam \inst13|clkout~0 .operation_mode = "normal";
defparam \inst13|clkout~0 .output_mode = "comb_only";
defparam \inst13|clkout~0 .register_cascade_mode = "off";
defparam \inst13|clkout~0 .sum_lutc_input = "datac";
defparam \inst13|clkout~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxv_lcell \inst13|db_rdy~0 (
// Equation(s):
// \inst13|db_rdy~0_combout  = (\inst13|clkout~0_combout  & (\inst13|Equal2~0_combout  & (\inst13|cnter [0] $ (\inst13|cnter [1]))))

	.clk(gnd),
	.dataa(\inst13|cnter [0]),
	.datab(\inst13|clkout~0_combout ),
	.datac(\inst13|cnter [1]),
	.datad(\inst13|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|db_rdy~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|db_rdy~0 .lut_mask = "4800";
defparam \inst13|db_rdy~0 .operation_mode = "normal";
defparam \inst13|db_rdy~0 .output_mode = "comb_only";
defparam \inst13|db_rdy~0 .register_cascade_mode = "off";
defparam \inst13|db_rdy~0 .sum_lutc_input = "datac";
defparam \inst13|db_rdy~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxv_lcell \inst13|db_rdy (
// Equation(s):
// \inst13|db_rdy~combout  = ((\inst13|db_rdy~0_combout  & (!\inst13|Equal2~1_combout )) # (!\inst13|db_rdy~0_combout  & ((\inst13|db_rdy~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst13|Equal2~1_combout ),
	.datac(\inst13|db_rdy~combout ),
	.datad(\inst13|db_rdy~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst13|db_rdy~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst13|db_rdy .lut_mask = "33f0";
defparam \inst13|db_rdy .operation_mode = "normal";
defparam \inst13|db_rdy .output_mode = "comb_only";
defparam \inst13|db_rdy .register_cascade_mode = "off";
defparam \inst13|db_rdy .sum_lutc_input = "datac";
defparam \inst13|db_rdy .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxv_lcell \inst18|en~1 (
// Equation(s):
// \inst18|en~1_combout  = (GLOBAL(\CLOCKPIN~combout ) & ((\inst13|db_rdy~combout ) # ((\inst18|Equal0~0_combout  & \inst18|Equal0~1_combout ))))

	.clk(gnd),
	.dataa(\inst18|Equal0~0_combout ),
	.datab(\inst13|db_rdy~combout ),
	.datac(\inst18|Equal0~1_combout ),
	.datad(\CLOCKPIN~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|en~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|en~1 .lut_mask = "ec00";
defparam \inst18|en~1 .operation_mode = "normal";
defparam \inst18|en~1 .output_mode = "comb_only";
defparam \inst18|en~1 .register_cascade_mode = "off";
defparam \inst18|en~1 .sum_lutc_input = "datac";
defparam \inst18|en~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxv_lcell \inst18|en (
// Equation(s):
// \inst18|en~combout  = (\inst18|en~1_combout  & (((!\inst18|Equal0~2_combout )))) # (!\inst18|en~1_combout  & (\inst18|en~combout ))

	.clk(gnd),
	.dataa(\inst18|en~combout ),
	.datab(\inst18|Equal0~2_combout ),
	.datac(\inst18|en~1_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|en~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|en .lut_mask = "3a3a";
defparam \inst18|en .operation_mode = "normal";
defparam \inst18|en .output_mode = "comb_only";
defparam \inst18|en .register_cascade_mode = "off";
defparam \inst18|en .sum_lutc_input = "datac";
defparam \inst18|en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxv_lcell \inst18|cnter[0]~1 (
// Equation(s):
// \inst18|cnter[0]~1_combout  = (GLOBAL(\CLOCKPIN~combout ) & ((\inst18|Equal0~2_combout ) # ((\inst13|db_rdy~combout ) # (\inst18|en~combout ))))

	.clk(gnd),
	.dataa(\inst18|Equal0~2_combout ),
	.datab(\inst13|db_rdy~combout ),
	.datac(\CLOCKPIN~combout ),
	.datad(\inst18|en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[0]~1 .lut_mask = "f0e0";
defparam \inst18|cnter[0]~1 .operation_mode = "normal";
defparam \inst18|cnter[0]~1 .output_mode = "comb_only";
defparam \inst18|cnter[0]~1 .register_cascade_mode = "off";
defparam \inst18|cnter[0]~1 .sum_lutc_input = "datac";
defparam \inst18|cnter[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxv_lcell \inst18|cnter[5]~6 (
// Equation(s):
// \inst18|cnter[5]~6_combout  = (((\inst18|en~0_combout  & \inst18|Add0~15_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst18|en~0_combout ),
	.datad(\inst18|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter[5]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[5]~6 .lut_mask = "f000";
defparam \inst18|cnter[5]~6 .operation_mode = "normal";
defparam \inst18|cnter[5]~6 .output_mode = "comb_only";
defparam \inst18|cnter[5]~6 .register_cascade_mode = "off";
defparam \inst18|cnter[5]~6 .sum_lutc_input = "datac";
defparam \inst18|cnter[5]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxv_lcell \inst18|cnter[5] (
// Equation(s):
// \inst18|cnter [5] = ((GLOBAL(\inst18|cnter[0]~1_combout ) & ((\inst18|cnter[5]~6_combout ))) # (!GLOBAL(\inst18|cnter[0]~1_combout ) & (\inst18|cnter [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|cnter [5]),
	.datac(\inst18|cnter[0]~1_combout ),
	.datad(\inst18|cnter[5]~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter[5] .lut_mask = "fc0c";
defparam \inst18|cnter[5] .operation_mode = "normal";
defparam \inst18|cnter[5] .output_mode = "comb_only";
defparam \inst18|cnter[5] .register_cascade_mode = "off";
defparam \inst18|cnter[5] .sum_lutc_input = "datac";
defparam \inst18|cnter[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxv_lcell \inst18|Equal0~1 (
// Equation(s):
// \inst18|Equal0~1_combout  = (\inst18|cnter [5] & (((\inst18|cnter [3] & \inst18|cnter [6]))))

	.clk(gnd),
	.dataa(\inst18|cnter [5]),
	.datab(vcc),
	.datac(\inst18|cnter [3]),
	.datad(\inst18|cnter [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|Equal0~1 .lut_mask = "a000";
defparam \inst18|Equal0~1 .operation_mode = "normal";
defparam \inst18|Equal0~1 .output_mode = "comb_only";
defparam \inst18|Equal0~1 .register_cascade_mode = "off";
defparam \inst18|Equal0~1 .sum_lutc_input = "datac";
defparam \inst18|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxv_lcell \inst18|en~0 (
// Equation(s):
// \inst18|en~0_combout  = (\inst18|Equal0~1_combout  & (!\inst18|Equal0~0_combout  & ((\inst18|en~combout ) # (\inst13|db_rdy~combout )))) # (!\inst18|Equal0~1_combout  & (((\inst18|en~combout ) # (\inst13|db_rdy~combout ))))

	.clk(gnd),
	.dataa(\inst18|Equal0~1_combout ),
	.datab(\inst18|Equal0~0_combout ),
	.datac(\inst18|en~combout ),
	.datad(\inst13|db_rdy~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|en~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|en~0 .lut_mask = "7770";
defparam \inst18|en~0 .operation_mode = "normal";
defparam \inst18|en~0 .output_mode = "comb_only";
defparam \inst18|en~0 .register_cascade_mode = "off";
defparam \inst18|en~0 .sum_lutc_input = "datac";
defparam \inst18|en~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxv_lcell \inst18|rd_bar~0 (
// Equation(s):
// \inst18|rd_bar~0_combout  = (\inst18|Add0~5_combout  & (((\inst18|Add0~15_combout  & \inst18|Add0~20_combout )))) # (!\inst18|Add0~5_combout  & (((!\inst18|Add0~15_combout  & !\inst18|Add0~20_combout ))))

	.clk(gnd),
	.dataa(\inst18|Add0~5_combout ),
	.datab(vcc),
	.datac(\inst18|Add0~15_combout ),
	.datad(\inst18|Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|rd_bar~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|rd_bar~0 .lut_mask = "a005";
defparam \inst18|rd_bar~0 .operation_mode = "normal";
defparam \inst18|rd_bar~0 .output_mode = "comb_only";
defparam \inst18|rd_bar~0 .register_cascade_mode = "off";
defparam \inst18|rd_bar~0 .sum_lutc_input = "datac";
defparam \inst18|rd_bar~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxv_lcell \inst18|rd_bar~1 (
// Equation(s):
// \inst18|rd_bar~1_combout  = ((!\inst18|Add0~30_combout  & (!\inst18|Add0~25_combout  & \inst18|rd_bar~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|Add0~30_combout ),
	.datac(\inst18|Add0~25_combout ),
	.datad(\inst18|rd_bar~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|rd_bar~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|rd_bar~1 .lut_mask = "0300";
defparam \inst18|rd_bar~1 .operation_mode = "normal";
defparam \inst18|rd_bar~1 .output_mode = "comb_only";
defparam \inst18|rd_bar~1 .register_cascade_mode = "off";
defparam \inst18|rd_bar~1 .sum_lutc_input = "datac";
defparam \inst18|rd_bar~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxv_lcell \inst18|rd_bar~2 (
// Equation(s):
// \inst18|rd_bar~2_combout  = ((\inst18|Add0~25_combout  & (!\inst18|Add0~15_combout  & \inst18|Add0~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|Add0~25_combout ),
	.datac(\inst18|Add0~15_combout ),
	.datad(\inst18|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|rd_bar~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|rd_bar~2 .lut_mask = "0c00";
defparam \inst18|rd_bar~2 .operation_mode = "normal";
defparam \inst18|rd_bar~2 .output_mode = "comb_only";
defparam \inst18|rd_bar~2 .register_cascade_mode = "off";
defparam \inst18|rd_bar~2 .sum_lutc_input = "datac";
defparam \inst18|rd_bar~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxv_lcell \inst18|rd_bar~3 (
// Equation(s):
// \inst18|rd_bar~3_combout  = (\inst18|rd_bar~2_combout  & ((\inst18|Add0~5_combout  & (!\inst18|Add0~30_combout  & !\inst18|Add0~20_combout )) # (!\inst18|Add0~5_combout  & (\inst18|Add0~30_combout  & \inst18|Add0~20_combout ))))

	.clk(gnd),
	.dataa(\inst18|Add0~5_combout ),
	.datab(\inst18|Add0~30_combout ),
	.datac(\inst18|rd_bar~2_combout ),
	.datad(\inst18|Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|rd_bar~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|rd_bar~3 .lut_mask = "4020";
defparam \inst18|rd_bar~3 .operation_mode = "normal";
defparam \inst18|rd_bar~3 .output_mode = "comb_only";
defparam \inst18|rd_bar~3 .register_cascade_mode = "off";
defparam \inst18|rd_bar~3 .sum_lutc_input = "datac";
defparam \inst18|rd_bar~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxv_lcell \inst18|rd_bar~4 (
// Equation(s):
// \inst18|rd_bar~4_combout  = (\inst18|Add0~0_combout  & ((\inst18|rd_bar~3_combout ) # ((!\inst18|Add0~10_combout  & \inst18|rd_bar~1_combout ))))

	.clk(gnd),
	.dataa(\inst18|Add0~0_combout ),
	.datab(\inst18|Add0~10_combout ),
	.datac(\inst18|rd_bar~1_combout ),
	.datad(\inst18|rd_bar~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|rd_bar~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|rd_bar~4 .lut_mask = "aa20";
defparam \inst18|rd_bar~4 .operation_mode = "normal";
defparam \inst18|rd_bar~4 .output_mode = "comb_only";
defparam \inst18|rd_bar~4 .register_cascade_mode = "off";
defparam \inst18|rd_bar~4 .sum_lutc_input = "datac";
defparam \inst18|rd_bar~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxv_lcell \inst18|always0~0 (
// Equation(s):
// \inst18|always0~0_combout  = (!\inst18|Add0~15_combout  & (((\inst18|Add0~5_combout  & !\inst18|Add0~10_combout ))))

	.clk(gnd),
	.dataa(\inst18|Add0~15_combout ),
	.datab(vcc),
	.datac(\inst18|Add0~5_combout ),
	.datad(\inst18|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|always0~0 .lut_mask = "0050";
defparam \inst18|always0~0 .operation_mode = "normal";
defparam \inst18|always0~0 .output_mode = "comb_only";
defparam \inst18|always0~0 .register_cascade_mode = "off";
defparam \inst18|always0~0 .sum_lutc_input = "datac";
defparam \inst18|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxv_lcell \inst18|always0~1 (
// Equation(s):
// \inst18|always0~1_combout  = (\inst18|always0~0_combout  & ((\inst18|Add0~30_combout  & (!\inst18|Add0~25_combout  & !\inst18|Add0~20_combout )) # (!\inst18|Add0~30_combout  & (\inst18|Add0~25_combout  & \inst18|Add0~20_combout ))))

	.clk(gnd),
	.dataa(\inst18|always0~0_combout ),
	.datab(\inst18|Add0~30_combout ),
	.datac(\inst18|Add0~25_combout ),
	.datad(\inst18|Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|always0~1 .lut_mask = "2008";
defparam \inst18|always0~1 .operation_mode = "normal";
defparam \inst18|always0~1 .output_mode = "comb_only";
defparam \inst18|always0~1 .register_cascade_mode = "off";
defparam \inst18|always0~1 .sum_lutc_input = "datac";
defparam \inst18|always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxv_lcell \inst18|always0~2 (
// Equation(s):
// \inst18|always0~2_combout  = (\inst18|Add0~0_combout  & ((\inst18|always0~1_combout ) # ((\inst18|Add0~10_combout  & \inst18|rd_bar~1_combout ))))

	.clk(gnd),
	.dataa(\inst18|Add0~0_combout ),
	.datab(\inst18|Add0~10_combout ),
	.datac(\inst18|always0~1_combout ),
	.datad(\inst18|rd_bar~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|always0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|always0~2 .lut_mask = "a8a0";
defparam \inst18|always0~2 .operation_mode = "normal";
defparam \inst18|always0~2 .output_mode = "comb_only";
defparam \inst18|always0~2 .register_cascade_mode = "off";
defparam \inst18|always0~2 .sum_lutc_input = "datac";
defparam \inst18|always0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxv_lcell \inst18|rd_bar~5 (
// Equation(s):
// \inst18|rd_bar~5_combout  = (GLOBAL(\CLOCKPIN~combout ) & (\inst18|en~0_combout  & ((\inst18|rd_bar~4_combout ) # (\inst18|always0~2_combout ))))

	.clk(gnd),
	.dataa(\CLOCKPIN~combout ),
	.datab(\inst18|en~0_combout ),
	.datac(\inst18|rd_bar~4_combout ),
	.datad(\inst18|always0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|rd_bar~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|rd_bar~5 .lut_mask = "8880";
defparam \inst18|rd_bar~5 .operation_mode = "normal";
defparam \inst18|rd_bar~5 .output_mode = "comb_only";
defparam \inst18|rd_bar~5 .register_cascade_mode = "off";
defparam \inst18|rd_bar~5 .sum_lutc_input = "datac";
defparam \inst18|rd_bar~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxv_lcell \inst18|cs_bar (
// Equation(s):
// \inst18|cs_bar~combout  = ((\inst18|rd_bar~5_combout  & ((\inst18|always0~2_combout ))) # (!\inst18|rd_bar~5_combout  & (\inst18|cs_bar~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|cs_bar~combout ),
	.datac(\inst18|rd_bar~5_combout ),
	.datad(\inst18|always0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cs_bar~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cs_bar .lut_mask = "fc0c";
defparam \inst18|cs_bar .operation_mode = "normal";
defparam \inst18|cs_bar .output_mode = "comb_only";
defparam \inst18|cs_bar .register_cascade_mode = "off";
defparam \inst18|cs_bar .sum_lutc_input = "datac";
defparam \inst18|cs_bar .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxv_lcell \inst18|enspi~7 (
// Equation(s):
// \inst18|enspi~7_combout  = (GLOBAL(\CLOCKPIN~combout ) & ((\inst18|en~0_combout  & (!\inst18|Add0~0_combout )) # (!\inst18|en~0_combout  & ((!\inst18|cnter [0])))))

	.clk(gnd),
	.dataa(\inst18|Add0~0_combout ),
	.datab(\inst18|cnter [0]),
	.datac(\inst18|en~0_combout ),
	.datad(\CLOCKPIN~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~7 .lut_mask = "5300";
defparam \inst18|enspi~7 .operation_mode = "normal";
defparam \inst18|enspi~7 .output_mode = "comb_only";
defparam \inst18|enspi~7 .register_cascade_mode = "off";
defparam \inst18|enspi~7 .sum_lutc_input = "datac";
defparam \inst18|enspi~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxv_lcell \inst18|cnter~9 (
// Equation(s):
// \inst18|cnter~9_combout  = (\inst18|en~0_combout  & (((\inst18|Add0~30_combout )))) # (!\inst18|en~0_combout  & (!\inst18|Equal0~2_combout  & (\inst18|cnter [6])))

	.clk(gnd),
	.dataa(\inst18|en~0_combout ),
	.datab(\inst18|Equal0~2_combout ),
	.datac(\inst18|cnter [6]),
	.datad(\inst18|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter~9 .lut_mask = "ba10";
defparam \inst18|cnter~9 .operation_mode = "normal";
defparam \inst18|cnter~9 .output_mode = "comb_only";
defparam \inst18|cnter~9 .register_cascade_mode = "off";
defparam \inst18|cnter~9 .sum_lutc_input = "datac";
defparam \inst18|cnter~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxv_lcell \inst18|cnter~10 (
// Equation(s):
// \inst18|cnter~10_combout  = (\inst18|en~0_combout  & (\inst18|Add0~20_combout )) # (!\inst18|en~0_combout  & (((\inst18|cnter [2]))))

	.clk(gnd),
	.dataa(\inst18|Add0~20_combout ),
	.datab(\inst18|cnter [2]),
	.datac(\inst18|en~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter~10 .lut_mask = "acac";
defparam \inst18|cnter~10 .operation_mode = "normal";
defparam \inst18|cnter~10 .output_mode = "comb_only";
defparam \inst18|cnter~10 .register_cascade_mode = "off";
defparam \inst18|cnter~10 .sum_lutc_input = "datac";
defparam \inst18|cnter~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxv_lcell \inst18|enspi~14 (
// Equation(s):
// \inst18|enspi~14_combout  = (\inst18|enspi~7_combout  & (((\inst18|cnter~9_combout  & !\inst18|cnter~10_combout ))))

	.clk(gnd),
	.dataa(\inst18|enspi~7_combout ),
	.datab(vcc),
	.datac(\inst18|cnter~9_combout ),
	.datad(\inst18|cnter~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~14 .lut_mask = "00a0";
defparam \inst18|enspi~14 .operation_mode = "normal";
defparam \inst18|enspi~14 .output_mode = "comb_only";
defparam \inst18|enspi~14 .register_cascade_mode = "off";
defparam \inst18|enspi~14 .sum_lutc_input = "datac";
defparam \inst18|enspi~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxv_lcell \inst18|enspi~0 (
// Equation(s):
// \inst18|enspi~0_combout  = (\inst18|cnter [0] & (\inst18|cnter [4] & ((!\inst18|cnter [6]))))

	.clk(gnd),
	.dataa(\inst18|cnter [0]),
	.datab(\inst18|cnter [4]),
	.datac(vcc),
	.datad(\inst18|cnter [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~0 .lut_mask = "0088";
defparam \inst18|enspi~0 .operation_mode = "normal";
defparam \inst18|enspi~0 .output_mode = "comb_only";
defparam \inst18|enspi~0 .register_cascade_mode = "off";
defparam \inst18|enspi~0 .sum_lutc_input = "datac";
defparam \inst18|enspi~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxv_lcell \inst18|enspi~1 (
// Equation(s):
// \inst18|enspi~1_combout  = (\inst18|cnter [0] & ((\inst18|cnter [1] & ((!\inst18|cnter [6]))) # (!\inst18|cnter [1] & (\inst18|cnter [4] & \inst18|cnter [6]))))

	.clk(gnd),
	.dataa(\inst18|cnter [0]),
	.datab(\inst18|cnter [4]),
	.datac(\inst18|cnter [1]),
	.datad(\inst18|cnter [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~1 .lut_mask = "08a0";
defparam \inst18|enspi~1 .operation_mode = "normal";
defparam \inst18|enspi~1 .output_mode = "comb_only";
defparam \inst18|enspi~1 .register_cascade_mode = "off";
defparam \inst18|enspi~1 .sum_lutc_input = "datac";
defparam \inst18|enspi~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxv_lcell \inst18|enspi~2 (
// Equation(s):
// \inst18|enspi~2_combout  = (\inst18|cnter [3] & (!\inst18|cnter [5] & (\inst18|enspi~0_combout  & !\inst18|enspi~1_combout ))) # (!\inst18|cnter [3] & (\inst18|enspi~1_combout  & (\inst18|cnter [5] $ (!\inst18|enspi~0_combout ))))

	.clk(gnd),
	.dataa(\inst18|cnter [5]),
	.datab(\inst18|cnter [3]),
	.datac(\inst18|enspi~0_combout ),
	.datad(\inst18|enspi~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~2 .lut_mask = "2140";
defparam \inst18|enspi~2 .operation_mode = "normal";
defparam \inst18|enspi~2 .output_mode = "comb_only";
defparam \inst18|enspi~2 .register_cascade_mode = "off";
defparam \inst18|enspi~2 .sum_lutc_input = "datac";
defparam \inst18|enspi~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxv_lcell \inst18|enspi~3 (
// Equation(s):
// \inst18|enspi~3_combout  = (\inst18|enspi~2_combout  & (!GLOBAL(\CLOCKPIN~combout ) & (\inst18|cnter [2] $ (!\inst18|enspi~0_combout ))))

	.clk(gnd),
	.dataa(\inst18|cnter [2]),
	.datab(\inst18|enspi~2_combout ),
	.datac(\inst18|enspi~0_combout ),
	.datad(\CLOCKPIN~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~3 .lut_mask = "0084";
defparam \inst18|enspi~3 .operation_mode = "normal";
defparam \inst18|enspi~3 .output_mode = "comb_only";
defparam \inst18|enspi~3 .register_cascade_mode = "off";
defparam \inst18|enspi~3 .sum_lutc_input = "datac";
defparam \inst18|enspi~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxv_lcell \inst18|enspi~11 (
// Equation(s):
// \inst18|enspi~11_combout  = (\inst18|cnter [5] & (((\inst18|cnter [1]) # (!\inst18|cnter [3])))) # (!\inst18|cnter [5] & (((!\inst18|cnter [3] & \inst18|cnter [1]))))

	.clk(gnd),
	.dataa(\inst18|cnter [5]),
	.datab(vcc),
	.datac(\inst18|cnter [3]),
	.datad(\inst18|cnter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~11 .lut_mask = "af0a";
defparam \inst18|enspi~11 .operation_mode = "normal";
defparam \inst18|enspi~11 .output_mode = "comb_only";
defparam \inst18|enspi~11 .register_cascade_mode = "off";
defparam \inst18|enspi~11 .sum_lutc_input = "datac";
defparam \inst18|enspi~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxv_lcell \inst18|enspi~12 (
// Equation(s):
// \inst18|enspi~12_combout  = (\inst18|Equal0~2_combout  & (((\inst18|cnter [4])))) # (!\inst18|Equal0~2_combout  & ((\inst18|enspi~11_combout  & (\inst18|cnter [3] & !\inst18|cnter [4])) # (!\inst18|enspi~11_combout  & (!\inst18|cnter [3] & \inst18|cnter 
// [4]))))

	.clk(gnd),
	.dataa(\inst18|Equal0~2_combout ),
	.datab(\inst18|enspi~11_combout ),
	.datac(\inst18|cnter [3]),
	.datad(\inst18|cnter [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~12 .lut_mask = "ab40";
defparam \inst18|enspi~12 .operation_mode = "normal";
defparam \inst18|enspi~12 .output_mode = "comb_only";
defparam \inst18|enspi~12 .register_cascade_mode = "off";
defparam \inst18|enspi~12 .sum_lutc_input = "datac";
defparam \inst18|enspi~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxv_lcell \inst18|enspi~10 (
// Equation(s):
// \inst18|enspi~10_combout  = (\inst18|Add0~5_combout  & (!\inst18|Add0~25_combout  & (!\inst18|Add0~15_combout  & !\inst18|Add0~10_combout ))) # (!\inst18|Add0~5_combout  & (\inst18|Add0~25_combout  & (\inst18|Add0~15_combout  & \inst18|Add0~10_combout )))

	.clk(gnd),
	.dataa(\inst18|Add0~5_combout ),
	.datab(\inst18|Add0~25_combout ),
	.datac(\inst18|Add0~15_combout ),
	.datad(\inst18|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~10 .lut_mask = "4002";
defparam \inst18|enspi~10 .operation_mode = "normal";
defparam \inst18|enspi~10 .output_mode = "comb_only";
defparam \inst18|enspi~10 .register_cascade_mode = "off";
defparam \inst18|enspi~10 .sum_lutc_input = "datac";
defparam \inst18|enspi~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxv_lcell \inst18|enspi~13 (
// Equation(s):
// \inst18|enspi~13_combout  = ((\inst18|en~0_combout  & ((\inst18|enspi~10_combout ))) # (!\inst18|en~0_combout  & (\inst18|enspi~12_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|enspi~12_combout ),
	.datac(\inst18|en~0_combout ),
	.datad(\inst18|enspi~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~13 .lut_mask = "fc0c";
defparam \inst18|enspi~13 .operation_mode = "normal";
defparam \inst18|enspi~13 .output_mode = "comb_only";
defparam \inst18|enspi~13 .register_cascade_mode = "off";
defparam \inst18|enspi~13 .sum_lutc_input = "datac";
defparam \inst18|enspi~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxv_lcell \inst18|cnter~8 (
// Equation(s):
// \inst18|cnter~8_combout  = ((\inst18|en~0_combout  & ((\inst18|Add0~5_combout ))) # (!\inst18|en~0_combout  & (\inst18|cnter [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|cnter [4]),
	.datac(\inst18|Add0~5_combout ),
	.datad(\inst18|en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|cnter~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|cnter~8 .lut_mask = "f0cc";
defparam \inst18|cnter~8 .operation_mode = "normal";
defparam \inst18|cnter~8 .output_mode = "comb_only";
defparam \inst18|cnter~8 .register_cascade_mode = "off";
defparam \inst18|cnter~8 .sum_lutc_input = "datac";
defparam \inst18|cnter~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxv_lcell \inst18|enspi~4 (
// Equation(s):
// \inst18|enspi~4_combout  = (\inst18|cnter [1] & (((!\inst18|cnter [3] & \inst18|cnter [5])))) # (!\inst18|cnter [1] & (((\inst18|cnter [3] & !\inst18|cnter [5]))))

	.clk(gnd),
	.dataa(\inst18|cnter [1]),
	.datab(vcc),
	.datac(\inst18|cnter [3]),
	.datad(\inst18|cnter [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~4 .lut_mask = "0a50";
defparam \inst18|enspi~4 .operation_mode = "normal";
defparam \inst18|enspi~4 .output_mode = "comb_only";
defparam \inst18|enspi~4 .register_cascade_mode = "off";
defparam \inst18|enspi~4 .sum_lutc_input = "datac";
defparam \inst18|enspi~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxv_lcell \inst18|enspi~5 (
// Equation(s):
// \inst18|enspi~5_combout  = ((\inst18|Add0~15_combout  & (!\inst18|Add0~25_combout  & \inst18|Add0~10_combout )) # (!\inst18|Add0~15_combout  & (\inst18|Add0~25_combout  & !\inst18|Add0~10_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|Add0~15_combout ),
	.datac(\inst18|Add0~25_combout ),
	.datad(\inst18|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~5 .lut_mask = "0c30";
defparam \inst18|enspi~5 .operation_mode = "normal";
defparam \inst18|enspi~5 .output_mode = "comb_only";
defparam \inst18|enspi~5 .register_cascade_mode = "off";
defparam \inst18|enspi~5 .sum_lutc_input = "datac";
defparam \inst18|enspi~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxv_lcell \inst18|enspi~6 (
// Equation(s):
// \inst18|enspi~6_combout  = (\inst18|en~0_combout  & (((\inst18|enspi~5_combout )))) # (!\inst18|en~0_combout  & (\inst18|enspi~4_combout  & (!\inst18|Equal0~2_combout )))

	.clk(gnd),
	.dataa(\inst18|enspi~4_combout ),
	.datab(\inst18|Equal0~2_combout ),
	.datac(\inst18|enspi~5_combout ),
	.datad(\inst18|en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~6 .lut_mask = "f022";
defparam \inst18|enspi~6 .operation_mode = "normal";
defparam \inst18|enspi~6 .output_mode = "comb_only";
defparam \inst18|enspi~6 .register_cascade_mode = "off";
defparam \inst18|enspi~6 .sum_lutc_input = "datac";
defparam \inst18|enspi~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxv_lcell \inst18|enspi~8 (
// Equation(s):
// \inst18|enspi~8_combout  = (\inst18|enspi~7_combout  & ((\inst18|en~0_combout  & (\inst18|Add0~20_combout )) # (!\inst18|en~0_combout  & ((\inst18|cnter [2])))))

	.clk(gnd),
	.dataa(\inst18|Add0~20_combout ),
	.datab(\inst18|enspi~7_combout ),
	.datac(\inst18|cnter [2]),
	.datad(\inst18|en~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~8 .lut_mask = "88c0";
defparam \inst18|enspi~8 .operation_mode = "normal";
defparam \inst18|enspi~8 .output_mode = "comb_only";
defparam \inst18|enspi~8 .register_cascade_mode = "off";
defparam \inst18|enspi~8 .sum_lutc_input = "datac";
defparam \inst18|enspi~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxv_lcell \inst18|enspi~9 (
// Equation(s):
// \inst18|enspi~9_combout  = (\inst18|cnter~8_combout  & (\inst18|enspi~6_combout  & (\inst18|enspi~8_combout  & !\inst18|cnter~9_combout )))

	.clk(gnd),
	.dataa(\inst18|cnter~8_combout ),
	.datab(\inst18|enspi~6_combout ),
	.datac(\inst18|enspi~8_combout ),
	.datad(\inst18|cnter~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~9 .lut_mask = "0080";
defparam \inst18|enspi~9 .operation_mode = "normal";
defparam \inst18|enspi~9 .output_mode = "comb_only";
defparam \inst18|enspi~9 .register_cascade_mode = "off";
defparam \inst18|enspi~9 .sum_lutc_input = "datac";
defparam \inst18|enspi~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxv_lcell \inst18|enspi~15 (
// Equation(s):
// \inst18|enspi~15_combout  = (\inst18|enspi~3_combout ) # ((\inst18|enspi~9_combout ) # ((\inst18|enspi~14_combout  & \inst18|enspi~13_combout )))

	.clk(gnd),
	.dataa(\inst18|enspi~14_combout ),
	.datab(\inst18|enspi~3_combout ),
	.datac(\inst18|enspi~13_combout ),
	.datad(\inst18|enspi~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi~15 .lut_mask = "ffec";
defparam \inst18|enspi~15 .operation_mode = "normal";
defparam \inst18|enspi~15 .output_mode = "comb_only";
defparam \inst18|enspi~15 .register_cascade_mode = "off";
defparam \inst18|enspi~15 .sum_lutc_input = "datac";
defparam \inst18|enspi~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxv_lcell \inst18|enspi (
// Equation(s):
// \inst18|enspi~combout  = ((\inst18|enspi~15_combout  & (!GLOBAL(\CLOCKPIN~combout ))) # (!\inst18|enspi~15_combout  & ((\inst18|enspi~combout ))))

	.clk(gnd),
	.dataa(\CLOCKPIN~combout ),
	.datab(vcc),
	.datac(\inst18|enspi~combout ),
	.datad(\inst18|enspi~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|enspi~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|enspi .lut_mask = "55f0";
defparam \inst18|enspi .operation_mode = "normal";
defparam \inst18|enspi .output_mode = "comb_only";
defparam \inst18|enspi .register_cascade_mode = "off";
defparam \inst18|enspi .sum_lutc_input = "datac";
defparam \inst18|enspi .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxv_lcell \inst18|sclk (
// Equation(s):
// \inst18|sclk~regout  = DFFEAS((\inst18|sclk~regout  $ ((\inst18|enspi~combout ))), GLOBAL(\CLOCKPIN~combout ), VCC, , , , , , )

	.clk(\CLOCKPIN~combout ),
	.dataa(vcc),
	.datab(\inst18|sclk~regout ),
	.datac(\inst18|enspi~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|sclk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|sclk .lut_mask = "3c3c";
defparam \inst18|sclk .operation_mode = "normal";
defparam \inst18|sclk .output_mode = "reg_only";
defparam \inst18|sclk .register_cascade_mode = "off";
defparam \inst18|sclk .sum_lutc_input = "datac";
defparam \inst18|sclk .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxv_lcell \inst18|sel[1] (
// Equation(s):
// \inst18|Add1~11  = ((\inst18|enspi~combout  & (\inst18|Add1~6_combout )) # (!\inst18|enspi~combout  & ((F1_sel[1]))))
// \inst18|sel [1] = DFFEAS(\inst18|Add1~11 , GLOBAL(\CLOCKPIN~combout ), VCC, , , , , , )

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst18|Add1~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst18|enspi~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add1~11 ),
	.regout(\inst18|sel [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|sel[1] .lut_mask = "aaf0";
defparam \inst18|sel[1] .operation_mode = "normal";
defparam \inst18|sel[1] .output_mode = "reg_and_comb";
defparam \inst18|sel[1] .register_cascade_mode = "off";
defparam \inst18|sel[1] .sum_lutc_input = "qfbk";
defparam \inst18|sel[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxv_lcell \inst18|Add1~0 (
// Equation(s):
// \inst18|Add1~0_combout  = \inst18|sclk~regout  $ ((\inst18|sel [0]))
// \inst18|Add1~2  = CARRY((\inst18|sclk~regout  & (\inst18|sel [0])))
// \inst18|Add1~2COUT1_25  = CARRY((\inst18|sclk~regout  & (\inst18|sel [0])))

	.clk(gnd),
	.dataa(\inst18|sclk~regout ),
	.datab(\inst18|sel [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst18|Add1~2 ),
	.cout1(\inst18|Add1~2COUT1_25 ));
// synopsys translate_off
defparam \inst18|Add1~0 .lut_mask = "6688";
defparam \inst18|Add1~0 .operation_mode = "arithmetic";
defparam \inst18|Add1~0 .output_mode = "comb_only";
defparam \inst18|Add1~0 .register_cascade_mode = "off";
defparam \inst18|Add1~0 .sum_lutc_input = "datac";
defparam \inst18|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxv_lcell \inst18|sel[0] (
// Equation(s):
// \inst18|Add1~5  = ((\inst18|enspi~combout  & (\inst18|Add1~0_combout )) # (!\inst18|enspi~combout  & ((F1_sel[0]))))
// \inst18|sel [0] = DFFEAS(\inst18|Add1~5 , GLOBAL(\CLOCKPIN~combout ), VCC, , , , , , )

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst18|Add1~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst18|enspi~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add1~5 ),
	.regout(\inst18|sel [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|sel[0] .lut_mask = "aaf0";
defparam \inst18|sel[0] .operation_mode = "normal";
defparam \inst18|sel[0] .output_mode = "reg_and_comb";
defparam \inst18|sel[0] .register_cascade_mode = "off";
defparam \inst18|sel[0] .sum_lutc_input = "qfbk";
defparam \inst18|sel[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxv_lcell \inst18|Add1~6 (
// Equation(s):
// \inst18|Add1~6_combout  = (\inst18|sel [1] $ ((\inst18|Add1~2 )))
// \inst18|Add1~8  = CARRY(((!\inst18|Add1~2 ) # (!\inst18|sel [1])))
// \inst18|Add1~8COUT1_26  = CARRY(((!\inst18|Add1~2COUT1_25 ) # (!\inst18|sel [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|sel [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst18|Add1~2 ),
	.cin1(\inst18|Add1~2COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add1~6_combout ),
	.regout(),
	.cout(),
	.cout0(\inst18|Add1~8 ),
	.cout1(\inst18|Add1~8COUT1_26 ));
// synopsys translate_off
defparam \inst18|Add1~6 .cin0_used = "true";
defparam \inst18|Add1~6 .cin1_used = "true";
defparam \inst18|Add1~6 .lut_mask = "3c3f";
defparam \inst18|Add1~6 .operation_mode = "arithmetic";
defparam \inst18|Add1~6 .output_mode = "comb_only";
defparam \inst18|Add1~6 .register_cascade_mode = "off";
defparam \inst18|Add1~6 .sum_lutc_input = "cin";
defparam \inst18|Add1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxv_lcell \inst18|Add1~18 (
// Equation(s):
// \inst18|Add1~18_combout  = (\inst18|sel [2] $ ((!\inst18|Add1~8 )))
// \inst18|Add1~20  = CARRY(((\inst18|sel [2] & !\inst18|Add1~8 )))
// \inst18|Add1~20COUT1_27  = CARRY(((\inst18|sel [2] & !\inst18|Add1~8COUT1_26 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|sel [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst18|Add1~8 ),
	.cin1(\inst18|Add1~8COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add1~18_combout ),
	.regout(),
	.cout(),
	.cout0(\inst18|Add1~20 ),
	.cout1(\inst18|Add1~20COUT1_27 ));
// synopsys translate_off
defparam \inst18|Add1~18 .cin0_used = "true";
defparam \inst18|Add1~18 .cin1_used = "true";
defparam \inst18|Add1~18 .lut_mask = "c30c";
defparam \inst18|Add1~18 .operation_mode = "arithmetic";
defparam \inst18|Add1~18 .output_mode = "comb_only";
defparam \inst18|Add1~18 .register_cascade_mode = "off";
defparam \inst18|Add1~18 .sum_lutc_input = "cin";
defparam \inst18|Add1~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxv_lcell \inst18|Add1~23 (
// Equation(s):
// \inst18|Add1~23_combout  = ((\inst18|enspi~combout  & ((\inst18|Add1~18_combout ))) # (!\inst18|enspi~combout  & (\inst18|sel [2])))

	.clk(gnd),
	.dataa(\inst18|sel [2]),
	.datab(vcc),
	.datac(\inst18|Add1~18_combout ),
	.datad(\inst18|enspi~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add1~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|Add1~23 .lut_mask = "f0aa";
defparam \inst18|Add1~23 .operation_mode = "normal";
defparam \inst18|Add1~23 .output_mode = "comb_only";
defparam \inst18|Add1~23 .register_cascade_mode = "off";
defparam \inst18|Add1~23 .sum_lutc_input = "datac";
defparam \inst18|Add1~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxv_lcell \inst18|sel[3] (
// Equation(s):
// \inst18|sel [3] = DFFEAS((\inst18|Add1~17_combout  & ((\inst18|Add1~11 ) # ((\inst18|Add1~5 ) # (!\inst18|Add1~23_combout )))), GLOBAL(\CLOCKPIN~combout ), VCC, , , , , , )

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst18|Add1~11 ),
	.datab(\inst18|Add1~23_combout ),
	.datac(\inst18|Add1~17_combout ),
	.datad(\inst18|Add1~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|sel [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|sel[3] .lut_mask = "f0b0";
defparam \inst18|sel[3] .operation_mode = "normal";
defparam \inst18|sel[3] .output_mode = "reg_only";
defparam \inst18|sel[3] .register_cascade_mode = "off";
defparam \inst18|sel[3] .sum_lutc_input = "datac";
defparam \inst18|sel[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxv_lcell \inst18|Add1~12 (
// Equation(s):
// \inst18|Add1~12_combout  = ((\inst18|Add1~20  $ (\inst18|sel [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst18|sel [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst18|Add1~20 ),
	.cin1(\inst18|Add1~20COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add1~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|Add1~12 .cin0_used = "true";
defparam \inst18|Add1~12 .cin1_used = "true";
defparam \inst18|Add1~12 .lut_mask = "0ff0";
defparam \inst18|Add1~12 .operation_mode = "normal";
defparam \inst18|Add1~12 .output_mode = "comb_only";
defparam \inst18|Add1~12 .register_cascade_mode = "off";
defparam \inst18|Add1~12 .sum_lutc_input = "cin";
defparam \inst18|Add1~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxv_lcell \inst18|Add1~17 (
// Equation(s):
// \inst18|Add1~17_combout  = ((\inst18|enspi~combout  & ((\inst18|Add1~12_combout ))) # (!\inst18|enspi~combout  & (\inst18|sel [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|sel [3]),
	.datac(\inst18|Add1~12_combout ),
	.datad(\inst18|enspi~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Add1~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|Add1~17 .lut_mask = "f0cc";
defparam \inst18|Add1~17 .operation_mode = "normal";
defparam \inst18|Add1~17 .output_mode = "comb_only";
defparam \inst18|Add1~17 .register_cascade_mode = "off";
defparam \inst18|Add1~17 .sum_lutc_input = "datac";
defparam \inst18|Add1~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxv_lcell \inst18|sel[2] (
// Equation(s):
// \inst18|sel [2] = DFFEAS((\inst18|Add1~23_combout  & ((\inst18|Add1~11 ) # ((\inst18|Add1~5 ) # (!\inst18|Add1~17_combout )))), GLOBAL(\CLOCKPIN~combout ), VCC, , , , , , )

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst18|Add1~11 ),
	.datab(\inst18|Add1~5 ),
	.datac(\inst18|Add1~17_combout ),
	.datad(\inst18|Add1~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|sel [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|sel[2] .lut_mask = "ef00";
defparam \inst18|sel[2] .operation_mode = "normal";
defparam \inst18|sel[2] .output_mode = "reg_only";
defparam \inst18|sel[2] .register_cascade_mode = "off";
defparam \inst18|sel[2] .sum_lutc_input = "datac";
defparam \inst18|sel[2] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [3]),
	.padio(ADC_DB_PIN[3]));
// synopsys translate_off
defparam \ADC_DB_PIN[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxv_lcell \inst18|dbrdy (
// Equation(s):
// \inst18|dbrdy~combout  = ((GLOBAL(\CLOCKPIN~combout ) & ((\inst18|dbrdy~combout ))) # (!GLOBAL(\CLOCKPIN~combout ) & (!\inst18|cs_bar~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst18|cs_bar~combout ),
	.datac(\inst18|dbrdy~combout ),
	.datad(\CLOCKPIN~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|dbrdy~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbrdy .lut_mask = "f033";
defparam \inst18|dbrdy .operation_mode = "normal";
defparam \inst18|dbrdy .output_mode = "comb_only";
defparam \inst18|dbrdy .register_cascade_mode = "off";
defparam \inst18|dbrdy .sum_lutc_input = "datac";
defparam \inst18|dbrdy .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxv_lcell \inst18|always2~0 (
// Equation(s):
// \inst18|always2~0_combout  = (((\inst18|dbrdy~combout  & !\inst18|cs_bar~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst18|dbrdy~combout ),
	.datad(\inst18|cs_bar~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|always2~0 .lut_mask = "00f0";
defparam \inst18|always2~0 .operation_mode = "normal";
defparam \inst18|always2~0 .output_mode = "comb_only";
defparam \inst18|always2~0 .register_cascade_mode = "off";
defparam \inst18|always2~0 .sum_lutc_input = "datac";
defparam \inst18|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxv_lcell \inst18|dbreg[3] (
// Equation(s):
// \inst18|dbreg [3] = DFFEAS((((\ADC_DB_PIN~combout [3]))), GLOBAL(\CLOCKPIN~combout ), VCC, , \inst18|always2~0_combout , , , , )

	.clk(\CLOCKPIN~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ADC_DB_PIN~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|dbreg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[3] .lut_mask = "ff00";
defparam \inst18|dbreg[3] .operation_mode = "normal";
defparam \inst18|dbreg[3] .output_mode = "reg_only";
defparam \inst18|dbreg[3] .register_cascade_mode = "off";
defparam \inst18|dbreg[3] .sum_lutc_input = "datac";
defparam \inst18|dbreg[3] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [2]),
	.padio(ADC_DB_PIN[2]));
// synopsys translate_off
defparam \ADC_DB_PIN[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [0]),
	.padio(ADC_DB_PIN[0]));
// synopsys translate_off
defparam \ADC_DB_PIN[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxv_lcell \inst18|dbreg[0] (
// Equation(s):
// \inst18|dbreg [0] = DFFEAS(GND, GLOBAL(\CLOCKPIN~combout ), VCC, , \inst18|always2~0_combout , \ADC_DB_PIN~combout [0], , , VCC)

	.clk(\CLOCKPIN~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ADC_DB_PIN~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|dbreg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[0] .lut_mask = "0000";
defparam \inst18|dbreg[0] .operation_mode = "normal";
defparam \inst18|dbreg[0] .output_mode = "reg_only";
defparam \inst18|dbreg[0] .register_cascade_mode = "off";
defparam \inst18|dbreg[0] .sum_lutc_input = "datac";
defparam \inst18|dbreg[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [1]),
	.padio(ADC_DB_PIN[1]));
// synopsys translate_off
defparam \ADC_DB_PIN[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxv_lcell \inst18|dbreg[1] (
// Equation(s):
// \inst18|Mux0~4  = (\inst18|sel [0] & (((F1_dbreg[1]) # (\inst18|sel [1])))) # (!\inst18|sel [0] & (\inst18|dbreg [0] & ((!\inst18|sel [1]))))

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst18|dbreg [0]),
	.datab(\inst18|sel [0]),
	.datac(\ADC_DB_PIN~combout [1]),
	.datad(\inst18|sel [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Mux0~4 ),
	.regout(\inst18|dbreg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[1] .lut_mask = "cce2";
defparam \inst18|dbreg[1] .operation_mode = "normal";
defparam \inst18|dbreg[1] .output_mode = "comb_only";
defparam \inst18|dbreg[1] .register_cascade_mode = "off";
defparam \inst18|dbreg[1] .sum_lutc_input = "qfbk";
defparam \inst18|dbreg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxv_lcell \inst18|dbreg[2] (
// Equation(s):
// \inst18|Mux0~5  = (\inst18|sel [1] & ((\inst18|Mux0~4  & (\inst18|dbreg [3])) # (!\inst18|Mux0~4  & ((F1_dbreg[2]))))) # (!\inst18|sel [1] & (((\inst18|Mux0~4 ))))

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst18|dbreg [3]),
	.datab(\inst18|sel [1]),
	.datac(\ADC_DB_PIN~combout [2]),
	.datad(\inst18|Mux0~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Mux0~5 ),
	.regout(\inst18|dbreg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[2] .lut_mask = "bbc0";
defparam \inst18|dbreg[2] .operation_mode = "normal";
defparam \inst18|dbreg[2] .output_mode = "comb_only";
defparam \inst18|dbreg[2] .register_cascade_mode = "off";
defparam \inst18|dbreg[2] .sum_lutc_input = "qfbk";
defparam \inst18|dbreg[2] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [11]),
	.padio(ADC_DB_PIN[11]));
// synopsys translate_off
defparam \ADC_DB_PIN[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxv_lcell \inst18|dbreg[11] (
// Equation(s):
// \inst18|dbreg [11] = DFFEAS(GND, GLOBAL(\CLOCKPIN~combout ), VCC, , \inst18|always2~0_combout , \ADC_DB_PIN~combout [11], , , VCC)

	.clk(\CLOCKPIN~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ADC_DB_PIN~combout [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|dbreg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[11] .lut_mask = "0000";
defparam \inst18|dbreg[11] .operation_mode = "normal";
defparam \inst18|dbreg[11] .output_mode = "reg_only";
defparam \inst18|dbreg[11] .register_cascade_mode = "off";
defparam \inst18|dbreg[11] .sum_lutc_input = "datac";
defparam \inst18|dbreg[11] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [10]),
	.padio(ADC_DB_PIN[10]));
// synopsys translate_off
defparam \ADC_DB_PIN[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [8]),
	.padio(ADC_DB_PIN[8]));
// synopsys translate_off
defparam \ADC_DB_PIN[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxv_lcell \inst18|dbreg[8] (
// Equation(s):
// \inst18|dbreg [8] = DFFEAS((((\ADC_DB_PIN~combout [8]))), GLOBAL(\CLOCKPIN~combout ), VCC, , \inst18|always2~0_combout , , , , )

	.clk(\CLOCKPIN~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ADC_DB_PIN~combout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|dbreg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[8] .lut_mask = "ff00";
defparam \inst18|dbreg[8] .operation_mode = "normal";
defparam \inst18|dbreg[8] .output_mode = "reg_only";
defparam \inst18|dbreg[8] .register_cascade_mode = "off";
defparam \inst18|dbreg[8] .sum_lutc_input = "datac";
defparam \inst18|dbreg[8] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [9]),
	.padio(ADC_DB_PIN[9]));
// synopsys translate_off
defparam \ADC_DB_PIN[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxv_lcell \inst18|dbreg[9] (
// Equation(s):
// \inst18|Mux0~2  = (\inst18|sel [0] & (((F1_dbreg[9]) # (\inst18|sel [1])))) # (!\inst18|sel [0] & (\inst18|dbreg [8] & ((!\inst18|sel [1]))))

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst18|dbreg [8]),
	.datab(\inst18|sel [0]),
	.datac(\ADC_DB_PIN~combout [9]),
	.datad(\inst18|sel [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Mux0~2 ),
	.regout(\inst18|dbreg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[9] .lut_mask = "cce2";
defparam \inst18|dbreg[9] .operation_mode = "normal";
defparam \inst18|dbreg[9] .output_mode = "comb_only";
defparam \inst18|dbreg[9] .register_cascade_mode = "off";
defparam \inst18|dbreg[9] .sum_lutc_input = "qfbk";
defparam \inst18|dbreg[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxv_lcell \inst18|dbreg[10] (
// Equation(s):
// \inst18|Mux0~3  = (\inst18|sel [1] & ((\inst18|Mux0~2  & (\inst18|dbreg [11])) # (!\inst18|Mux0~2  & ((F1_dbreg[10]))))) # (!\inst18|sel [1] & (((\inst18|Mux0~2 ))))

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst18|dbreg [11]),
	.datab(\inst18|sel [1]),
	.datac(\ADC_DB_PIN~combout [10]),
	.datad(\inst18|Mux0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Mux0~3 ),
	.regout(\inst18|dbreg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[10] .lut_mask = "bbc0";
defparam \inst18|dbreg[10] .operation_mode = "normal";
defparam \inst18|dbreg[10] .output_mode = "comb_only";
defparam \inst18|dbreg[10] .register_cascade_mode = "off";
defparam \inst18|dbreg[10] .sum_lutc_input = "qfbk";
defparam \inst18|dbreg[10] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [7]),
	.padio(ADC_DB_PIN[7]));
// synopsys translate_off
defparam \ADC_DB_PIN[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxv_lcell \inst18|dbreg[7] (
// Equation(s):
// \inst18|dbreg [7] = DFFEAS((((\ADC_DB_PIN~combout [7]))), GLOBAL(\CLOCKPIN~combout ), VCC, , \inst18|always2~0_combout , , , , )

	.clk(\CLOCKPIN~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ADC_DB_PIN~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|dbreg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[7] .lut_mask = "ff00";
defparam \inst18|dbreg[7] .operation_mode = "normal";
defparam \inst18|dbreg[7] .output_mode = "reg_only";
defparam \inst18|dbreg[7] .register_cascade_mode = "off";
defparam \inst18|dbreg[7] .sum_lutc_input = "datac";
defparam \inst18|dbreg[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [5]),
	.padio(ADC_DB_PIN[5]));
// synopsys translate_off
defparam \ADC_DB_PIN[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [4]),
	.padio(ADC_DB_PIN[4]));
// synopsys translate_off
defparam \ADC_DB_PIN[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxv_lcell \inst18|dbreg[4] (
// Equation(s):
// \inst18|dbreg [4] = DFFEAS(GND, GLOBAL(\CLOCKPIN~combout ), VCC, , \inst18|always2~0_combout , \ADC_DB_PIN~combout [4], , , VCC)

	.clk(\CLOCKPIN~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ADC_DB_PIN~combout [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|dbreg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[4] .lut_mask = "0000";
defparam \inst18|dbreg[4] .operation_mode = "normal";
defparam \inst18|dbreg[4] .output_mode = "reg_only";
defparam \inst18|dbreg[4] .register_cascade_mode = "off";
defparam \inst18|dbreg[4] .sum_lutc_input = "datac";
defparam \inst18|dbreg[4] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \ADC_DB_PIN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ADC_DB_PIN~combout [6]),
	.padio(ADC_DB_PIN[6]));
// synopsys translate_off
defparam \ADC_DB_PIN[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxv_lcell \inst18|dbreg[6] (
// Equation(s):
// \inst18|Mux0~0  = (\inst18|sel [0] & (((\inst18|sel [1])))) # (!\inst18|sel [0] & ((\inst18|sel [1] & ((F1_dbreg[6]))) # (!\inst18|sel [1] & (\inst18|dbreg [4]))))

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst18|dbreg [4]),
	.datab(\inst18|sel [0]),
	.datac(\ADC_DB_PIN~combout [6]),
	.datad(\inst18|sel [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Mux0~0 ),
	.regout(\inst18|dbreg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[6] .lut_mask = "fc22";
defparam \inst18|dbreg[6] .operation_mode = "normal";
defparam \inst18|dbreg[6] .output_mode = "comb_only";
defparam \inst18|dbreg[6] .register_cascade_mode = "off";
defparam \inst18|dbreg[6] .sum_lutc_input = "qfbk";
defparam \inst18|dbreg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxv_lcell \inst18|dbreg[5] (
// Equation(s):
// \inst18|Mux0~1  = (\inst18|sel [0] & ((\inst18|Mux0~0  & (\inst18|dbreg [7])) # (!\inst18|Mux0~0  & ((F1_dbreg[5]))))) # (!\inst18|sel [0] & (((\inst18|Mux0~0 ))))

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst18|dbreg [7]),
	.datab(\inst18|sel [0]),
	.datac(\ADC_DB_PIN~combout [5]),
	.datad(\inst18|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst18|always2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|Mux0~1 ),
	.regout(\inst18|dbreg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|dbreg[5] .lut_mask = "bbc0";
defparam \inst18|dbreg[5] .operation_mode = "normal";
defparam \inst18|dbreg[5] .output_mode = "comb_only";
defparam \inst18|dbreg[5] .register_cascade_mode = "off";
defparam \inst18|dbreg[5] .sum_lutc_input = "qfbk";
defparam \inst18|dbreg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxv_lcell \inst18|mosi~0 (
// Equation(s):
// \inst18|mosi~0_combout  = (\inst18|sel [3] & (!\inst18|sel [2] & (\inst18|Mux0~3 ))) # (!\inst18|sel [3] & (\inst18|sel [2] & ((\inst18|Mux0~1 ))))

	.clk(gnd),
	.dataa(\inst18|sel [3]),
	.datab(\inst18|sel [2]),
	.datac(\inst18|Mux0~3 ),
	.datad(\inst18|Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|mosi~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|mosi~0 .lut_mask = "6420";
defparam \inst18|mosi~0 .operation_mode = "normal";
defparam \inst18|mosi~0 .output_mode = "comb_only";
defparam \inst18|mosi~0 .register_cascade_mode = "off";
defparam \inst18|mosi~0 .sum_lutc_input = "datac";
defparam \inst18|mosi~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxv_lcell \inst18|mosi~1 (
// Equation(s):
// \inst18|mosi~1_combout  = (\inst18|mosi~0_combout ) # ((!\inst18|sel [2] & (!\inst18|sel [3] & \inst18|Mux0~5 )))

	.clk(gnd),
	.dataa(\inst18|sel [2]),
	.datab(\inst18|sel [3]),
	.datac(\inst18|Mux0~5 ),
	.datad(\inst18|mosi~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|mosi~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|mosi~1 .lut_mask = "ff10";
defparam \inst18|mosi~1 .operation_mode = "normal";
defparam \inst18|mosi~1 .output_mode = "comb_only";
defparam \inst18|mosi~1 .register_cascade_mode = "off";
defparam \inst18|mosi~1 .sum_lutc_input = "datac";
defparam \inst18|mosi~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxv_lcell \inst18|mosi (
// Equation(s):
// \inst18|mosi~regout  = DFFEAS((\inst18|sclk~regout  & (\inst18|mosi~regout )) # (!\inst18|sclk~regout  & ((\inst18|enspi~combout  & ((\inst18|mosi~1_combout ))) # (!\inst18|enspi~combout  & (\inst18|mosi~regout )))), GLOBAL(\CLOCKPIN~combout ), VCC, , , , 
// , , )

	.clk(\CLOCKPIN~combout ),
	.dataa(\inst18|mosi~regout ),
	.datab(\inst18|sclk~regout ),
	.datac(\inst18|enspi~combout ),
	.datad(\inst18|mosi~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst18|mosi~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|mosi .lut_mask = "ba8a";
defparam \inst18|mosi .operation_mode = "normal";
defparam \inst18|mosi .output_mode = "reg_only";
defparam \inst18|mosi .register_cascade_mode = "off";
defparam \inst18|mosi .sum_lutc_input = "datac";
defparam \inst18|mosi .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N0
maxv_lcell \inst18|spi_cs (
// Equation(s):
// \inst18|spi_cs~combout  = (((!\inst18|en~combout ) # (!\inst18|cs_bar~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst18|cs_bar~combout ),
	.datad(\inst18|en~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst18|spi_cs~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst18|spi_cs .lut_mask = "0fff";
defparam \inst18|spi_cs .operation_mode = "normal";
defparam \inst18|spi_cs .output_mode = "comb_only";
defparam \inst18|spi_cs .register_cascade_mode = "off";
defparam \inst18|spi_cs .sum_lutc_input = "datac";
defparam \inst18|spi_cs .synch_mode = "off";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \DSPCLKOUT~I (
	.datain(!\CLOCKPIN~combout ),
	.oe(vcc),
	.combout(),
	.padio(DSPCLKOUT));
// synopsys translate_off
defparam \DSPCLKOUT~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \DSP_PWR_EN~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(DSP_PWR_EN));
// synopsys translate_off
defparam \DSP_PWR_EN~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \DSP_RST~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(DSP_RST));
// synopsys translate_off
defparam \DSP_RST~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \CPLD_EEPROM_CS~I (
	.datain(\DSP_EEPROM_CS~combout ),
	.oe(vcc),
	.combout(),
	.padio(CPLD_EEPROM_CS));
// synopsys translate_off
defparam \CPLD_EEPROM_CS~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \CPLD_EEPROM_SCK~I (
	.datain(\DSP_EEPROM_SCK~combout ),
	.oe(vcc),
	.combout(),
	.padio(CPLD_EEPROM_SCK));
// synopsys translate_off
defparam \CPLD_EEPROM_SCK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \CPLD_EEPROM_MOSI~I (
	.datain(\DSP_EEPROM_MOSI~combout ),
	.oe(vcc),
	.combout(),
	.padio(CPLD_EEPROM_MOSI));
// synopsys translate_off
defparam \CPLD_EEPROM_MOSI~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \DSP_EEPROM_MISO~I (
	.datain(\CPLD_EEPROM_MISO~combout ),
	.oe(vcc),
	.combout(),
	.padio(DSP_EEPROM_MISO));
// synopsys translate_off
defparam \DSP_EEPROM_MISO~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ADC_CONV~I (
	.datain(\DSP_CONV_PIN~combout ),
	.oe(vcc),
	.combout(),
	.padio(ADC_CONV));
// synopsys translate_off
defparam \ADC_CONV~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ADC_RD~I (
	.datain(\inst18|cs_bar~combout ),
	.oe(vcc),
	.combout(),
	.padio(ADC_RD));
// synopsys translate_off
defparam \ADC_RD~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \CPLD_SPI_CLK~I (
	.datain(!\inst18|sclk~regout ),
	.oe(vcc),
	.combout(),
	.padio(CPLD_SPI_CLK));
// synopsys translate_off
defparam \CPLD_SPI_CLK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \CPLD_SPI_MO~I (
	.datain(\inst18|mosi~regout ),
	.oe(vcc),
	.combout(),
	.padio(CPLD_SPI_MO));
// synopsys translate_off
defparam \CPLD_SPI_MO~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ADC_CLK~I (
	.datain(\inst13|clkout~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(ADC_CLK));
// synopsys translate_off
defparam \ADC_CLK~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \GPIO0~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(GPIO0));
// synopsys translate_off
defparam \GPIO0~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \GPIO1~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(GPIO1));
// synopsys translate_off
defparam \GPIO1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \GPIO2~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(GPIO2));
// synopsys translate_off
defparam \GPIO2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \GPIO3~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(GPIO3));
// synopsys translate_off
defparam \GPIO3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \CPLD_SPI_CS~I (
	.datain(\inst18|spi_cs~combout ),
	.oe(vcc),
	.combout(),
	.padio(CPLD_SPI_CS));
// synopsys translate_off
defparam \CPLD_SPI_CS~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \AD_CS[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(AD_CS[3]));
// synopsys translate_off
defparam \AD_CS[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \AD_CS[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(AD_CS[2]));
// synopsys translate_off
defparam \AD_CS[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \AD_CS[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(AD_CS[1]));
// synopsys translate_off
defparam \AD_CS[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \AD_CS[0]~I (
	.datain(\inst18|cs_bar~combout ),
	.oe(vcc),
	.combout(),
	.padio(AD_CS[0]));
// synopsys translate_off
defparam \AD_CS[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: UFM_X0_Y1_N4
maxv_ufm \inst5|osc_altufm_osc_7v7_component|maxii_ufm_block1 (
	.drdin(gnd),
	.drclk(gnd),
	.drshft(vcc),
	.ardin(gnd),
	.arclk(gnd),
	.arshft(gnd),
	.program(gnd),
	.erase(gnd),
	.oscena(gnd),
	.sbdin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.drdout(\inst5|osc_altufm_osc_7v7_component|maxii_ufm_block1~drdout ),
	.busy(),
	.osc(),
	.sbdout(),
	.bgpbusy());
// synopsys translate_off
defparam \inst5|osc_altufm_osc_7v7_component|maxii_ufm_block1 .address_width = 9;
defparam \inst5|osc_altufm_osc_7v7_component|maxii_ufm_block1 .erase_time = 500000000;
defparam \inst5|osc_altufm_osc_7v7_component|maxii_ufm_block1 .init_file = "none";
defparam \inst5|osc_altufm_osc_7v7_component|maxii_ufm_block1 .osc_sim_setting = 188679;
defparam \inst5|osc_altufm_osc_7v7_component|maxii_ufm_block1 .program_time = 100000;
// synopsys translate_on

endmodule
