<module name="ISS_TOP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ISS_HL_REVISION" acronym="ISS_HL_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="ISS_HL_HWINFO" acronym="ISS_HL_HWINFO" offset="0x4" width="32" description="This register is reserved and users should write the reset value to this register location. Information about the IP module's hardware configuration, i.e. typically the module's HDL generics (if any). Actual field format and encoding is up to the module's designer to decide.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BRIDGE_BUFF" width="3" begin="2" end="0" resetval="0x3" description="Size of the re-ordering buffer in the CCP2 read bridge." range="" rwaccess="R">
      <bitenum value="0" id="S8" token="BRIDGE_BUFF_0" description="8x128-bits"/>
      <bitenum value="1" id="S16" token="BRIDGE_BUFF_1" description="16x128-bits"/>
      <bitenum value="3" id="S64" token="BRIDGE_BUFF_3" description="64x128-bits"/>
      <bitenum value="4" id="S128" token="BRIDGE_BUFF_4" description="128x128-bits"/>
      <bitenum value="2" id="S32" token="BRIDGE_BUFF_2" description="32x128-bits"/>
    </bitfield>
  </register>
  <register id="ISS_HL_SYSCONFIG" acronym="ISS_HL_SYSCONFIG" offset="0x10" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STANDBYMODE" width="2" begin="5" end="4" resetval="0x2" description="Master interface power management, standby/Wait control" range="" rwaccess="RW">
      <bitenum value="0" id="FORCE" token="STANDBYMODE_0" description="Force Standby. MStandby is asserted unconditionally."/>
      <bitenum value="1" id="NO" token="STANDBYMODE_1" description="No Standby. MStandby is never asserted."/>
      <bitenum value="3" id="SMART2" token="STANDBYMODE_3" description="Smart Standby"/>
      <bitenum value="2" id="SMART1" token="STANDBYMODE_2" description="Smart Standby Wakeup"/>
    </bitfield>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="IDLE protocol configuration" range="" rwaccess="RW">
      <bitenum value="0" id="FORCE" token="IDLEMODE_0" description="Force Idle"/>
      <bitenum value="1" id="NO" token="IDLEMODE_1" description="No Idle"/>
      <bitenum value="3" id="SMART2" token="IDLEMODE_3" description="Smart Idle"/>
      <bitenum value="2" id="SMART1" token="IDLEMODE_2" description="Smart Idle"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset." range="" rwaccess="RW">
      <bitenum value="0" id="DONE" token="SOFTRESET_0" description="Reset done, no pending action"/>
      <bitenum value="1" id="PENDING" token="SOFTRESET_1" description="Reset (software or other) ongoing"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQ_EOI" acronym="ISS_HL_IRQ_EOI" offset="0x1C" width="32" description="End Of Interrupt number specification">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LINE_NUMBER" width="3" begin="2" end="0" resetval="0x0" description="Software End Of Interrupt (EOI) control. Write number of interrupt output." range="" rwaccess="RW">
      <bitenum value="1" id="EOI1" token="LINE_NUMBER_1" description="EOI for interrupt output line #1"/>
      <bitenum value="0" id="READ0" token="LINE_NUMBER_0" description="Reads always 0 (no EOI memory)"/>
      <bitenum value="2" id="EOI2" token="LINE_NUMBER_2" description="EOI for interrupt output line #2"/>
      <bitenum value="4" id="EOI4" token="LINE_NUMBER_4" description="EOI for interrupt output line #4"/>
      <bitenum value="5" id="EOI5" token="LINE_NUMBER_5" description="EOI for interrupt output line #5"/>
      <bitenum value="3" id="EOI3" token="LINE_NUMBER_3" description="EOI for interrupt output line #3"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_RAW_i" acronym="ISS_HL_IRQSTATUS_RAW_i" offset="0x20" width="32" description="Per-event raw interrupt status vector, line #0. Raw status is set even if event is not enabled.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX3_IRQ_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX3_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX0_IRQ_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX0_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by the CAL #B 0x0: No event pending 0x1: Event pending" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by the CAL #A" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="CAL_A_IRQ_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="CAL_A_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="VMUX_IRQ_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="VMUX_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="SET" token="HS_VS_IRQ_1" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ3_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ2_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ1_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ0_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ0_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ3_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ2_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ1_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ0_0" description="No event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ0_1" description="Event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_0" acronym="ISS_HL_IRQSTATUS_i_0" offset="0x24" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status isn't set unless event is enabled.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX3_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX3_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX0_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX0_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No (enabled) event pending 0x1: Event pending" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="CAL_A_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="CAL_A_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="VMUX_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="VMUX_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="HS_VS_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ0_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ0_1" description="Event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_1" acronym="ISS_HL_IRQSTATUS_i_1" offset="0x34" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status isn't set unless event is enabled.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX3_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX3_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX0_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX0_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No (enabled) event pending 0x1: Event pending" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="CAL_A_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="CAL_A_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="VMUX_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="VMUX_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="HS_VS_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ0_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ0_1" description="Event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_2" acronym="ISS_HL_IRQSTATUS_i_2" offset="0x44" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status isn't set unless event is enabled.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX3_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX3_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX0_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX0_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No (enabled) event pending 0x1: Event pending" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="CAL_A_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="CAL_A_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="VMUX_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="VMUX_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="HS_VS_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ0_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ0_1" description="Event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_3" acronym="ISS_HL_IRQSTATUS_i_3" offset="0x54" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status isn't set unless event is enabled.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX3_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX3_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX0_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX0_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No (enabled) event pending 0x1: Event pending" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="CAL_A_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="CAL_A_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="VMUX_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="VMUX_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="HS_VS_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ0_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ0_1" description="Event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_4" acronym="ISS_HL_IRQSTATUS_i_4" offset="0x64" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status isn't set unless event is enabled.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX3_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX3_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX0_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX0_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No (enabled) event pending 0x1: Event pending" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="CAL_A_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="CAL_A_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="VMUX_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="VMUX_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="HS_VS_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ0_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ0_1" description="Event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQSTATUS_i_5" acronym="ISS_HL_IRQSTATUS_i_5" offset="0x74" width="32" description="Per-event 'enabled' interrupt status vector, line #0. Enabled status isn't set unless event is enabled.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX3_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX3_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="LVDSRX0_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="LVDSRX0_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No (enabled) event pending 0x1: Event pending" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="CAL_A_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="CAL_A_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="VMUX_IRQ_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="VMUX_IRQ_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="HS_VS_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="SIMCOP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="SIMCOP_IRQ0_1" description="Event pending"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ3_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ3_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ2_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ2_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ1_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ1_1" description="Event pending"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="R">
      <bitenum value="0" id="NOEVENT" token="ISP_IRQ0_0" description="No (enabled) event pending"/>
      <bitenum value="1" id="PENDING" token="ISP_IRQ0_1" description="Event pending"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_0" acronym="ISS_HL_IRQENABLE_SET_i_0" offset="0x28" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX3_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX0_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Enable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="CAL_A_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="VMUX_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="HS_VS_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_1" acronym="ISS_HL_IRQENABLE_SET_i_1" offset="0x38" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX3_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX0_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Enable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="CAL_A_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="VMUX_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="HS_VS_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_2" acronym="ISS_HL_IRQENABLE_SET_i_2" offset="0x48" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX3_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX0_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Enable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="CAL_A_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="VMUX_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="HS_VS_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_3" acronym="ISS_HL_IRQENABLE_SET_i_3" offset="0x58" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX3_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX0_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Enable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="CAL_A_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="VMUX_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="HS_VS_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_4" acronym="ISS_HL_IRQENABLE_SET_i_4" offset="0x68" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX3_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX0_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Enable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="CAL_A_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="VMUX_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="HS_VS_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_SET_i_5" acronym="ISS_HL_IRQENABLE_SET_i_5" offset="0x78" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX3_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="LVDSRX0_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Enable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="CAL_A_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="VMUX_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="HS_VS_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="SIMCOP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ3_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ2_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ1_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="ISP_IRQ0_1" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_0" acronym="ISS_HL_IRQENABLE_CLR_i_0" offset="0x2C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX3_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX0_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Disable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="CAL_A_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="VMUX_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="HS_VS_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_1" acronym="ISS_HL_IRQENABLE_CLR_i_1" offset="0x3C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX3_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX0_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Disable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="CAL_A_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="VMUX_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="HS_VS_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_2" acronym="ISS_HL_IRQENABLE_CLR_i_2" offset="0x4C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX3_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX0_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Disable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="CAL_A_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="VMUX_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="HS_VS_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_3" acronym="ISS_HL_IRQENABLE_CLR_i_3" offset="0x5C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX3_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX0_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Disable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="CAL_A_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="VMUX_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="HS_VS_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_4" acronym="ISS_HL_IRQENABLE_CLR_i_4" offset="0x6C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX3_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX0_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Disable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="CAL_A_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="VMUX_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="HS_VS_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_HL_IRQENABLE_CLR_i_5" acronym="ISS_HL_IRQENABLE_CLR_i_5" offset="0x7C" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX3_IRQ" width="1" begin="29" end="29" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX3_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX3_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="LVDSRX2_IRQ" width="1" begin="28" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX1_IRQ" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LVDSRX0_IRQ" width="1" begin="26" end="26" resetval="0x0" description="Event generated by LVDSRX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="LVDSRX0_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="LVDSRX0_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ICM_A_IRQ" width="1" begin="25" end="25" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ICM_B_IRQ" width="1" begin="24" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CAL_B_IRQ" width="1" begin="23" end="23" resetval="0x0" description="Event generated by CAL #B 0x0: No action 0x1: Disable interrupt" range="" rwaccess="R"/>
    <bitfield id="CAL_A_IRQ" width="1" begin="22" end="22" resetval="0x0" description="Event generated by CAL #A" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="CAL_A_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="CAL_A_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IRQ" width="1" begin="20" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VMUX_IRQ" width="1" begin="19" end="19" resetval="0x0" description="Event generated by VMUX" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="VMUX_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="VMUX_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BYS_A_IRQ" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="HS_VS_IRQ" width="1" begin="17" end="17" resetval="0x0" description="HS or VS synchronization event. This event is triggered if a rising or falling edge is detected on the HS or VS signal (after the video port mux). The rising or falling edge and the HS or VS signal selection is chosen with theISS_CTRL.SYNC_DETECT bit field." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="HS_VS_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="HS_VS_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="CCP2_IRQ8" width="1" begin="16" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="SIMCOP_IRQ3" width="1" begin="15" end="15" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ2" width="1" begin="14" end="14" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ1" width="1" begin="13" end="13" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="SIMCOP_IRQ0" width="1" begin="12" end="12" resetval="0x0" description="Event generated by SIMCOP" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="SIMCOP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="SIMCOP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="BTE_IRQ" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_IRQ" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ3" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ2" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ1" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_IRQ0" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_IRQ3" width="1" begin="3" end="3" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ3_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ3_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ2" width="1" begin="2" end="2" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ2_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ2_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ1" width="1" begin="1" end="1" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ1_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ1_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="ISP_IRQ0" width="1" begin="0" end="0" resetval="0x0" description="Combined interrupt event provided by the ISP." range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="ISP_IRQ0_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="ISP_IRQ0_1" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_CTRL" acronym="ISS_CTRL" offset="0x80" width="32" description="ISS control register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2W_TAG_CNT" width="4" begin="23" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Defines the maximum number of tags that could be used by the CCP2 write bridge" range="" rwaccess="RW"/>
    <bitfield id="CCP2R_TAG_CNT" width="4" begin="19" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Defines the maximum number of tags that could be used by the CCP2 read bridge" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="INPUT_SEL2" width="2" begin="7" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Selects ISP input. Legacy only. Use video mux instead." range="" rwaccess="RW">
      <bitenum value="0" id="NONE" token="INPUT_SEL2_0" description="Input selected by the INPUT_SEL register"/>
      <bitenum value="1" id="RESERVED" token="INPUT_SEL2_1" description="RESERVED"/>
      <bitenum value="3" id="RESERVED1" token="INPUT_SEL2_3" description="RESERVED1"/>
      <bitenum value="2" id="CSI3_A" token="INPUT_SEL2_2" description="CSI3 #A"/>
    </bitfield>
    <bitfield id="ISS_CLK_DIV" width="2" begin="5" end="4" resetval="0x0" description="ISS functional clock division CLK refers to the input clock provided to the ISS FCLK is the functional clock provided to ISS top level and sub modules CFGCLK is the clock used for the configuration network" range="" rwaccess="RW">
      <bitenum value="0" id="NONE" token="ISS_CLK_DIV_0" description="FCLK=CLK CFGCLK=CLK/2"/>
      <bitenum value="1" id="DIV2" token="ISS_CLK_DIV_1" description="FCLK=CLK/2 CFGCLK=CLK/4"/>
      <bitenum value="3" id="RSZ" token="ISS_CLK_DIV_3" description="Reserved"/>
      <bitenum value="2" id="DIV4" token="ISS_CLK_DIV_2" description="FCLK=CLK/4 CFGCLK=CLK/8"/>
    </bitfield>
    <bitfield id="INPUT_SEL" width="2" begin="3" end="2" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Selects ISP input. Perserved for legacy only. Use video mux for new SW." range="" rwaccess="RW">
      <bitenum value="0" id="RESERVED" token="INPUT_SEL_0" description="RESERVED"/>
      <bitenum value="3" id="PAR" token="INPUT_SEL_3" description="Parallel interface"/>
      <bitenum value="2" id="CCP2" token="INPUT_SEL_2" description="CCP2"/>
    </bitfield>
    <bitfield id="SYNC_DETECT" width="2" begin="1" end="0" resetval="0x0" description="Chooses among rising and falling edge for the HS_VS_IRQ synchronization event" range="" rwaccess="RW">
      <bitenum value="0" id="HSF" token="SYNC_DETECT_0" description="HS falling edge"/>
      <bitenum value="1" id="HSR" token="SYNC_DETECT_1" description="HS raising edge"/>
      <bitenum value="3" id="VSR" token="SYNC_DETECT_3" description="VS raising edge"/>
      <bitenum value="2" id="VSF" token="SYNC_DETECT_2" description="VS falling edge"/>
    </bitfield>
  </register>
  <register id="ISS_CLKCTRL" acronym="ISS_CLKCTRL" offset="0x84" width="32" description="ISS clock control register. Use to enable/disable the interface and functional clock of ISS sub-modules.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX_OUT3_PCLK" width="1" begin="29" end="29" resetval="0x1" description="Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="LVDSRX_OUT3_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="LVDSRX_OUT3_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="LVDSRX_OUT2_PCLK" width="1" begin="28" end="28" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="LVDSRX_OUT2_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="LVDSRX_OUT2_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="LVDSRX_OUT1_PCLK" width="1" begin="27" end="27" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="LVDSRX_OUT1_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="LVDSRX_OUT1_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="LVDSRX_OUT0_PCLK" width="1" begin="26" end="26" resetval="0x1" description="Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="LVDSRX_OUT0_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="LVDSRX_OUT0_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="GLBCE_OUT_PCLK" width="1" begin="25" end="25" resetval="0x1" description="Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="GLBCE_OUT_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="GLBCE_OUT_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="NSF3V_OUT_PCLK" width="1" begin="24" end="24" resetval="0x1" description="Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="NSF3V_OUT_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="NSF3V_OUT_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="BYS_B_OUT_PCLK" width="1" begin="23" end="23" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="BYS_B_OUT_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="BYS_B_OUT_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="BYS_A_OUT_PCLK" width="1" begin="22" end="22" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="BYS_A_OUT_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="BYS_A_OUT_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="PARALLEL_A_PCLK" width="1" begin="21" end="21" resetval="0x1" description="Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="PARALLEL_A_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="PARALLEL_A_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="CAL_B_OUT_PCLK" width="1" begin="20" end="20" resetval="0x1" description="Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="CAL_B_OUT_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="CAL_B_OUT_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="CAL_B_BYS_OUT_PCLK" width="1" begin="19" end="19" resetval="0x1" description="Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="CAL_B_BYS_OUT_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="CAL_B_BYS_OUT_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="CAL_A_OUT_PCLK" width="1" begin="18" end="18" resetval="0x1" description="Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="CAL_A_OUT_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="CAL_A_OUT_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="CAL_A_BYS_OUT_PCLK" width="1" begin="17" end="17" resetval="0x1" description="Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="CAL_A_BYS_OUT_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="CAL_A_BYS_OUT_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="CCP2_PCLK" width="1" begin="16" end="16" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. Enables the pixel clock at VMUX input level." range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="CCP2_PCLK_0" description="Disabled"/>
      <bitenum value="1" id="ONE" token="CCP2_PCLK_1" description="Enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CTSET" width="1" begin="14" end="14" resetval="0x0" description="CTSET" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="CTSET_0" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="CTSET_1" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="LVDSRX" width="1" begin="13" end="13" resetval="0x0" description="LVDSRX" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="LVDSRX_0" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="LVDSRX_1" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="ICM_A" width="1" begin="12" end="12" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. ICM #A" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="ICM_A_0" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="ICM_A_1" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="ICM_B" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. ICM #B" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="ICM_B_0" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="ICM_B_1" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="CAL_B" width="1" begin="10" end="10" resetval="0x0" description="CAL #B" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="CAL_B_0" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="CAL_B_1" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="CAL_A" width="1" begin="9" end="9" resetval="0x0" description="CAL #A" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="CAL_A_0" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="CAL_A_1" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Bayer scaler #B" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="BYS_B_0" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="BYS_B_1" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_A" width="1" begin="5" end="5" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Bayer scaler #A" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="BYS_A_0" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="BYS_A_1" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="CCP2" width="1" begin="4" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. CCP2" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="CCP2_0" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="CCP2_1" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP" width="1" begin="1" end="1" resetval="0x0" description="ISP" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="ISP_0" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="ISP_1" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
    <bitfield id="SIMCOP" width="1" begin="0" end="0" resetval="0x0" description="SIMCOP" range="" rwaccess="W">
      <bitenum value="0" id="OFF" token="SIMCOP_0" description="Request shutdown of the sub-module. No effect if the sub-module clock is already off."/>
      <bitenum value="1" id="ON" token="SIMCOP_1" description="Request enable of the sub-module. No effect if the sub-module clock is already on."/>
    </bitfield>
  </register>
  <register id="ISS_CLKSTAT" acronym="ISS_CLKSTAT" offset="0x88" width="32" description="ISS clock status register.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="LVDSRX_OUT3_PCLK" width="1" begin="29" end="29" resetval="0x1" description="Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LVDSRX_OUT3_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="LVDSRX_OUT3_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="LVDSRX_OUT2_PCLK" width="1" begin="28" end="28" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LVDSRX_OUT2_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="LVDSRX_OUT2_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="LVDSRX_OUT1_PCLK" width="1" begin="27" end="27" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LVDSRX_OUT1_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="LVDSRX_OUT1_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="LVDSRX_OUT0_PCLK" width="1" begin="26" end="26" resetval="0x1" description="Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LVDSRX_OUT0_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="LVDSRX_OUT0_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="GLBCE_OUT_PCLK" width="1" begin="25" end="25" resetval="0x1" description="Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="GLBCE_OUT_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="GLBCE_OUT_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="NSF3V_OUT_PCLK" width="1" begin="24" end="24" resetval="0x1" description="Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="NSF3V_OUT_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="NSF3V_OUT_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="BYS_B_OUT_PCLK" width="1" begin="23" end="23" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="BYS_B_OUT_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="BYS_B_OUT_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="BYS_A_OUT_PCLK" width="1" begin="22" end="22" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="BYS_A_OUT_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="BYS_A_OUT_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="PARALLEL_A_PCLK" width="1" begin="21" end="21" resetval="0x1" description="Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="PARALLEL_A_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="PARALLEL_A_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="CAL_B_OUT_PCLK" width="1" begin="20" end="20" resetval="0x1" description="Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="CAL_B_OUT_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="CAL_B_OUT_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="CAL_B_BYS_OUT_PCLK" width="1" begin="19" end="19" resetval="0x1" description="Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="CAL_B_BYS_OUT_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="CAL_B_BYS_OUT_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="CAL_A_OUT_PCLK" width="1" begin="18" end="18" resetval="0x1" description="Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="CAL_A_OUT_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="CAL_A_OUT_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="CAL_A_BYS_OUT_PCLK" width="1" begin="17" end="17" resetval="0x1" description="Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="CAL_A_BYS_OUT_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="CAL_A_BYS_OUT_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="CCP2_PCLK" width="1" begin="16" end="16" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. Status of the pixel clock" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="CCP2_PCLK_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="CCP2_PCLK_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CTSET" width="1" begin="14" end="14" resetval="0x0" description="CTSET" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="CTSET_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="CTSET_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="LVDSRX" width="1" begin="13" end="13" resetval="0x0" description="LVDSRX" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LVDSRX_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="LVDSRX_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="ICM_A" width="1" begin="12" end="12" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. ICM #A" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="ICM_A_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="ICM_A_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="ICM_B" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. ICM #B" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="ICM_B_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="ICM_B_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="CAL_B" width="1" begin="10" end="10" resetval="0x0" description="CAL #B" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="CAL_B_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="CAL_B_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="CAL_A" width="1" begin="9" end="9" resetval="0x0" description="CAL #A" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="CAL_A_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="CAL_A_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Bayer scaler #B" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="BYS_B_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="BYS_B_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_A" width="1" begin="5" end="5" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Bayer scaler #A" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="BYS_A_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="BYS_A_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="CCP2" width="1" begin="4" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. CCP2" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="CCP2_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="CCP2_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP" width="1" begin="1" end="1" resetval="0x0" description="ISP" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="ISP_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="ISP_1" description="The sub-module is on"/>
    </bitfield>
    <bitfield id="SIMCOP" width="1" begin="0" end="0" resetval="0x0" description="SIMCOP" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="SIMCOP_0" description="The sub-module is off"/>
      <bitenum value="1" id="ON" token="SIMCOP_1" description="The sub-module is on"/>
    </bitfield>
  </register>
  <register id="ISS_PM_STATUS" acronym="ISS_PM_STATUS" offset="0x8C" width="32" description="ISS power manager status register. SW could know what modules are in functional or STANDBY/IDLE state. This feature could be particulaly useful to debug when ISS doesn't go into STANDBY mode">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CTSET" width="2" begin="27" end="26" resetval="0x0" description="Power status of the CTSET module" range="" rwaccess="R">
      <bitenum value="0" id="STANDBY" token="CTSET_0" description="Standby"/>
      <bitenum value="1" id="TRANS" token="CTSET_1" description="Transition"/>
      <bitenum value="2" id="FUNC" token="CTSET_2" description="Functional"/>
    </bitfield>
    <bitfield id="ICM_A" width="2" begin="25" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Power status of the ICM #A module" range="" rwaccess="R">
      <bitenum value="0" id="STANDBY" token="ICM_A_0" description="Standby"/>
      <bitenum value="1" id="TRANS" token="ICM_A_1" description="Transition"/>
      <bitenum value="2" id="FUNC" token="ICM_A_2" description="Functional"/>
    </bitfield>
    <bitfield id="ICM_B" width="2" begin="23" end="22" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Power status of the ICM #B module" range="" rwaccess="R">
      <bitenum value="0" id="STANDBY" token="ICM_B_0" description="Standby"/>
      <bitenum value="1" id="TRANS" token="ICM_B_1" description="Transition"/>
      <bitenum value="2" id="FUNC" token="ICM_B_2" description="Functional"/>
    </bitfield>
    <bitfield id="CAL_B" width="2" begin="21" end="20" resetval="0x0" description="Power status of the CAL #B module" range="" rwaccess="R">
      <bitenum value="0" id="STANDBY" token="CAL_B_0" description="Standby"/>
      <bitenum value="1" id="TRANS" token="CAL_B_1" description="Transition"/>
      <bitenum value="2" id="FUNC" token="CAL_B_2" description="Functional"/>
    </bitfield>
    <bitfield id="CAL_A" width="2" begin="19" end="18" resetval="0x0" description="Power status of the CAL #A module" range="" rwaccess="R">
      <bitenum value="0" id="STANDBY" token="CAL_A_0" description="Standby"/>
      <bitenum value="1" id="TRANS" token="CAL_A_1" description="Transition"/>
      <bitenum value="2" id="FUNC" token="CAL_A_2" description="Functional"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="17" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CBUFF_PM" width="2" begin="13" end="12" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Power status of the CBUFF module" range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="CBUFF_PM_0" description="Idle"/>
      <bitenum value="1" id="TRANS" token="CBUFF_PM_1" description="Transition"/>
      <bitenum value="2" id="FUNC" token="CBUFF_PM_2" description="Functional"/>
    </bitfield>
    <bitfield id="BTE_PM" width="2" begin="11" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Power status of the BTE module" range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="BTE_PM_0" description="Idle"/>
      <bitenum value="1" id="TRANS" token="BTE_PM_1" description="Transition"/>
      <bitenum value="2" id="FUNC" token="BTE_PM_2" description="Functional"/>
    </bitfield>
    <bitfield id="SIMCOP_PM" width="2" begin="9" end="8" resetval="0x0" description="Power status of the SIMCOP module" range="" rwaccess="R">
      <bitenum value="0" id="STANDBY" token="SIMCOP_PM_0" description="Standby"/>
      <bitenum value="1" id="TRANS" token="SIMCOP_PM_1" description="Transition"/>
      <bitenum value="2" id="FUNC" token="SIMCOP_PM_2" description="Functional"/>
    </bitfield>
    <bitfield id="ISP_PM" width="2" begin="7" end="6" resetval="0x0" description="Power status of the ISP module" range="" rwaccess="R">
      <bitenum value="0" id="STANDBY" token="ISP_PM_0" description="Standby"/>
      <bitenum value="1" id="TRANS" token="ISP_PM_1" description="Transition"/>
      <bitenum value="2" id="FUNC" token="ISP_PM_2" description="Functional"/>
    </bitfield>
    <bitfield id="CCP2_PM" width="2" begin="5" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Power status of the CCP2 module" range="" rwaccess="R">
      <bitenum value="0" id="STANDBY" token="CCP2_PM_0" description="Standby"/>
      <bitenum value="1" id="TRANS" token="CCP2_PM_1" description="Transition"/>
      <bitenum value="2" id="FUNC" token="CCP2_PM_2" description="Functional"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
  </register>
  <register id="ISS_BYS" acronym="ISS_BYS" offset="0x90" width="32" description="This register is reserved and users should write the reset value to this register location. BYS IO selection. Legacy only. Use video mux for new SW">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="CSI3A_IN" width="1" begin="14" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Selects input of CSI-3 #A BYS input" range="" rwaccess="RW">
      <bitenum value="0" id="A" token="CSI3A_IN_0" description="BYS #A"/>
      <bitenum value="1" id="B" token="CSI3A_IN_1" description="BYS #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="13" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="BYSB_IN" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Selects BYS input" range="" rwaccess="RW">
      <bitenum value="0" id="NONE" token="BYSB_IN_0" description="Disabled"/>
      <bitenum value="1" id="RESERVED" token="BYSB_IN_1" description="RESERVED"/>
      <bitenum value="4" id="CSI3_A" token="BYSB_IN_4" description="CSI3 #A"/>
      <bitenum value="5" id="RESERVED1" token="BYSB_IN_5" description="RESERVED1"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="BYSA_IN" width="3" begin="2" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Selects BYS input" range="" rwaccess="RW">
      <bitenum value="0" id="NONE" token="BYSA_IN_0" description="Disabled"/>
      <bitenum value="1" id="RESERVED" token="BYSA_IN_1" description="RESERVED"/>
      <bitenum value="4" id="CSI3_A" token="BYSA_IN_4" description="CSI3 #A"/>
      <bitenum value="5" id="RESERVED1" token="BYSA_IN_5" description="RESERVED1"/>
    </bitfield>
  </register>
  <register id="ISS_CTRL1" acronym="ISS_CTRL1" offset="0x94" width="32" description="ISS control register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="PPI_MODE" width="1" begin="16" end="16" resetval="0x0" description="Controls PPI interface - CAL mux at ISS level. CSI-2 #B" range="" rwaccess="RW">
      <bitenum value="0" id="BALANCED" token="PPI_MODE_0" description="CSI-2 #A -- CAL #A-1 CSI-2 #B -- CAL #B-1 CSI-2 #C -- CAL #A-0 CSI-3 #D -- CAL #B-0"/>
      <bitenum value="1" id="EXTENDED" token="PPI_MODE_1" description="CSI-2 #A -- CAL #A-1 CSI-2 #B -- CAL #A-0 CSI-2 #C -- CAL #B-1 CSI-3 #D -- CAL #B-0"/>
    </bitfield>
    <bitfield id="STALL_MODE" width="3" begin="15" end="13" resetval="0x0" description="Refer to the functional specification for details." range="" rwaccess="RW"/>
    <bitfield id="SENSOR_HUB_SYNC" width="6" begin="12" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Selects which syn event to export to the sensor hub. Refer to the functional specification for details" range="" rwaccess="RW"/>
    <bitfield id="BTE_WMEM" width="2" begin="6" end="5" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. Defines how much ISS-SL2 is attached to BTE as working memory" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="BTE_WMEM_0" description="BTE has no working memory and can't be used"/>
      <bitenum value="1" id="ONE" token="BTE_WMEM_1" description="Complete ISS-SL2 used as BTE working memory"/>
    </bitfield>
    <bitfield id="ENABLE_VMUX" width="1" begin="4" end="4" resetval="0x0" description="Enables the video mux instead of legacy mode for ISP #A input and BYS connections. Other VMUX settings are not affected." range="" rwaccess="RW">
      <bitenum value="0" id="LEGACY" token="ENABLE_VMUX_0" description="Legacy mode. ISP input is defined by.INPUT_SEL and .INPUT_SEL2 BYS connections are defined by the register."/>
      <bitenum value="1" id="VMUX" token="ENABLE_VMUX_1" description="ISP #A and BYS connections are controlled by the register. That's the preferred mode for ADASL"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CTSET_EVT" width="2" begin="1" end="0" resetval="0x0" description="CTSET event selection. Refer to functional spec for details" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_VMUX" acronym="ISS_VMUX" offset="0x98" width="32" description="ISS video mux control">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_B_IN" width="3" begin="30" end="28" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Data source connected to BYS #B" range="" rwaccess="RW">
      <bitenum value="1" id="CAL_A_BYS_OUT" token="BYS_B_IN_1" description="CAL #A BYS out"/>
      <bitenum value="0" id="ZERO" token="BYS_B_IN_0" description="tied to 0"/>
      <bitenum value="2" id="CAL_B_BYS_OUT" token="BYS_B_IN_2" description="CAL #B BYS out"/>
      <bitenum value="4" id="LVDSRX_OUT3" token="BYS_B_IN_4" description="LVDSRX out3"/>
      <bitenum value="5" id="RESERVED" token="BYS_B_IN_5" description="RESERVED"/>
      <bitenum value="3" id="LVDSRX_OUT1" token="BYS_B_IN_3" description="LVDSRX out1"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="BYS_A_IN" width="3" begin="26" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Data source connected to BYS #A" range="" rwaccess="RW">
      <bitenum value="1" id="CAL_A_BYS_OUT" token="BYS_A_IN_1" description="CAL #A BYS out"/>
      <bitenum value="0" id="ZERO" token="BYS_A_IN_0" description="tied to 0"/>
      <bitenum value="2" id="CAL_B_BYS_OUT" token="BYS_A_IN_2" description="CAL #B BYS out"/>
      <bitenum value="4" id="LVDSRX_OUT2" token="BYS_A_IN_4" description="LVDSRX_OUT2"/>
      <bitenum value="5" id="RESERVED" token="BYS_A_IN_5" description="RESERVED"/>
      <bitenum value="3" id="LVDSRX_OUT0" token="BYS_A_IN_3" description="LVDSRX out0"/>
    </bitfield>
    <bitfield id="CAL_B_BYS_IN" width="4" begin="23" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. BData source connected to the BYSin port of CAL #A" range="" rwaccess="RW">
      <bitenum value="6" id="RESERVED1" token="CAL_B_BYS_IN_6" description="RESERVED1"/>
      <bitenum value="1" id="BYS_A_OUT" token="CAL_B_BYS_IN_1" description="BYS #A out"/>
      <bitenum value="0" id="ZERO" token="CAL_B_BYS_IN_0" description="tied to 0"/>
      <bitenum value="2" id="BYS_B_OUT" token="CAL_B_BYS_IN_2" description="BYS #B out"/>
      <bitenum value="8" id="LDVSRX_OUT3" token="CAL_B_BYS_IN_8" description="LVDSRX out3"/>
      <bitenum value="9" id="RESERVED" token="CAL_B_BYS_IN_9" description="RESERVED"/>
      <bitenum value="4" id="GLBCE_OUT" token="CAL_B_BYS_IN_4" description="GLBCE out"/>
      <bitenum value="5" id="LVDSRX_OUT1" token="CAL_B_BYS_IN_5" description="LVDSRX out1"/>
      <bitenum value="3" id="NSF3V_OUT" token="CAL_B_BYS_IN_3" description="NSF3V out"/>
    </bitfield>
    <bitfield id="CAL_A_BYS_IN" width="4" begin="19" end="16" resetval="0x0" description="Data source connected to the BYSin port of CAL #A" range="" rwaccess="RW">
      <bitenum value="6" id="LVDSRX_OUT3" token="CAL_A_BYS_IN_6" description="LVDSRX out3"/>
      <bitenum value="1" id="BYS_A_OUT" token="CAL_A_BYS_IN_1" description="Reserved BYS #A out"/>
      <bitenum value="7" id="RESERVED1" token="CAL_A_BYS_IN_7" description="RESERVED1"/>
      <bitenum value="0" id="ZERO" token="CAL_A_BYS_IN_0" description="tied to 0"/>
      <bitenum value="2" id="BYS_B_OUT" token="CAL_A_BYS_IN_2" description="Reserved BYS #B out"/>
      <bitenum value="8" id="LVDSRX_OUT2" token="CAL_A_BYS_IN_8" description="Reserved LVDSRX out2"/>
      <bitenum value="9" id="RESERVED" token="CAL_A_BYS_IN_9" description="RESERVED"/>
      <bitenum value="4" id="GLBCE_OUT" token="CAL_A_BYS_IN_4" description="GLBCE out"/>
      <bitenum value="5" id="LVDSRX_OUT0" token="CAL_A_BYS_IN_5" description="LVDSRX out0"/>
      <bitenum value="3" id="NSF3V_OUT" token="CAL_A_BYS_IN_3" description="NSF3V out"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="GLBCE_IN" width="4" begin="11" end="8" resetval="0x0" description="Data source connected to GLBCE" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="GLBCE_IN_0" description="tied to 0"/>
      <bitenum value="1" id="CAL_A_BYS_OUT" token="GLBCE_IN_1" description="CAL #A out"/>
      <bitenum value="3" id="RESERVED" token="GLBCE_IN_3" description="RESERVED"/>
      <bitenum value="2" id="CAL_B_BYS_OUT" token="GLBCE_IN_2" description="Reserved CAL #B out"/>
    </bitfield>
    <bitfield id="NSF3V_IN" width="4" begin="7" end="4" resetval="0x0" description="Data source connected to NSF3V" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="NSF3V_IN_0" description="tied to 0"/>
      <bitenum value="1" id="CAL_A_BYS_OUT" token="NSF3V_IN_1" description="CAL #A out"/>
      <bitenum value="3" id="RESERVED" token="NSF3V_IN_3" description="RESERVED"/>
      <bitenum value="2" id="CAL_B_BYS_OUT" token="NSF3V_IN_2" description="Reserved CAL #B out"/>
    </bitfield>
    <bitfield id="ISP_IN" width="4" begin="3" end="0" resetval="0x0" description="Data source connected to ISP" range="" rwaccess="RW">
      <bitenum value="6" id="LVDSRX_OUT2" token="ISP_IN_6" description="Reserved LVDSRX out 2"/>
      <bitenum value="1" id="CAL_A_OUT" token="ISP_IN_1" description="CAL #A out"/>
      <bitenum value="7" id="LVDSRX_OUT3" token="ISP_IN_7" description="LVDSRX out 3"/>
      <bitenum value="0" id="ZERO" token="ISP_IN_0" description="tied to 0"/>
      <bitenum value="2" id="CAL_B_OUT" token="ISP_IN_2" description="Reserved CAL #B out"/>
      <bitenum value="8" id="CCP2" token="ISP_IN_8" description="Reserved CCP2 out"/>
      <bitenum value="4" id="LVDSRX_OUT0" token="ISP_IN_4" description="LVDSRX out 0"/>
      <bitenum value="5" id="LVDSRX_OUT1" token="ISP_IN_5" description="Reserved LVDSRX out 1"/>
      <bitenum value="3" id="PARALLEL_A" token="ISP_IN_3" description="Parallel interface #A"/>
    </bitfield>
  </register>
  <register id="ISS_ROUTE1" acronym="ISS_ROUTE1" offset="0x9C" width="32" description="Controls traffic routing inside ISS">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CALA_7" width="2" begin="15" end="14" resetval="0x1" description="CPort #7" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALA_7_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALA_7_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALA_7_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALA_7_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALA_6" width="2" begin="13" end="12" resetval="0x1" description="CPort #6" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALA_6_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALA_6_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALA_6_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALA_6_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALA_5" width="2" begin="11" end="10" resetval="0x1" description="CPort #5" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALA_5_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALA_5_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALA_5_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALA_5_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALA_4" width="2" begin="9" end="8" resetval="0x1" description="CPort #4" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALA_4_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALA_4_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALA_4_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALA_4_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALA_3" width="2" begin="7" end="6" resetval="0x1" description="CPort #3" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALA_3_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALA_3_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALA_3_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALA_3_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALA_2" width="2" begin="5" end="4" resetval="0x1" description="CPort #2" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALA_2_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALA_2_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALA_2_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALA_2_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALA_1" width="2" begin="3" end="2" resetval="0x1" description="CPort #1" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALA_1_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALA_1_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALA_1_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALA_1_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALA_0" width="2" begin="1" end="0" resetval="0x0" description="CPort #0. Only used for RD DMA / non RT traffic" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALA_0_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALA_0_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALA_0_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALA_0_2" description="OCPM3"/>
    </bitfield>
  </register>
  <register id="ISS_ROUTE2" acronym="ISS_ROUTE2" offset="0xA0" width="32" description="This register is reserved and users should write the reset value to this register location.Controls traffic routing inside ISS">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CALB_7" width="2" begin="15" end="14" resetval="0x1" description="CPort #7" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALB_7_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALB_7_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALB_7_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALB_7_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALB_6" width="2" begin="13" end="12" resetval="0x1" description="CPort #6" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALB_6_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALB_6_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALB_6_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALB_6_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALB_5" width="2" begin="11" end="10" resetval="0x1" description="CPort #5" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALB_5_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALB_5_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALB_5_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALB_5_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALB_4" width="2" begin="9" end="8" resetval="0x1" description="CPort #4" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALB_4_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALB_4_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALB_4_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALB_4_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALB_3" width="2" begin="7" end="6" resetval="0x1" description="CPort #3" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALB_3_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALB_3_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALB_3_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALB_3_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALB_2" width="2" begin="5" end="4" resetval="0x1" description="CPort #2" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALB_2_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALB_2_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALB_2_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALB_2_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALB_1" width="2" begin="3" end="2" resetval="0x1" description="CPort #1" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALB_1_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALB_1_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALB_1_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALB_1_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CALB_0" width="2" begin="1" end="0" resetval="0x0" description="CPort #0. Only used for RD DMA / non RT traffic" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CALB_0_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CALB_0_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CALB_0_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CALB_0_2" description="OCPM3"/>
    </bitfield>
  </register>
  <register id="ISS_ROUTE3" acronym="ISS_ROUTE3" offset="0xA4" width="32" description="Controls traffic routing inside ISS">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="CCP2_WR" width="2" begin="27" end="26" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. CCP2 WR" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CCP2_WR_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CCP2_WR_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CCP2_WR_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CCP2_WR_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="CCP2_RD" width="2" begin="25" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. CCP2 RD" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="CCP2_RD_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="CCP2_RD_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="CCP2_RD_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="CCP2_RD_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="LDC" width="2" begin="23" end="22" resetval="0x2" description="SIMCOP LDC" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="LDC_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="LDC_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="LDC_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="LDC_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="SDMA" width="2" begin="21" end="20" resetval="0x2" description="SIMCOP - DMA" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="SDMA_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="SDMA_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="SDMA_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="SDMA_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="ICMB" width="2" begin="19" end="18" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. ICM B" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="ICMB_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="ICMB_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="ICMB_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="ICMB_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="ICMA" width="2" begin="17" end="16" resetval="0x1" description="This bit field is reserved and users should write the reset value to this bit location. ICM A" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="ICMA_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="ICMA_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="ICMA_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="ICMA_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ISP_RSZB" width="2" begin="13" end="12" resetval="0x0" description="ISP RSZ B" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="ISP_RSZB_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="ISP_RSZB_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="ISP_RSZB_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="ISP_RSZB_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="ISP_RSZA" width="2" begin="11" end="10" resetval="0x0" description="ISP RSZ A" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="ISP_RSZA_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="ISP_RSZA_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="ISP_RSZA_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="ISP_RSZA_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="ISP_H3A" width="2" begin="9" end="8" resetval="0x0" description="ISP H3A" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="ISP_H3A_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="ISP_H3A_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="ISP_H3A_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="ISP_H3A_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="ISP_BOXCAR" width="2" begin="7" end="6" resetval="0x0" description="ISP_BOXCAR" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="ISP_BOXCAR_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="ISP_BOXCAR_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="ISP_BOXCAR_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="ISP_BOXCAR_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="ISP_RAW" width="2" begin="5" end="4" resetval="0x0" description="ISP_RAW" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="ISP_RAW_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="ISP_RAW_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="ISP_RAW_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="ISP_RAW_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="ISP_LSC" width="2" begin="3" end="2" resetval="0x0" description="ISP LSC" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="ISP_LSC_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="ISP_LSC_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="ISP_LSC_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="ISP_LSC_2" description="OCPM3"/>
    </bitfield>
    <bitfield id="ISP_IPIPEIF" width="2" begin="1" end="0" resetval="0x0" description="IPIPEIF" range="" rwaccess="RW">
      <bitenum value="0" id="OCPM2" token="ISP_IPIPEIF_0" description="OCPM2"/>
      <bitenum value="1" id="OCPM1" token="ISP_IPIPEIF_1" description="OCPM1"/>
      <bitenum value="3" id="RESERVED" token="ISP_IPIPEIF_3" description="RESERVED"/>
      <bitenum value="2" id="OCPM3" token="ISP_IPIPEIF_2" description="OCPM3"/>
    </bitfield>
  </register>
  <register id="ISS_EMU_OUT" acronym="ISS_EMU_OUT" offset="0xA8" width="32" description="Select exported ISS level events">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="EMU3_H" width="2" begin="25" end="24" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="EMU3_L" width="8" begin="23" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="EMU2_H" width="2" begin="9" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="EMU2_L" width="8" begin="7" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_VMUX_RESET" acronym="ISS_VMUX_RESET" offset="0xAC" width="32" description="For debug purposes only. Resets the state of individual FIFOs in the video mux.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="F304_426_F_OVR_IRQ" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="F304_426_F_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="F304_426_F_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="F304_426_E_OVR_IRQ" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="F304_426_E_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="F304_426_E_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="F304_426_D_OVR_IRQ" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="F304_426_D_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="F304_426_D_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="F304_426_C_OVR_IRQ" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="F304_426_C_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="F304_426_C_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="F304_426_B_OVR_IRQ" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="F304_426_B_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="F304_426_B_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="F304_426_A_OVR_IRQ" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="F304_426_A_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="F304_426_A_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="F426_304_B_OVR_IRQ" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="F426_304_B_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="F426_304_B_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="F426_304_A_OVR_IRQ" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="F426_304_A_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="F426_304_A_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="W64_32_A_OVR_IRQ" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="W64_32_A_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="W64_32_A_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="W32_16_A_OVR_IRQ" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="W32_16_A_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="W32_16_A_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="W64_16_B_OVR_IRQ" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="W64_16_B_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="W64_16_B_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="W64_16_A_OVR_IRQ" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="W64_16_A_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="W64_16_A_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="W16_64_B_OVR_IRQ" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="W16_64_B_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="W16_64_B_OVR_IRQ_1" description="Reset"/>
    </bitfield>
    <bitfield id="W16_64_A_OVR_IRQ" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="W16_64_A_OVR_IRQ_0" description="No effect"/>
      <bitenum value="1" id="RESET" token="W16_64_A_OVR_IRQ_1" description="Reset"/>
    </bitfield>
  </register>
  <register id="ISS_VMUX_IRQSTATUS_RAW" acronym="ISS_VMUX_IRQSTATUS_RAW" offset="0xB0" width="32" description="Per-event raw interrupt status vector. Raw status is set even if event is not enabled.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="F304_426_F_OVR_IRQ" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_E_OVR_IRQ" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_D_OVR_IRQ" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_C_OVR_IRQ" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_B_OVR_IRQ" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_A_OVR_IRQ" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F426_304_B_OVR_IRQ" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F426_304_A_OVR_IRQ" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="W64_32_A_OVR_IRQ" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_32_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="SET" token="W64_32_A_OVR_IRQ_1" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="W32_16_A_OVR_IRQ" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W32_16_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="SET" token="W32_16_A_OVR_IRQ_1" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="W64_16_B_OVR_IRQ" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_16_B_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="SET" token="W64_16_B_OVR_IRQ_1" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="W64_16_A_OVR_IRQ" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_16_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="SET" token="W64_16_A_OVR_IRQ_1" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="W16_64_B_OVR_IRQ" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W16_64_B_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="SET" token="W16_64_B_OVR_IRQ_1" description="Set event (debug)"/>
    </bitfield>
    <bitfield id="W16_64_A_OVR_IRQ" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W16_64_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="SET" token="W16_64_A_OVR_IRQ_1" description="Set event (debug)"/>
    </bitfield>
  </register>
  <register id="ISS_VMUX_IRQSTATUS" acronym="ISS_VMUX_IRQSTATUS" offset="0xB4" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status isn't set unless event is enabled.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="F304_426_F_OVR_IRQ" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_E_OVR_IRQ" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_D_OVR_IRQ" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_C_OVR_IRQ" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_B_OVR_IRQ" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_A_OVR_IRQ" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F426_304_B_OVR_IRQ" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F426_304_A_OVR_IRQ" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="W64_32_A_OVR_IRQ" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_32_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="W64_32_A_OVR_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="W32_16_A_OVR_IRQ" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W32_16_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="W32_16_A_OVR_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="W64_16_B_OVR_IRQ" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_16_B_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="W64_16_B_OVR_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="W64_16_A_OVR_IRQ" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_16_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="W64_16_A_OVR_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="W16_64_B_OVR_IRQ" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W16_64_B_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="W16_64_B_OVR_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
    <bitfield id="W16_64_A_OVR_IRQ" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W16_64_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="CLEAR" token="W16_64_A_OVR_IRQ_1" description="Clear (raw) event"/>
    </bitfield>
  </register>
  <register id="ISS_VMUX_IRQENABLE_SET" acronym="ISS_VMUX_IRQENABLE_SET" offset="0xB8" width="32" description="Per-event interrupt enable bit vector Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="F304_426_F_OVR_IRQ" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_E_OVR_IRQ" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_D_OVR_IRQ" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_C_OVR_IRQ" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_B_OVR_IRQ" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_A_OVR_IRQ" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F426_304_B_OVR_IRQ" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F426_304_A_OVR_IRQ" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="W64_32_A_OVR_IRQ" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_32_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="W64_32_A_OVR_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="W32_16_A_OVR_IRQ" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W32_16_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="W32_16_A_OVR_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="W64_16_B_OVR_IRQ" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_16_B_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="W64_16_B_OVR_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="W64_16_A_OVR_IRQ" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_16_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="W64_16_A_OVR_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="W16_64_B_OVR_IRQ" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W16_64_B_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="W16_64_B_OVR_IRQ_1" description="Enable interrupt"/>
    </bitfield>
    <bitfield id="W16_64_A_OVR_IRQ" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W16_64_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="ENABLE" token="W16_64_A_OVR_IRQ_1" description="Enable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_VMUX_IRQENABLE_CLR" acronym="ISS_VMUX_IRQENABLE_CLR" offset="0xBC" width="32" description="Per-event interrupt enable bit vector Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="F304_426_F_OVR_IRQ" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_E_OVR_IRQ" width="1" begin="12" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_D_OVR_IRQ" width="1" begin="11" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_C_OVR_IRQ" width="1" begin="10" end="10" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_B_OVR_IRQ" width="1" begin="9" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F304_426_A_OVR_IRQ" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F426_304_B_OVR_IRQ" width="1" begin="7" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="F426_304_A_OVR_IRQ" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="W64_32_A_OVR_IRQ" width="1" begin="5" end="5" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_32_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="W64_32_A_OVR_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="W32_16_A_OVR_IRQ" width="1" begin="4" end="4" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W32_16_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="W32_16_A_OVR_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="W64_16_B_OVR_IRQ" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_16_B_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="W64_16_B_OVR_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="W64_16_A_OVR_IRQ" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W64_16_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="W64_16_A_OVR_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="W16_64_B_OVR_IRQ" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W16_64_B_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="W16_64_B_OVR_IRQ_1" description="Disable interrupt"/>
    </bitfield>
    <bitfield id="W16_64_A_OVR_IRQ" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="NOACTION" token="W16_64_A_OVR_IRQ_0" description="No action"/>
      <bitenum value="1" id="DISABLE" token="W16_64_A_OVR_IRQ_1" description="Disable interrupt"/>
    </bitfield>
  </register>
  <register id="ISS_ICM_A_TC_k_0" acronym="ISS_ICM_A_TC_k_0" offset="0x100" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_TC_k_1" acronym="ISS_ICM_A_TC_k_1" offset="0x110" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_TC_k_2" acronym="ISS_ICM_A_TC_k_2" offset="0x120" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_TC_k_3" acronym="ISS_ICM_A_TC_k_3" offset="0x130" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_TC_k_4" acronym="ISS_ICM_A_TC_k_4" offset="0x140" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_TC_k_5" acronym="ISS_ICM_A_TC_k_5" offset="0x150" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_TC_k_6" acronym="ISS_ICM_A_TC_k_6" offset="0x160" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_TC_k_7" acronym="ISS_ICM_A_TC_k_7" offset="0x170" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_CME_k_0" acronym="ISS_ICM_A_CME_k_0" offset="0x180" width="32" description="This register is reserved and users should write the reset value to this register location. Selects P_START/ P_DONE and C_START / C_DONE pair mapping to TC">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="PRODUCER" width="6" begin="21" end="16" resetval="0x0" description="P_START / P_DONE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="CONSUMER" width="6" begin="5" end="0" resetval="0x0" description="C_START / C_DONE" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_CME_k_1" acronym="ISS_ICM_A_CME_k_1" offset="0x190" width="32" description="This register is reserved and users should write the reset value to this register location. Selects P_START/ P_DONE and C_START / C_DONE pair mapping to TC">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="PRODUCER" width="6" begin="21" end="16" resetval="0x0" description="P_START / P_DONE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="CONSUMER" width="6" begin="5" end="0" resetval="0x0" description="C_START / C_DONE" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_CME_k_2" acronym="ISS_ICM_A_CME_k_2" offset="0x1A0" width="32" description="This register is reserved and users should write the reset value to this register location. Selects P_START/ P_DONE and C_START / C_DONE pair mapping to TC">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="PRODUCER" width="6" begin="21" end="16" resetval="0x0" description="P_START / P_DONE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="CONSUMER" width="6" begin="5" end="0" resetval="0x0" description="C_START / C_DONE" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_CME_k_3" acronym="ISS_ICM_A_CME_k_3" offset="0x1B0" width="32" description="This register is reserved and users should write the reset value to this register location. Selects P_START/ P_DONE and C_START / C_DONE pair mapping to TC">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="PRODUCER" width="6" begin="21" end="16" resetval="0x0" description="P_START / P_DONE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="CONSUMER" width="6" begin="5" end="0" resetval="0x0" description="C_START / C_DONE" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_CME_k_4" acronym="ISS_ICM_A_CME_k_4" offset="0x1C0" width="32" description="This register is reserved and users should write the reset value to this register location. Selects P_START/ P_DONE and C_START / C_DONE pair mapping to TC">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="PRODUCER" width="6" begin="21" end="16" resetval="0x0" description="P_START / P_DONE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="CONSUMER" width="6" begin="5" end="0" resetval="0x0" description="C_START / C_DONE" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_CME_k_5" acronym="ISS_ICM_A_CME_k_5" offset="0x1D0" width="32" description="This register is reserved and users should write the reset value to this register location. Selects P_START/ P_DONE and C_START / C_DONE pair mapping to TC">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="PRODUCER" width="6" begin="21" end="16" resetval="0x0" description="P_START / P_DONE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="CONSUMER" width="6" begin="5" end="0" resetval="0x0" description="C_START / C_DONE" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_CME_k_6" acronym="ISS_ICM_A_CME_k_6" offset="0x1E0" width="32" description="This register is reserved and users should write the reset value to this register location. Selects P_START/ P_DONE and C_START / C_DONE pair mapping to TC">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="PRODUCER" width="6" begin="21" end="16" resetval="0x0" description="P_START / P_DONE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="CONSUMER" width="6" begin="5" end="0" resetval="0x0" description="C_START / C_DONE" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_A_CME_k_7" acronym="ISS_ICM_A_CME_k_7" offset="0x1F0" width="32" description="This register is reserved and users should write the reset value to this register location. Selects P_START/ P_DONE and C_START / C_DONE pair mapping to TC">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="PRODUCER" width="6" begin="21" end="16" resetval="0x0" description="P_START / P_DONE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="CONSUMER" width="6" begin="5" end="0" resetval="0x0" description="C_START / C_DONE" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_B_TC_k_0" acronym="ISS_ICM_B_TC_k_0" offset="0x200" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_B_TC_k_1" acronym="ISS_ICM_B_TC_k_1" offset="0x210" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_B_TC_k_2" acronym="ISS_ICM_B_TC_k_2" offset="0x220" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_B_TC_k_3" acronym="ISS_ICM_B_TC_k_3" offset="0x230" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_B_TC_k_4" acronym="ISS_ICM_B_TC_k_4" offset="0x240" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_B_TC_k_5" acronym="ISS_ICM_B_TC_k_5" offset="0x250" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_B_TC_k_6" acronym="ISS_ICM_B_TC_k_6" offset="0x260" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_ICM_B_TC_k_7" acronym="ISS_ICM_B_TC_k_7" offset="0x270" width="32" description="This register is reserved and users should write the reset value to this register location. Select ISS level event that triggers TC">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="RESYNC" width="8" begin="23" end="16" resetval="0x0" description="ID of the frame resynchronization event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="SYNC" width="8" begin="7" end="0" resetval="0x0" description="ID of the transfer trigger event" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_REQINFO_MAP0_7" acronym="ISS_REQINFO_MAP0_7" offset="0x300" width="32" description="MReqInfo remapping table">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_7" width="3" begin="30" end="28" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_6" width="3" begin="26" end="24" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_5" width="3" begin="22" end="20" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_4" width="3" begin="18" end="16" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_3" width="3" begin="14" end="12" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_2" width="3" begin="10" end="8" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_1" width="3" begin="6" end="4" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_0" width="3" begin="2" end="0" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_REQINFO_MAP8_15" acronym="ISS_REQINFO_MAP8_15" offset="0x304" width="32" description="MReqInfo remapping table">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_15" width="3" begin="30" end="28" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_14" width="3" begin="26" end="24" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_13" width="3" begin="22" end="20" resetval="0x3" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_12" width="3" begin="18" end="16" resetval="0x2" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_11" width="3" begin="14" end="12" resetval="0x1" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_10" width="3" begin="10" end="8" resetval="0x1" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_9" width="3" begin="6" end="4" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_8" width="3" begin="2" end="0" resetval="0x0" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_REQINFO_MAP16_23" acronym="ISS_REQINFO_MAP16_23" offset="0x308" width="32" description="MReqInfo remapping table">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_23" width="3" begin="30" end="28" resetval="0x5" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_22" width="3" begin="26" end="24" resetval="0x5" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_21" width="3" begin="22" end="20" resetval="0x5" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_20" width="3" begin="18" end="16" resetval="0x5" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_19" width="3" begin="14" end="12" resetval="0x5" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_18" width="3" begin="10" end="8" resetval="0x5" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_17" width="3" begin="6" end="4" resetval="0x5" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_16" width="3" begin="2" end="0" resetval="0x4" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
  </register>
  <register id="ISS_REQINFO_MAP24_31" acronym="ISS_REQINFO_MAP24_31" offset="0x30C" width="32" description="MReqInfo remapping table">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_31" width="3" begin="30" end="28" resetval="0x7" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_30" width="3" begin="26" end="24" resetval="0x7" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_29" width="3" begin="22" end="20" resetval="0x7" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_28" width="3" begin="18" end="16" resetval="0x7" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_27" width="3" begin="14" end="12" resetval="0x7" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_26" width="3" begin="10" end="8" resetval="0x7" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_25" width="3" begin="6" end="4" resetval="0x7" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location" range="" rwaccess="R"/>
    <bitfield id="REQINFO_24" width="3" begin="2" end="0" resetval="0x6" description="MReqInfo value visible @ ISS boundary" range="" rwaccess="RW"/>
  </register>
</module>
