{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474121991651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474121991651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 17 22:19:51 2016 " "Processing started: Sat Sep 17 22:19:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474121991651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474121991651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signal -c signal --generate_symbol=\"D:/composite design/Quartus project/signal2/count.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off signal -c signal --generate_symbol=\"D:/composite design/Quartus project/signal2/count.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474121991651 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count.v(34) " "Verilog HDL information at count.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "count.v" "" { Text "D:/composite design/Quartus project/signal2/count.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474121992009 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count.v(138) " "Verilog HDL information at count.v(138): always construct contains both blocking and non-blocking assignments" {  } { { "count.v" "" { Text "D:/composite design/Quartus project/signal2/count.v" 138 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474121992009 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ir_code packed count.v(19) " "Verilog HDL Port Declaration warning at count.v(19): data type declaration for \"ir_code\" declares packed dimensions but the port declaration declaration does not" {  } { { "count.v" "" { Text "D:/composite design/Quartus project/signal2/count.v" 19 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1474121992010 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ir_code count.v(10) " "HDL info at count.v(10): see declaration for object \"ir_code\"" {  } { { "count.v" "" { Text "D:/composite design/Quartus project/signal2/count.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474121992010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474121992017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 17 22:19:52 2016 " "Processing ended: Sat Sep 17 22:19:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474121992017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474121992017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474121992017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474121992017 ""}
