// Seed: 3955786175
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_11 = id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd91,
    parameter id_4 = 32'd75,
    parameter id_8 = 32'd55
) (
    output tri0 id_0,
    input tri id_1,
    input uwire _id_2
    , id_12,
    input wand id_3,
    input tri0 _id_4,
    input wire id_5,
    input uwire id_6,
    output tri1 id_7,
    input tri _id_8,
    input supply0 id_9,
    output wire id_10
);
  assign id_0 = 1;
  logic [id_8  /  id_2  ==  id_4 : 1] id_13 = id_3;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_13
  );
  wire id_14;
endmodule
