Command: synth_design -mode out_of_context -flatten_hierarchy full -top msp430_vhdl -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4902 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.215 ; gain = 163.137 ; free physical = 2096 ; free virtual = 28386
---------------------------------------------------------------------------------
WARNING: [Synth 8-5637] invalid to access ram_file from inside pure function ram_init [/home/sean/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/ram_4096x16.vhd:36]
WARNING: [Synth 8-5637] invalid to access ram_file from inside pure function ram_init [/home/sean/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/ram_4096x16.vhd:37]
WARNING: [Synth 8-5637] invalid to access ram_file from inside pure function ram_init [/home/sean/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/ram_4096x16.vhd:44]
WARNING: [Synth 8-5637] invalid to access ram_file from inside pure function ram_init [/home/sean/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/ram_4096x16.vhd:45]
CRITICAL WARNING: [Synth 8-2489] overwriting existing secondary unit rtl [/home/sean/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/ram.vhd:20]
WARNING: [Synth 8-5637] invalid to access ram_file from inside pure function ram_init [/home/sean/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/rom_4096x16.vhd:33]
WARNING: [Synth 8-5637] invalid to access ram_file from inside pure function ram_init [/home/sean/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/rom_4096x16.vhd:34]
WARNING: [Synth 8-5637] invalid to access ram_file from inside pure function ram_init [/home/sean/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/rom_4096x16.vhd:41]
WARNING: [Synth 8-5637] invalid to access ram_file from inside pure function ram_init [/home/sean/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/rom_4096x16.vhd:42]
INFO: [Synth 8-638] synthesizing module 'msp430_vhdl' [/home/sean/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/msp430_vhdl.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'msp430_vhdl' (1#1) [/home/sean/vivado_workspace/ooc_msp430_vhdl/Sources/hdl/msp430_vhdl.vhd:27]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.652 ; gain = 207.574 ; free physical = 2050 ; free virtual = 28340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.652 ; gain = 207.574 ; free physical = 2050 ; free virtual = 28341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.656 ; gain = 215.578 ; free physical = 2050 ; free virtual = 28341
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'msp430_vhdl'
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "src" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "src" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rrs[3]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           irq_rd_vct_p1 |                            10001 |                            10000
           irq_rd_vct_p2 |                            10010 |                            10001
              rd_code_p1 |                            00000 |                            00000
              rd_code_p2 |                            00001 |                            00001
           reti_popsr_p1 |                            00010 |                            00110
           reti_popsr_p2 |                            01100 |                            00111
              reti_poppc |                            01101 |                            01000
              push_rd_bs |                            00100 |                            00100
               push_rdwr |                            00011 |                            00101
               soi_rd_bs |                            00111 |                            00010
             soi_rdwr_op |                            01000 |                            00011
            doi_rd_srcbs |                            01010 |                            01001
              doi_rd_src |                            01011 |                            01010
            doi_rd_dstbs |                            01001 |                            01011
            doi_rdwr_dst |                            01110 |                            01100
                 cpu_off |                            00110 |                            10010
                irq_init |                            00101 |                            01101
              irq_pushpc |                            01111 |                            01110
              irq_pushsr |                            10000 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'msp430_vhdl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.734 ; gain = 284.656 ; free physical = 1983 ; free virtual = 28273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 42    
	   3 Input     16 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 15    
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	  19 Input      5 Bit        Muxes := 2     
	  55 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 69    
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module msp430_vhdl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
	   4 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 42    
	   3 Input     16 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 15    
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	  19 Input      5 Bit        Muxes := 2     
	  55 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 69    
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1195.734 ; gain = 310.656 ; free physical = 1956 ; free virtual = 28247
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1203.742 ; gain = 318.664 ; free physical = 1949 ; free virtual = 28239
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1203.742 ; gain = 318.664 ; free physical = 1949 ; free virtual = 28239

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\irqaddr_reg[0] )
INFO: [Synth 8-3886] merging instance 'irqaddr_reg[5]' (FDPE) to 'irqaddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'irqaddr_reg[6]' (FDPE) to 'irqaddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'irqaddr_reg[7]' (FDPE) to 'irqaddr_reg[8]'
INFO: [Synth 8-3886] merging instance 'irqaddr_reg[8]' (FDPE) to 'irqaddr_reg[9]'
INFO: [Synth 8-3886] merging instance 'irqaddr_reg[9]' (FDPE) to 'irqaddr_reg[10]'
INFO: [Synth 8-3886] merging instance 'irqaddr_reg[10]' (FDPE) to 'irqaddr_reg[11]'
INFO: [Synth 8-3886] merging instance 'irqaddr_reg[11]' (FDPE) to 'irqaddr_reg[12]'
INFO: [Synth 8-3886] merging instance 'irqaddr_reg[12]' (FDPE) to 'irqaddr_reg[13]'
INFO: [Synth 8-3886] merging instance 'irqaddr_reg[13]' (FDPE) to 'irqaddr_reg[14]'
INFO: [Synth 8-3886] merging instance 'irqaddr_reg[14]' (FDPE) to 'irqaddr_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\irqaddr_reg[15] )
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[15]) is unused and will be removed from module msp430_vhdl.
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[14]) is unused and will be removed from module msp430_vhdl.
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[13]) is unused and will be removed from module msp430_vhdl.
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[12]) is unused and will be removed from module msp430_vhdl.
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[11]) is unused and will be removed from module msp430_vhdl.
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[10]) is unused and will be removed from module msp430_vhdl.
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[9]) is unused and will be removed from module msp430_vhdl.
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[8]) is unused and will be removed from module msp430_vhdl.
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[7]) is unused and will be removed from module msp430_vhdl.
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[6]) is unused and will be removed from module msp430_vhdl.
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[5]) is unused and will be removed from module msp430_vhdl.
WARNING: [Synth 8-3332] Sequential element (irqaddr_reg[0]) is unused and will be removed from module msp430_vhdl.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1298.852 ; gain = 413.773 ; free physical = 1859 ; free virtual = 28150
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1298.852 ; gain = 413.773 ; free physical = 1859 ; free virtual = 28150

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1298.852 ; gain = 413.773 ; free physical = 1859 ; free virtual = 28150
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.852 ; gain = 413.773 ; free physical = 1851 ; free virtual = 28141
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.852 ; gain = 413.773 ; free physical = 1851 ; free virtual = 28141

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.852 ; gain = 413.773 ; free physical = 1851 ; free virtual = 28141
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.852 ; gain = 413.773 ; free physical = 1847 ; free virtual = 28138
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.852 ; gain = 413.773 ; free physical = 1847 ; free virtual = 28138
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.852 ; gain = 413.773 ; free physical = 1847 ; free virtual = 28137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   110|
|2     |LUT1   |    82|
|3     |LUT2   |   212|
|4     |LUT3   |   275|
|5     |LUT4   |   119|
|6     |LUT5   |   254|
|7     |LUT6   |   586|
|8     |MUXF7  |    16|
|9     |MUXF8  |     4|
|10    |FDCE   |   307|
|11    |FDPE   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1971|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.852 ; gain = 413.773 ; free physical = 1847 ; free virtual = 28137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1298.852 ; gain = 323.633 ; free physical = 1852 ; free virtual = 28143
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.859 ; gain = 413.781 ; free physical = 1852 ; free virtual = 28143
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'msp430_vhdl' is not ideal for floorplanning, since the cellview 'msp430_vhdl' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1425.723 ; gain = 464.090 ; free physical = 1815 ; free virtual = 28105
