INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/ALU.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-311] analyzing module Ctrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/MUX4_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/PCreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-311] analyzing module unsign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/forward_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/regUsed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regUsed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sources_1/imports/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.srcs/sim_1/imports/new/datapath_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VerilogLab/cpu_pipeline/cpu_pipeline.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
