

================================================================
== Vivado HLS Report for 'minver_hwa'
================================================================
* Date:           Sat Jun  3 09:08:59 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver_float
* Solution:       minver_1b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration |  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |- Loop 1     |    4|    4|          1|          1|          1|      4|    yes   |
        |- Loop 2     |  128|  606| 128 ~ 150 |          -|          -| 1 ~ 4 |    no    |
        | + Loop 2.1  |    4|    7|          5|          1|          1| 1 ~ 4 |    yes   |
        | + Loop 2.2  |   16|   16|          4|          4|          1|      4|    yes   |
        | + Loop 2.3  |   23|   23|         18|          2|          1|      4|    yes   |
        | + Loop 2.4  |   74|   74|         27|         16|          1|      4|    yes   |
        |- Loop 3     |    ?|    ?|          ?|          -|          -|      4|    no    |
        | + Loop 3.1  |    ?|    ?|         14|         13|          1|      ?|    yes   |
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    530|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|    1472|   1481|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    760|
|Register         |        -|      -|     895|     38|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|    2367|   2809|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |minver_hwa_dcmp_6g8j_U7  |minver_hwa_dcmp_6g8j  |        0|      0|  130|  133|
    |minver_hwa_fcmp_3fYi_U5  |minver_hwa_fcmp_3fYi  |        0|      0|   66|   70|
    |minver_hwa_fcmp_3fYi_U6  |minver_hwa_fcmp_3fYi  |        0|      0|   66|   70|
    |minver_hwa_fdiv_3dEe_U3  |minver_hwa_fdiv_3dEe  |        0|      0|  762|  809|
    |minver_hwa_fmul_3cud_U2  |minver_hwa_fmul_3cud  |        0|      3|  143|  140|
    |minver_hwa_fpext_eOg_U4  |minver_hwa_fpext_eOg  |        0|      0|  100|   54|
    |minver_hwa_fsub_3bkb_U1  |minver_hwa_fsub_3bkb  |        0|      2|  205|  205|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5| 1472| 1481|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |work_U  |minver_hwa_work  |        1|  0|   0|   500|    3|     1|         1500|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total   |                 |        1|  0|   0|   500|    3|     1|         1500|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_475_p2          |     +    |      0|  0|   3|           3|           1|
    |i_6_fu_618_p2          |     +    |      0|  0|  32|           1|          32|
    |i_7_fu_1147_p2         |     +    |      0|  0|   3|           3|           1|
    |i_8_fu_958_p2          |     +    |      0|  0|   3|           3|           1|
    |i_9_fu_1008_p2         |     +    |      0|  0|   3|           3|           1|
    |j_1_fu_922_p2          |     +    |      0|  0|   3|           3|           1|
    |k_fu_499_p2            |     +    |      0|  0|   3|           3|           1|
    |tmp_44_fu_579_p2       |     +    |      0|  0|   6|           6|           6|
    |tmp_55_fu_797_p2       |     +    |      0|  0|   6|           6|           6|
    |tmp_59_fu_608_p2       |     +    |      0|  0|   6|           6|           6|
    |tmp_65_fu_1189_p2      |     +    |      0|  0|   6|           6|           6|
    |tmp_66_fu_1199_p2      |     +    |      0|  0|   6|           6|           6|
    |tmp_67_fu_932_p2       |     +    |      0|  0|   6|           6|           6|
    |tmp_68_fu_942_p2       |     +    |      0|  0|   6|           6|           6|
    |tmp_69_fu_968_p2       |     +    |      0|  0|   6|           6|           6|
    |tmp_72_fu_1032_p2      |     +    |      0|  0|   6|           6|           6|
    |tmp_30_fu_843_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_35_fu_906_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_40_fu_660_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_47_fu_755_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_49_fu_761_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_54_fu_1078_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_1141_p2   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond3_fu_1002_p2   |   icmp   |      0|  0|   2|           3|           4|
    |exitcond4_fu_952_p2    |   icmp   |      0|  0|   2|           3|           4|
    |exitcond5_fu_916_p2    |   icmp   |      0|  0|   2|           3|           4|
    |exitcond6_fu_590_p2    |   icmp   |      0|  0|  11|          32|           3|
    |exitcond7_fu_469_p2    |   icmp   |      0|  0|   2|           3|           4|
    |notlhs1_fu_825_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_888_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs3_fu_719_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs4_fu_737_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs5_fu_1060_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_642_p2       |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_831_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_894_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs3_fu_725_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs4_fu_743_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs5_fu_1066_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_648_p2       |   icmp   |      0|  0|   8|          23|           1|
    |tmp_15_fu_1014_p2      |   icmp   |      0|  0|   2|           3|           3|
    |tmp_1_fu_912_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_20_1_fu_984_p2     |   icmp   |      0|  0|   2|           3|           1|
    |tmp_20_2_fu_990_p2     |   icmp   |      0|  0|   2|           3|           2|
    |tmp_20_3_fu_996_p2     |   icmp   |      0|  0|   2|           3|           2|
    |tmp_26_fu_978_p2       |   icmp   |      0|  0|   2|           3|           1|
    |tmp_8_fu_1162_p2       |   icmp   |      0|  0|   2|           3|           3|
    |tmp_12_fu_534_p2       |    or    |      0|  0|   6|           5|           2|
    |tmp_17_fu_549_p2       |    or    |      0|  0|   6|           5|           2|
    |tmp_20_fu_837_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_33_fu_900_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_37_fu_564_p2       |    or    |      0|  0|   6|           5|           1|
    |tmp_38_fu_654_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_45_fu_731_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_46_fu_749_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_52_fu_1072_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_73_fu_1099_p2      |    or    |      0|  0|   6|           5|           1|
    |tmp_75_fu_1113_p2      |    or    |      0|  0|   6|           5|           2|
    |tmp_77_fu_1127_p2      |    or    |      0|  0|   6|           5|           2|
    |api_fu_859_p3          |  select  |      0|  0|  32|           1|          32|
    |r_2_fu_773_p3          |  select  |      0|  0|  32|           1|          32|
    |w_3_fu_676_p3          |  select  |      0|  0|  32|           1|          32|
    |wmax_1_fu_767_p3       |  select  |      0|  0|  32|           1|          32|
    |f_neg_i1_fu_849_p2     |    xor   |      0|  0|  43|          32|          33|
    |f_neg_i_fu_666_p2      |    xor   |      0|  0|  43|          32|          33|
    |tmp_18_neg_fu_1084_p2  |    xor   |      0|  0|  43|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 530|         530|         426|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |a_Addr_A_orig            |  224|         25|   32|        800|
    |a_Din_A                  |   32|          6|   32|        192|
    |a_WEN_A                  |    4|          2|    4|          8|
    |ap_NS_fsm                |  154|         68|    1|         68|
    |ap_enable_reg_pp1_iter4  |    1|          2|    1|          2|
    |ap_enable_reg_pp3_iter8  |    1|          2|    1|          2|
    |grp_fu_388_p0            |   32|          5|   32|        160|
    |grp_fu_388_p1            |   32|          5|   32|        160|
    |grp_fu_397_p0            |   32|          4|   32|        128|
    |grp_fu_406_opcode        |    5|          3|    5|         15|
    |grp_fu_406_p0            |   32|          3|   32|         96|
    |i_2_phi_fu_358_p4        |    3|          2|    3|          6|
    |i_2_reg_354              |    3|          2|    3|          6|
    |i_3_phi_fu_369_p4        |    3|          2|    3|          6|
    |i_3_reg_365              |    3|          2|    3|          6|
    |i_4_reg_376              |    3|          2|    3|          6|
    |i_5_reg_309              |    3|          2|    3|          6|
    |i_reg_297                |    3|          2|    3|          6|
    |j_reg_343                |    3|          2|    3|          6|
    |r_1_phi_fu_336_p4        |   32|          2|   32|         64|
    |r_1_reg_333              |   32|          2|   32|         64|
    |r_fu_118                 |   32|          2|   32|         64|
    |reg_430                  |    3|          2|    3|          6|
    |wmax_phi_fu_325_p4       |   32|          2|   32|         64|
    |wmax_reg_321             |   32|          2|   32|         64|
    |work_address0            |    9|          6|    9|         54|
    |work_address1            |    9|          5|    9|         45|
    |work_d0                  |    3|          3|    3|          9|
    |work_d1                  |    3|          3|    3|          9|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  760|        170|  415|       2122|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_addr_10_reg_1444                           |   2|   0|    4|          2|
    |a_addr_11_reg_1268                           |   2|   0|    4|          2|
    |a_addr_12_reg_1454                           |   2|   0|    4|          2|
    |a_addr_13_reg_1263                           |   2|   0|    4|          2|
    |a_addr_14_reg_1464                           |   2|   0|    4|          2|
    |a_addr_15_reg_1258                           |   2|   0|    4|          2|
    |a_addr_16_reg_1469                           |   2|   0|    4|          2|
    |a_addr_2_reg_1512                            |   4|   0|    4|          0|
    |a_addr_3_reg_1517                            |   4|   0|    4|          0|
    |a_addr_4_reg_1369                            |   4|   0|    4|          0|
    |a_addr_5_reg_1374                            |   4|   0|    4|          0|
    |a_addr_6_reg_1388                            |   4|   0|    4|          0|
    |a_addr_7_reg_1278                            |   4|   0|    4|          0|
    |a_addr_8_reg_1430                            |   4|   0|    4|          0|
    |a_addr_9_reg_1273                            |   2|   0|    4|          2|
    |ap_CS_fsm                                    |  67|   0|   67|          0|
    |ap_enable_reg_pp1_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                      |   1|   0|    1|          0|
    |ap_pipeline_reg_pp1_iter3_w_3_reg_1297       |  32|   0|   32|          0|
    |ap_pipeline_reg_pp4_iter1_a_addr_8_reg_1430  |   4|   0|    4|          0|
    |ap_pipeline_reg_pp4_iter1_tmp_15_reg_1418    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp4_iter1_tmp_54_reg_1435    |   1|   0|    1|          0|
    |api_reg_1331                                 |  32|   0|   32|          0|
    |exitcond3_reg_1409                           |   1|   0|    1|          0|
    |exitcond4_reg_1379                           |   1|   0|    1|          0|
    |exitcond6_reg_1283                           |   1|   0|    1|          0|
    |i_2_reg_354                                  |   3|   0|    3|          0|
    |i_3_reg_365                                  |   3|   0|    3|          0|
    |i_4_reg_376                                  |   3|   0|    3|          0|
    |i_5_cast6_reg_1234                           |   3|   0|   32|         29|
    |i_5_reg_309                                  |   3|   0|    3|          0|
    |i_6_reg_1292                                 |  32|   0|   32|          0|
    |i_7_reg_1492                                 |   3|   0|    3|          0|
    |i_8_reg_1383                                 |   3|   0|    3|          0|
    |i_9_reg_1413                                 |   3|   0|    3|          0|
    |i_reg_297                                    |   3|   0|    3|          0|
    |j_1_reg_1364                                 |   3|   0|    3|          0|
    |j_reg_343                                    |   3|   0|    3|          0|
    |k_reg_1229                                   |   3|   0|    3|          0|
    |r_1_reg_333                                  |  32|   0|   32|          0|
    |r_fu_118                                     |  32|   0|   32|          0|
    |r_load_reg_1315                              |  32|   0|   32|          0|
    |reg_424                                      |  32|   0|   32|          0|
    |reg_430                                      |   3|   0|    3|          0|
    |reg_437                                      |  32|   0|   32|          0|
    |reg_446                                      |  32|   0|   32|          0|
    |reg_452                                      |  32|   0|   32|          0|
    |reg_458                                      |  32|   0|   32|          0|
    |reg_464                                      |  32|   0|   32|          0|
    |tmp_15_reg_1418                              |   1|   0|    1|          0|
    |tmp_16_cast_reg_1252                         |   3|   0|    6|          3|
    |tmp_19_reg_1484                              |  32|   0|   32|          0|
    |tmp_20_1_reg_1397                            |   1|   0|    1|          0|
    |tmp_20_2_reg_1401                            |   1|   0|    1|          0|
    |tmp_20_3_reg_1405                            |   1|   0|    1|          0|
    |tmp_22_1_reg_1459                            |  32|   0|   32|          0|
    |tmp_22_2_reg_1474                            |  32|   0|   32|          0|
    |tmp_22_3_reg_1479                            |  32|   0|   32|          0|
    |tmp_26_reg_1393                              |   1|   0|    1|          0|
    |tmp_27_reg_1449                              |  32|   0|   32|          0|
    |tmp_2_reg_1225                               |   1|   0|    1|          0|
    |tmp_3_cast_reg_1245                          |   3|   0|    6|          3|
    |tmp_3_reg_1240                               |   3|   0|   64|         61|
    |tmp_49_reg_1304                              |   1|   0|    1|          0|
    |tmp_54_reg_1435                              |   1|   0|    1|          0|
    |tmp_5_reg_1336                               |  64|   0|   64|          0|
    |tmp_63_cast_reg_1321                         |   4|   0|    6|          2|
    |tmp_70_reg_1422                              |   3|   0|    5|          2|
    |tmp_8_reg_1508                               |   1|   0|    1|          0|
    |tmp_cast_reg_1497                            |   3|   0|    6|          3|
    |w_3_reg_1297                                 |  32|   0|   32|          0|
    |wmax_reg_321                                 |  32|   0|   32|          0|
    |work_addr_1_reg_1502                         |   3|   0|    9|          6|
    |work_addr_2_reg_1522                         |   3|   0|    9|          6|
    |work_addr_3_reg_1349                         |   3|   0|    9|          6|
    |work_addr_4_reg_1355                         |   9|   0|    9|          0|
    |a_addr_6_reg_1388                            |   0|   4|    4|          0|
    |exitcond4_reg_1379                           |   0|   1|    1|          0|
    |exitcond6_reg_1283                           |   0|   1|    1|          0|
    |r_1_reg_333                                  |   0|  32|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 895|  38| 1070|        137|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_return  | out |   32| ap_ctrl_hs |  minver_hwa  | return value |
|a_Addr_A   | out |   32|    bram    |       a      |     array    |
|a_EN_A     | out |    1|    bram    |       a      |     array    |
|a_WEN_A    | out |    4|    bram    |       a      |     array    |
|a_Din_A    | out |   32|    bram    |       a      |     array    |
|a_Dout_A   |  in |   32|    bram    |       a      |     array    |
|a_Clk_A    | out |    1|    bram    |       a      |     array    |
|a_Rst_A    | out |    1|    bram    |       a      |     array    |
+-----------+-----+-----+------------+--------------+--------------+

