INFO: [VRFC 10-163] Analyzing VHDL file "F:/my documents/Vivado_projects/Assignment_1/Assignment_1.srcs/sources_1/new/Assignment_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Assignment_1'
