Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.11-s014_1, built Mon Oct 09 2017
Options: -files ../tcl/syn2.tcl 
Date:    Thu Jan 11 15:01:52 2024
Host:    ce-epo3-cad.ewi.tudelft.nl (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (1core*8cpus*15physical cpus*Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz 35840KB) (16247384KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

#@ Processing -files option
@genus 1> source ../tcl/syn2.tcl
#@ Begin verbose source tcl/syn2.tcl
@file(syn2.tcl) 6: set_db lib_search_path /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
  Setting attribute of root '/': 'lib_search_path' = /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
@file(syn2.tcl) 7: set_db init_hdl_search_path ../../../VHDL/
  Setting attribute of root '/': 'init_hdl_search_path' = ../../../VHDL/
@file(syn2.tcl) 8: set_db library {tcb018gbwp7twc.lib}

  Message Summary for Library tcb018gbwp7twc.lib:
  ***********************************************
  Could not find an attribute in the library. [LBR-436]: 633
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tcb018gbwp7twc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
  Setting attribute of root '/': 'library' = tcb018gbwp7twc.lib
@file(syn2.tcl) 9: set_db use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(syn2.tcl) 12: read_hdl -vhdl {attackpressed.vhd}
@file(syn2.tcl) 13: read_hdl -vhdl {VGA_char_animation_fsm.vhd}
@file(syn2.tcl) 14: read_hdl -vhdl {VGA_char_offset_adder.vhd}
@file(syn2.tcl) 15: read_hdl -vhdl {VGA_char_sprites.vhd}
@file(syn2.tcl) 16: read_hdl -vhdl {toplevel.vhd}
@file(syn2.tcl) 17: read_hdl -vhdl {coldet.vhd}
@file(syn2.tcl) 18: read_hdl -vhdl {collision_resolver.vhd}
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/collision_resolver.vhd' on line 39.
        : The specified construct has no effect on synthesis. In some cases (such as 'after' clauses in signal assignments) may cause a mismatch between and simulation.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/collision_resolver.vhd' on line 40.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/collision_resolver.vhd' on line 41.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/collision_resolver.vhd' on line 42.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/collision_resolver.vhd' on line 43.
@file(syn2.tcl) 19: read_hdl -vhdl {VGA_coloring.vhd}
@file(syn2.tcl) 20: read_hdl -vhdl {damagecalculator.vhd}
@file(syn2.tcl) 21: read_hdl -vhdl {VGA_dig3_num_splitter.vhd}
@file(syn2.tcl) 22: read_hdl -vhdl {VGA_frame_cnt.vhd}
@file(syn2.tcl) 23: read_hdl -vhdl {VGA_graphics_card.vhd}
@file(syn2.tcl) 24: read_hdl -vhdl {gravity.vhd}
@file(syn2.tcl) 25: read_hdl -vhdl {VGA_H_pix_cnt.vhd}
@file(syn2.tcl) 26: read_hdl -vhdl {h_player_movement.vhd}
@file(syn2.tcl) 27: read_hdl -vhdl {VGA_Hsync_gen.vhd}
@file(syn2.tcl) 28: read_hdl -vhdl {input_buffer.vhd}
@file(syn2.tcl) 29: read_hdl -vhdl {input_deserializer.vhd}
@file(syn2.tcl) 30: read_hdl -vhdl {input_driver.vhd}
@file(syn2.tcl) 31: read_hdl -vhdl {input_jump.vhd}
@file(syn2.tcl) 32: read_hdl -vhdl {input_register.vhd}
@file(syn2.tcl) 33: read_hdl -vhdl {input_toplevel.vhd}
@file(syn2.tcl) 34: read_hdl -vhdl {jump_calculator.vhd}
@file(syn2.tcl) 35: read_hdl -vhdl {killzonedetector.vhd}
@file(syn2.tcl) 36: read_hdl -vhdl {m_resethandler.vhd}
@file(syn2.tcl) 37: read_hdl -vhdl {m_toplevel.vhd}
@file(syn2.tcl) 38: read_hdl -vhdl {VGA_number_sprite.vhd}
@file(syn2.tcl) 39: read_hdl -vhdl {knockback_calculator.vhd}
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/knockback_calculator.vhd' on line 20.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/knockback_calculator.vhd' on line 21.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/knockback_calculator.vhd' on line 22.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/knockback_calculator.vhd' on line 23.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/knockback_calculator.vhd' on line 24.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/knockback_calculator.vhd' on line 25.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/knockback_calculator.vhd' on line 26.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/knockback_calculator.vhd' on line 27.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/knockback_calculator.vhd' on line 28.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/knockback_calculator.vhd' on line 29.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/knockback_calculator.vhd' on line 30.
@file(syn2.tcl) 40: read_hdl -vhdl {p_mux.vhd}
@file(syn2.tcl) 41: read_hdl -vhdl {physics_system.vhd}
@file(syn2.tcl) 42: read_hdl -vhdl {physics_top.vhd}
@file(syn2.tcl) 43: read_hdl -vhdl {position_adder.vhd}
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/position_adder.vhd' on line 15.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/position_adder.vhd' on line 16.
@file(syn2.tcl) 44: read_hdl -vhdl {m_ram10bit.vhd}
@file(syn2.tcl) 45: read_hdl -vhdl {m_ram4bit.vhd}
@file(syn2.tcl) 46: read_hdl -vhdl {m_ram8bit.vhd}
@file(syn2.tcl) 47: read_hdl -vhdl {m_ram9bit.vhd}
@file(syn2.tcl) 48: read_hdl -vhdl {VGA_screen_scan.vhd}
@file(syn2.tcl) 49: read_hdl -vhdl {t_8bregs.vhd}
@file(syn2.tcl) 50: read_hdl -vhdl {toplevelattack.vhd}
@file(syn2.tcl) 51: read_hdl -vhdl {VGA_V_line_cnt.vhd}
@file(syn2.tcl) 52: read_hdl -vhdl {velocity_interpolator.vhd}
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/velocity_interpolator.vhd' on line 17.
@file(syn2.tcl) 53: read_hdl -vhdl {VGA_Vsync_gen.vhd}
@file(syn2.tcl) 54: read_hdl -vhdl {m_writelogic.vhd}
@file(syn2.tcl) 55: read_hdl -vhdl {coldet-behaviour.vhd}
@file(syn2.tcl) 56: read_hdl -vhdl {VGA_frame_cnt_cfg.vhd}
@file(syn2.tcl) 57: read_hdl -vhdl {VGA_char_animation_fsm_cfg.vhd}
@file(syn2.tcl) 58: read_hdl -vhdl {jump_calculator_behaviour_cfg.vhd}
@file(syn2.tcl) 59: read_hdl -vhdl {collision_resolver_behaviour_cfg.vhd}
@file(syn2.tcl) 60: read_hdl -vhdl {position_adder_behaviour_cfg.vhd}
@file(syn2.tcl) 61: read_hdl -vhdl {gravity_behaviour_cfg.vhd}
@file(syn2.tcl) 62: read_hdl -vhdl {velocity_interpolator_behaviour_cfg.vhd}
@file(syn2.tcl) 63: read_hdl -vhdl {h_player_movement_behaviour_cfg.vhd}
@file(syn2.tcl) 64: read_hdl -vhdl {p_knockback_calculator_behaviour_cfg.vhd}
@file(syn2.tcl) 65: read_hdl -vhdl {VGA_char_sprites_cfg.vhd}
@file(syn2.tcl) 66: read_hdl -vhdl {VGA_number_sprite_cfg.vhd}
@file(syn2.tcl) 67: read_hdl -vhdl {VGA_dig3_num_splitter_cfg.vhd}
@file(syn2.tcl) 68: read_hdl -vhdl {VGA_char_offset_adder_cfg.vhd}
@file(syn2.tcl) 69: read_hdl -vhdl {VGA_H_pix_cnt_cfg.vhd}
@file(syn2.tcl) 70: read_hdl -vhdl {VGA_V_line_cnt_cfg.vhd}
@file(syn2.tcl) 71: read_hdl -vhdl {VGA_Hsync_gen_cfg.vhd}
@file(syn2.tcl) 72: read_hdl -vhdl {VGA_Vsync_gen_cfg.vhd}
@file(syn2.tcl) 73: read_hdl -vhdl {input_jump_behavioural_cfg.vhd}
@file(syn2.tcl) 74: read_hdl -vhdl {input_register_behavioural_cfg.vhd}
@file(syn2.tcl) 75: read_hdl -vhdl {input_deserializer_behavioural_cfg.vhd}
@file(syn2.tcl) 76: read_hdl -vhdl {input_buffer_behavioural_cfg.vhd}
@file(syn2.tcl) 77: read_hdl -vhdl {input_driver_behavioural_cfg.vhd}
@file(syn2.tcl) 78: read_hdl -vhdl {coldet-behaviour-cfg.vhd}
@file(syn2.tcl) 79: read_hdl -vhdl {killzonedetector-behavioural-cfg.vhd}
@file(syn2.tcl) 80: read_hdl -vhdl {damagecalculator-behavioural-cfg.vhd}
@file(syn2.tcl) 81: read_hdl -vhdl {attackpressed-behavioural-cfg.vhd}
@file(syn2.tcl) 82: read_hdl -vhdl {physics_system_behaviour_cfg.vhd}
@file(syn2.tcl) 83: read_hdl -vhdl {p_mux_behavioural_cfg.vhd}
@file(syn2.tcl) 84: read_hdl -vhdl {VGA_coloring_cfg.vhd}
@file(syn2.tcl) 85: read_hdl -vhdl {VGA_screen_scan_cfg.vhd}
@file(syn2.tcl) 86: read_hdl -vhdl {m_ram9bit_cfg.vhd}
@file(syn2.tcl) 87: read_hdl -vhdl {m_ram8bit_cfg.vhd}
@file(syn2.tcl) 88: read_hdl -vhdl {m_ram10bit_cfg.vhd}
@file(syn2.tcl) 89: read_hdl -vhdl {m_ram4bit_cfg.vhd}
@file(syn2.tcl) 90: read_hdl -vhdl {m_writelogic_cfg.vhd}
@file(syn2.tcl) 91: read_hdl -vhdl {m_resethandler_cfg.vhd}
@file(syn2.tcl) 92: read_hdl -vhdl {input_toplevel_structural_cfg.vhd}
@file(syn2.tcl) 93: read_hdl -vhdl {t_8bregs_rtl_cfg.vhd}
@file(syn2.tcl) 94: read_hdl -vhdl {toplevelattack-structural-cfg.vhd}
@file(syn2.tcl) 95: read_hdl -vhdl {physics_top_structural_cfg.vhd}
@file(syn2.tcl) 96: read_hdl -vhdl {graphics_card_structural_cfg.vhd}
@file(syn2.tcl) 97: read_hdl -vhdl {m_toplevel_cfg.vhd}
@file(syn2.tcl) 98: read_hdl -vhdl {chip_toplevel_structural_cfg.vhd}
@file(syn2.tcl) 101: elaborate chip_toplevel_structural_cfg
  Library has 344 usable logic and 147 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'chip_toplevel' from file '../../../VHDL/toplevel.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'chip_toplevel'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'memory'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'm_resethandler'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'writelogic'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'ram_4b'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'ram_8b'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'ram_9b'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'ram_10b'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'graphics_card'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'screen_scan'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'Vsync_gen'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 'Hsync_gen'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'V_line_cnt'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'H_pix_cnt'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'coloring'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'computational' for entity 'char_offset_adder'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'dig3_num_splitter'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'number_sprite'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'char_sprites'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'char_animation_fsm'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'frame_cnt'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'hcount' in module 'char_sprites' in file '../../../VHDL/VGA_char_sprites.vhd' on line 694.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'vcount' in module 'char_sprites' in file '../../../VHDL/VGA_char_sprites.vhd' on line 694.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'boundx' in module 'char_sprites' in file '../../../VHDL/VGA_char_sprites.vhd' on line 694.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'boundy' in module 'char_sprites' in file '../../../VHDL/VGA_char_sprites.vhd' on line 694.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'physics_top'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'p_mux'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 112.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sel' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'data_out9b1' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'data_out9b2' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'data_out8b1' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'data_out8b2' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'inputsp1' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'char1perctemp' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'directionx1out' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'directiony1out' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'vout_x' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'vout_y' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'pout_x' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'pout_y' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'data_out9b3' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'data_out9b4' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'data_out8b3' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'data_out8b4' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'inputsp2' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'char2perctemp' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'directionx2out' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'directiony2out' in module 'p_mux' in file '../../../VHDL/p_mux.vhd' on line 110.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'physics_system'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'p_knockback_calculator'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'h_player_movement'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'velocity_interpolator'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'gravity'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'position_adder'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'collision_resolver'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'player_up_y' in module 'collision_resolver' in file '../../../VHDL/collision_resolver.vhd' on line 38.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use '::legacy::set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'jump_calculator'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'topattack'.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'orientation' in file '../../../VHDL/toplevelattack.vhd' on line 43.
        : A logic abstract is an unresolved reference with defined port names and directions. It is inferred from an empty Verilog or VHDL design, or when the 'black_box' pragma or 'blackbox' hdl_arch attribute is specified. Use '::legacy::set_attribute init_blackbox_for_undefined false /' to treat an empty module as a defined module.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'orientation' for entity 'orientation'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'attackp'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'damagecalculator'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'killzonedetector'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'coldet'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'rtl' for entity 't_8bregs'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'input_toplevel'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'input_driver'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'input_buffer'.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'input_period_counter' in file '../../../VHDL/input_toplevel.vhd' on line 40.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'input_period_counter' for entity 'input_period_counter'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'input_deserializer'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'input_register'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'input_jump'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'chip_toplevel'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            74             76                                      elaborate
@file(syn2.tcl) 106: dc::create_clock -name clk -period 30 -waveform {0 15} [dc::get_ports clk]
@file(syn2.tcl) 107: dc::set_driving_cell -cell INVD0BWP7T [dc::all_inputs]
@file(syn2.tcl) 108: dc::set_input_delay  .2 -clock clk [dc::all_inputs]
@file(syn2.tcl) 109: dc::set_output_delay .5 -clock clk [dc::all_outputs]
@file(syn2.tcl) 110: dc::set_load 1 [dc::all_outputs]
@file(syn2.tcl) 113: synthesize -to_mapped
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'chip_toplevel' to generic gates using 'medium' effort.
  Setting attribute of design 'chip_toplevel': 'is_excp_dupcln' = false
Info    : Enabling Partition Based Synthesis. [PBS-1]
        : Starting distributed generic optimization.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 8.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_0' is process '77411' on this host.
        : The tool is entering super-threading mode and has established a connection with a CPU server process.  This is enabled by the root attributes 'super_thread_servers' or 'auto_super_thread'.
     Generating lib_script file: /home/tglab/epo3-main/main_proj/backend/syn/run/.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/lib_script
Start partitioning.  Summary: MEM {curr: 2.3G, peak: 2.4G, phys curr: 1.9G, phys peak: 1.9G}
Start partitioning design chip_toplevel for generic optimization.
Total generic instances for partitioning: 359643
Done partitioning.  Summary: RT {elapsed: 3s, ST: 3s}, MEM {curr: 2.3G, peak: 2.4G, phys curr: 1.9G, phys peak: 1.9G}
Start creating partition netlists.  Summary: MEM {curr: 2.3G, peak: 2.4G, phys curr: 1.9G, phys peak: 1.9G}
Done creating partition netlists.  Summary: RT {elapsed: 12s, ST: 12s}, MEM {curr: 2.7G, peak: 2.7G, phys curr: 2.4G, phys peak: 2.4G}
Start budgeting timing for partitions.  Summary: MEM {curr: 2.7G, peak: 2.7G, phys curr: 2.4G, phys peak: 2.4G}
Done budgeting timing for partitions.  Summary: RT {elapsed: 32s, ST: 32s}, MEM {curr: 4.3G, peak: 4.3G, phys curr: 4.1G, phys peak: 4.1G}
Start deriving partition netlists.  Summary: MEM {curr: 4.3G, peak: 4.3G, phys curr: 4.1G, phys peak: 4.1G}
The inst 'pbs_gen_n_0' is selected as pbs candidate. The instance cnt is: '12214'.
The inst 'pbs_gen_n_1' is selected as pbs candidate. The instance cnt is: '844'.
The inst 'pbs_gen_n_2' is selected as pbs candidate. The instance cnt is: '71287'.
The inst 'pbs_gen_n_3' is selected as pbs candidate. The instance cnt is: '97115'.
The inst 'pbs_gen_n_4' is selected as pbs candidate. The instance cnt is: '97115'.
The inst 'pbs_gen_n_5' is selected as pbs candidate. The instance cnt is: '81068'.
Done deriving partition netlists.  Summary: RT {elapsed: 14s, ST: 13s}, MEM {curr: 4.8G, peak: 4.8G, phys curr: 4.6G, phys peak: 4.6G}
Wait for super-thread servers to finish loading libraries.
                  Library loading done successfully on server 'localhost_1_0'.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_1' is forked process '77828' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_2' is forked process '77830' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_3' is forked process '77832' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_4' is forked process '77834' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_5' is forked process '77836' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_6' is forked process '77839' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_7' is forked process '77841' on this host.
        Distributing super-thread jobs: {pbs_gen_n_3 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_3.etf} {pbs_gen_n_4 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_4.etf} {pbs_gen_n_5 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_5.etf} {pbs_gen_n_2 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_2.etf} {pbs_gen_n_0 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_0.etf} {pbs_gen_n_1 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_1.etf}
          Sending 'pbs_gen_n_3 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_3.etf' to server 'localhost_1_0'...
            Sent 'pbs_gen_n_3 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_3.etf' to server 'localhost_1_0'.
          Sending 'pbs_gen_n_4 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_4.etf' to server 'localhost_1_6'...
            Sent 'pbs_gen_n_4 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_4.etf' to server 'localhost_1_6'.
          Sending 'pbs_gen_n_5 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_5.etf' to server 'localhost_1_7'...
            Sent 'pbs_gen_n_5 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_5.etf' to server 'localhost_1_7'.
          Sending 'pbs_gen_n_2 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_2.etf' to server 'localhost_1_5'...
            Sent 'pbs_gen_n_2 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_2.etf' to server 'localhost_1_5'.
          Sending 'pbs_gen_n_0 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_0.etf' to server 'localhost_1_4'...
            Sent 'pbs_gen_n_0 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_0.etf' to server 'localhost_1_4'.
          Sending 'pbs_gen_n_1 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_1.etf' to server 'localhost_1_1'...
            Sent 'pbs_gen_n_1 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_1.etf' to server 'localhost_1_1'.
          Received 'pbs_gen_n_1 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_1.etf' from server 'localhost_1_1'. (1309 ms elapsed)
       Start - Partition: pbs_gen_n_1  Slack: 976.9  TNS: 0.0  Cell-Count: 844  Cell-Area: 12535  Init-Memory: 584.30
       Done  - Partition: pbs_gen_n_1  Slack: 1071.6  TNS: 0.0  Cell-Count: 131  Cell-Area: 2892  Peak-Memory: 691.28  Elapsed: 2
          Received 'pbs_gen_n_0 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_0.etf' from server 'localhost_1_4'. (34326 ms elapsed)
       Start - Partition: pbs_gen_n_0  Slack: 640.4  TNS: 0.0  Cell-Count: 12214  Cell-Area: 292499  Init-Memory: 613.30
       Done  - Partition: pbs_gen_n_0  Slack: 617.3  TNS: 0.0  Cell-Count: 4076  Cell-Area: 70301  Peak-Memory: 743.40  Elapsed: 34
          Received 'pbs_gen_n_2 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_2.etf' from server 'localhost_1_5'. (43517 ms elapsed)
       Start - Partition: pbs_gen_n_2  Slack: 8818.8  TNS: 0.0  Cell-Count: 71287  Cell-Area: 5282814  Init-Memory: 1074.34
       Done  - Partition: pbs_gen_n_2  Slack: 8538.9  TNS: 0.0  Cell-Count: 997  Cell-Area: 15176  Peak-Memory: 1075.39  Elapsed: 44
          Received 'pbs_gen_n_5 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_5.etf' from server 'localhost_1_7'. (57246 ms elapsed)
       Start - Partition: pbs_gen_n_5  Slack: 4124.8  TNS: 0.0  Cell-Count: 81068  Cell-Area: 5846953  Init-Memory: 1128.76
       Done  - Partition: pbs_gen_n_5  Slack: 4219.7  TNS: 0.0  Cell-Count: 1870  Cell-Area: 28921  Peak-Memory: 1130.22  Elapsed: 57
          Received 'pbs_gen_n_4 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_4.etf' from server 'localhost_1_6'. (59878 ms elapsed)
       Start - Partition: pbs_gen_n_4  Slack: 744.8  TNS: 0.0  Cell-Count: 97115  Cell-Area: 7479387  Init-Memory: 1289.22
       Done  - Partition: pbs_gen_n_4  Slack: 759.9  TNS: 0.0  Cell-Count: 542  Cell-Area: 8729  Peak-Memory: 1289.22  Elapsed: 60
          Received 'pbs_gen_n_3 ./.pbs_ce-epo3-cad.ewi.tudelft.nl_77157/pbs_gen_n_3.etf' from server 'localhost_1_0'. (62832 ms elapsed)
       Start - Partition: pbs_gen_n_3  Slack: 744.8  TNS: 0.0  Cell-Count: 97115  Cell-Area: 7479387  Init-Memory: 1289.16
       Done  - Partition: pbs_gen_n_3  Slack: 759.9  TNS: 0.0  Cell-Count: 542  Cell-Area: 8729  Peak-Memory: 1289.16  Elapsed: 61

+-----------+----------------------------+-----+----------------------+---------------------------+
|   Host    |          Machine           | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+----------------------------+-----+----------------------+---------------------------+
| localhost | ce-epo3-cad.ewi.tudelft.nl |  8  |        1274.4        |          4711.7           |
+-----------+----------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        706.7         |          2516.4           |
| localhost_1_2 |         40.6         |           40.6            |
| localhost_1_3 |         40.6         |           40.6            |
| localhost_1_6 |        111.3         |           111.3           |
| localhost_1_1 |         70.1         |           70.1            |
| localhost_1_4 |         97.1         |           97.1            |
| localhost_1_5 |        111.6         |           111.6           |
| localhost_1_7 |        118.1         |           118.1           |
+---------------+----------------------+---------------------------+
##>================= Cadence Confidential (Generic-Logical) =================
##>ST Summary (6 partitions in total):
##>--------------------------------------------------------------------------
##>PARTITION              3         4         5         2         0         1
##>--------------------------------------------------------------------------
##>PRE_WNS              744       744      4124      8818       640       976
##>PRE_TNS                0         0         0         0         0         0
##>PRE_CNT            97115     97115     81068     71287     12214       844
##>PRE_PORT_CNT         101       101       230        65       124        24
##>PRE_AREA         7479387   7479387   5846953   5282814    292499     12535
##>--------------------------------------------------------------------------
##>POST_WNS             759       759      4219      8538       617      1071
##>POST_TNS               0         0         0         0         0         0
##>POST_CNT             542       542      1870       997      4076       131
##>POST_PORT_CNT        101       101       230        65       124        24
##>POST_AREA           8729      8729     28921     15176     70301      2892
##>--------------------------------------------------------------------------
##>G:Mux Opto             0         0         1         0         3         0
##>G:Generic             57        56        45        40        17         0
##>G:Retime               0         0         0         0         0         0
##>G:Clk Gate             0         0         0         0         0         0
##>G:Set Targets          1         1         9         2        13         1
##>G:Misc                 3         3         3         2         2         1
##>Total Elapsed         61        60        58        44        35         2
##>==========================================================================
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>G:Initial               22    359643  26393578      1967
##>G:Setup                  1         -         -      2417
##>G:Launch ST              7         -         -      2417
##>G:Partition              3         -         -      2417
##>G:CPN                   12         -         -      2766
##>G:Init Power             0         -         -      4293
##>G:Budgeting             32         -         -      4364
##>G:Derenv-DB             14         -         -      4933
##>G:ST loading             0         -         -      4933
##>G:Distributed           66         -         -      4933
##>G:Assembly               3         -         -      4933
##>G:Const Prop             0      7960    131804      1274
##>G:Cleanup                0         -         -         -
##>G:Misc                   0
##>--------------------------------------------------------
##>Total Elapsed          160
##>========================================================
##PBS-Generic-Logical  Partitions:6   Stage Total:160    Longest:61     Average:43     PBS Index:0.70
##>============================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'chip_toplevel' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'chip_toplevel' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 344 combo usable cells and 147 sequential usable cells
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_8' is forked process '78380' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_9' is forked process '78382' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_10' is forked process '78384' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_11' is forked process '78386' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_12' is forked process '78388' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_13' is forked process '78390' on this host.
Info    : Connection established with super-threading server. [ST-110]
        : The server 'localhost_1_14' is forked process '78393' on this host.
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
        Distributing super-thread jobs: cb_oseq_8951 cb_oseq
          Sending 'cb_oseq_8951' to server 'localhost_1_0'...
            Sent 'cb_oseq_8951' to server 'localhost_1_0'.
          Sending 'cb_oseq' to server 'localhost_1_13'...
            Sent 'cb_oseq' to server 'localhost_1_13'.
          Received 'cb_oseq' from server 'localhost_1_13'. (1619 ms elapsed)
          Received 'cb_oseq_8951' from server 'localhost_1_0'. (13108 ms elapsed)
        Distributing super-thread jobs: mult_signed_1645 mult_signed_18130
          Sending 'mult_signed_1645' to server 'localhost_1_0'...
            Sent 'mult_signed_1645' to server 'localhost_1_0'.
          Sending 'mult_signed_18130' to server 'localhost_1_13'...
            Sent 'mult_signed_18130' to server 'localhost_1_13'.
          Received 'mult_signed_1645' from server 'localhost_1_0'. (361 ms elapsed)
          Received 'mult_signed_18130' from server 'localhost_1_13'. (381 ms elapsed)
        Distributing super-thread jobs: cb_seq_8956
          Sending 'cb_seq_8956' to server 'localhost_1_0'...
            Sent 'cb_seq_8956' to server 'localhost_1_0'.
          Received 'cb_seq_8956' from server 'localhost_1_0'. (1025 ms elapsed)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   892 ps
Target path end-point (Pin: TL00_DM33_mem_reg[0][9]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
        Distributing super-thread jobs: cb_seq_8956
          Sending 'cb_seq_8956' to server 'localhost_1_0'...
            Sent 'cb_seq_8956' to server 'localhost_1_0'.
          Received 'cb_seq_8956' from server 'localhost_1_0'. (1400 ms elapsed)
        Distributing super-thread jobs: mult_signed_1645 mult_signed_18130
          Sending 'mult_signed_1645' to server 'localhost_1_0'...
            Sent 'mult_signed_1645' to server 'localhost_1_0'.
          Sending 'mult_signed_18130' to server 'localhost_1_13'...
            Sent 'mult_signed_18130' to server 'localhost_1_13'.
          Received 'mult_signed_1645' from server 'localhost_1_0'. (828 ms elapsed)
          Received 'mult_signed_18130' from server 'localhost_1_13'. (908 ms elapsed)
        Distributing super-thread jobs: cb_oseq_8951 cb_oseq
          Sending 'cb_oseq_8951' to server 'localhost_1_0'...
            Sent 'cb_oseq_8951' to server 'localhost_1_0'.
          Sending 'cb_oseq' to server 'localhost_1_13'...
            Sent 'cb_oseq' to server 'localhost_1_13'.
          Received 'cb_oseq' from server 'localhost_1_13'. (1521 ms elapsed)
          Received 'cb_oseq_8951' from server 'localhost_1_0'. (2588 ms elapsed)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                55003        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               892    12687             30000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   593 ps
Target path end-point (Pin: TL00_DM33_mem_reg[0][9]/D (EDFKCNQD1BWP7T/D))

              Distributing super-thread jobs: cb_seq_8956
                Sending 'cb_seq_8956' to server 'localhost_1_0'...
                  Sent 'cb_seq_8956' to server 'localhost_1_0'.
                Received 'cb_seq_8956' from server 'localhost_1_0'. (265 ms elapsed)
              Distributing super-thread jobs: cb_oseq_8951 cb_oseq
                Sending 'cb_oseq_8951' to server 'localhost_1_0'...
                  Sent 'cb_oseq_8951' to server 'localhost_1_0'.
                Sending 'cb_oseq' to server 'localhost_1_13'...
                  Sent 'cb_oseq' to server 'localhost_1_13'.
                Received 'cb_oseq_8951' from server 'localhost_1_0'. (208 ms elapsed)
                Received 'cb_oseq' from server 'localhost_1_13'. (215 ms elapsed)
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               54022        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               593    12416             30000 


+-----------+----------------------------+-----+----------------------+---------------------------+
|   Host    |          Machine           | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+----------------------------+-----+----------------------+---------------------------+
| localhost | ce-epo3-cad.ewi.tudelft.nl |  8  |        842.3         |          4711.7           |
+-----------+----------------------------+-----+----------------------+---------------------------+

+----------------+----------------------+---------------------------+
|     Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+----------------+----------------------+---------------------------+
| localhost_1_14 |         42.8         |           42.8            |
| localhost_1_0  |        439.5         |          2516.4           |
| localhost_1_8  |         42.8         |           42.8            |
| localhost_1_13 |         91.1         |           91.1            |
| localhost_1_9  |         42.8         |           42.8            |
| localhost_1_10 |         42.8         |           42.8            |
| localhost_1_11 |         42.8         |           42.8            |
| localhost_1_12 |         42.8         |           42.8            |
+----------------+----------------------+---------------------------+

+-----------+----------------------------+-----+----------------------+---------------------------+
|   Host    |          Machine           | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+----------------------------+-----+----------------------+---------------------------+
| localhost | ce-epo3-cad.ewi.tudelft.nl |  8  |        842.3         |          4711.7           |
+-----------+----------------------------+-----+----------------------+---------------------------+

+----------------+----------------------+---------------------------+
|     Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+----------------+----------------------+---------------------------+
| localhost_1_14 |         42.8         |           42.8            |
| localhost_1_0  |        439.5         |          2516.4           |
| localhost_1_8  |         42.8         |           42.8            |
| localhost_1_13 |         91.1         |           91.1            |
| localhost_1_9  |         42.8         |           42.8            |
| localhost_1_10 |         42.8         |           42.8            |
| localhost_1_11 |         42.8         |           42.8            |
| localhost_1_12 |         42.8         |           42.8            |
+----------------+----------------------+---------------------------+
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'chip_toplevel'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'chip_toplevel' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 54022        0         0         0        0
 const_prop                54022        0         0         0        0
 simp_cc_inputs            54013        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                54013        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  54013        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  54013        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 54013        0         0         0        0
 undup                     53991        0         0         0        0
 merge_bi                  53958        0         0         0        0
 rem_inv_qb                53912        0         0         0        0
 io_phase                  53894        0         0         0        0
 gate_comp                 53872        0         0         0        0
 glob_area                 53826        0         0         0        0
 area_down                 53791        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        2 /        2 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         5  (        5 /        5 )  0.02
      rem_inv_qb        25  (        4 /        4 )  0.04
        io_phase         5  (        2 /        2 )  0.01
       gate_comp        96  (        4 /        4 )  0.29
       gcomp_mog         9  (        0 /        0 )  0.15
       glob_area        52  (        1 /       52 )  0.01
       area_down         7  (        5 /        5 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        11  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                53791        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  53791        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 53791        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        11  (        0 /        0 )  0.01
        io_phase         3  (        0 /        0 )  0.01
       gate_comp        92  (        0 /        0 )  0.27
       gcomp_mog         9  (        0 /        0 )  0.15
       glob_area        50  (        0 /       50 )  0.01
       area_down         5  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'chip_toplevel'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           437            201            0.0 ps        12685.3 ps  synthesize
@file(syn2.tcl) 118: ungroup -all -flat
Warning : Cannot ungroup an instance. [UTUI-102]
        : '/designs/chip_toplevel/instances_hier/ATT1/instances_hier/PM1' is an unresolved reference.
Warning : Cannot ungroup an instance. [UTUI-102]
        : '/designs/chip_toplevel/instances_hier/TL04/instances_hier/counter' is an unresolved reference.
@file(syn2.tcl) 119: insert_tiehilo_cells
  Setting attribute of design 'chip_toplevel': 'pias_in_map' = false
@file(syn2.tcl) 120: write_hdl -mapped > ../out/chip_toplevel.v
Warning : Detected a logic abstract in the design. [VRO-14]
        : The name of the logic abstract module is 'orientation'.
        : A logic abstract is an unresolved reference with defined port names and directions. By default, such modules are written in the netlist. Use '::legacy::set_attribute write_vlog_empty_module_for_logic_abstract false /' to prevent writing empty modules in the netlist for a logic abstract.
Warning : Detected a logic abstract in the design. [VRO-14]
        : The name of the logic abstract module is 'input_period_counter'.
@file(syn2.tcl) 121: write_sdf > ../out/chip_toplevel.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(syn2.tcl) 122: write_sdc > ../out/chip_toplevel.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn2.tcl) 124: report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'chip_toplevel'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Jan 11 2024  03:06:32 pm
  Module:                 chip_toplevel
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (12685 ps) Setup Check with Pin TL00_DM33_mem_reg[0][9]/CP->D
          Group: clk
     Startpoint: (R) TL00_DM10_mem_reg[0][3]/CP
          Clock: (R) clk
       Endpoint: (R) TL00_DM33_mem_reg[0][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   30000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000            0     
                                              
             Setup:-     346                  
     Required Time:=   29654                  
      Launch Clock:-       0                  
         Data Path:-   16969                  
             Slack:=   12685                  

#------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                                   (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------
  TL00_DM10_mem_reg[0][3]/CP             -       -      R     (arrival)         266    -     0     -       0 
  TL00_DM10_mem_reg[0][3]/Q              -       CP->Q  F     DFQD1BWP7T         18 62.5   272   531     531 
  ATT1_g14147/ZN                         -       I->ZN  R     INVD1BWP7T          8 26.1   245   215     746 
  ATT1_g14054/ZN                         -       A2->ZN F     ND2D1BWP7T          5 16.3   156   142     889 
  ATT1_g14022/Z                          -       A1->Z  F     AN2D0BWP7T          3  7.2    94   187    1076 
  ATT1_g13970/ZN                         -       A3->ZN R     OAI31D0BWP7T        7 23.1  1354   802    1878 
  ATT1_g13943/ZN                         -       B2->ZN F     IND3D1BWP7T         2  5.8   292   226    2104 
  ATT1_g13929/ZN                         -       A1->ZN F     INR2D1BWP7T         2  6.4    90   230    2334 
  ATT1_g13904/ZN                         -       A1->ZN F     IAO21D0BWP7T        2  5.8   133   317    2651 
  ATT1_g13892/ZN                         -       C->ZN  R     OAI221D0BWP7T       1  2.5   407   181    2832 
  ATT1_g13878/ZN                         -       A1->ZN F     AOI21D0BWP7T        1  2.5   141   121    2953 
  ATT1_g13865/ZN                         -       A1->ZN R     ND3D0BWP7T          1  2.8   146   112    3065 
  g663/Z                                 -       A1->Z  R     AO22D0BWP7T        16 42.4   730   552    3617 
  TL02_PHS1_knockback_mul_35_64_g1825/ZN -       B1->ZN R     MAOI22D0BWP7T       2  5.7   335   381    3998 
  TL02_PHS1_knockback_mul_35_64_g1776/ZN -       B1->ZN R     MAOI22D0BWP7T       3 13.4   582   501    4499 
  TL02_PHS1_knockback_mul_35_64_g1712/ZN -       B1->ZN R     MAOI22D0BWP7T       1  8.1   412   422    4921 
  TL02_PHS1_knockback_mul_35_64_g1700/ZN -       A->ZN  F     MAOI222D1BWP7T      1  7.5   213   195    5116 
  TL02_PHS1_knockback_mul_35_64_g1697/ZN -       A->ZN  R     MAOI222D1BWP7T      1  8.1   428   272    5388 
  TL02_PHS1_knockback_mul_35_64_g1694/ZN -       A->ZN  F     MAOI222D1BWP7T      1  4.1   198   179    5567 
  TL02_PHS1_knockback_mul_35_64_g1692/CO -       CI->CO F     FA1D0BWP7T          1  4.1   114   331    5898 
  TL02_PHS1_knockback_mul_35_64_g1691/CO -       CI->CO F     FA1D0BWP7T          1  4.1   114   307    6205 
  TL02_PHS1_knockback_mul_35_64_g1690/CO -       CI->CO F     FA1D0BWP7T          1  4.1   114   307    6512 
  TL02_PHS1_knockback_mul_35_64_g1689/CO -       CI->CO F     FA1D0BWP7T          1  4.1   114   307    6820 
  TL02_PHS1_knockback_mul_35_64_g1688/CO -       CI->CO F     FA1D0BWP7T          1  4.1   114   307    7127 
  TL02_PHS1_knockback_mul_35_64_g1687/CO -       CI->CO F     FA1D0BWP7T          1  4.1   114   307    7434 
  TL02_PHS1_knockback_mul_35_64_g1686/S  -       CI->S  R     FA1D0BWP7T          1  4.7   137   370    7804 
  g7339/CO                               -       A->CO  R     FA1D0BWP7T          1  4.3   130   548    8351 
  g7333/S                                -       CI->S  F     FA1D0BWP7T          6 22.4   236   457    8808 
  g7327/ZN                               -       A1->ZN R     AOI31D0BWP7T        2  4.8   386   239    9047 
  g7321/ZN                               -       A1->ZN R     IAO21D0BWP7T        4 11.8   481   411    9458 
  g7320/Z                                -       A1->Z  R     OR2D1BWP7T          2  5.5    91   214    9672 
  g7317/ZN                               -       A1->ZN F     OAI22D0BWP7T        1  2.7   154    94    9766 
  g7311/Z                                -       C->Z   F     AO221D0BWP7T        1  2.6   129   595   10360 
  g7307/ZN                               -       B->ZN  R     AOI21D0BWP7T        1  2.5   234   222   10582 
  g7299/ZN                               -       A1->ZN F     ND4D0BWP7T          2  6.6   281   217   10799 
  g7296/ZN                               -       A1->ZN R     NR2D1BWP7T          7 18.8   380   291   11090 
  g7292/ZN                               -       C->ZN  F     AOI221D0BWP7T       3  9.1   419   194   11285 
  g7230/CO                               -       A->CO  F     FA1D0BWP7T          1  4.1   114   610   11895 
  g7224/CO                               -       CI->CO F     FA1D0BWP7T          1  4.1   114   307   12202 
  g7217/CO                               -       CI->CO F     FA1D0BWP7T          2 13.8   184   378   12579 
  g7212/ZN                               -       A->ZN  R     MAOI222D1BWP7T      3  7.8   451   263   12842 
  g7201/ZN                               -       A1->ZN F     AOI21D0BWP7T        2 13.8   264   239   13082 
  g7672/Z                                -       A1->Z  R     CKXOR2D1BWP7T       2  5.3   119   321   13403 
  g7182/ZN                               -       B1->ZN R     MAOI22D0BWP7T       6 20.9   821   608   14011 
  g7175/ZN                               -       B1->ZN R     MAOI22D0BWP7T       2  6.8   371   403   14414 
  g7168/ZN                               -       A1->ZN F     ND2D1BWP7T          2  7.2   132   120   14534 
  g7161/ZN                               -       B->ZN  R     AOI211XD0BWP7T      1  4.5   297   265   14800 
  g7153/ZN                               -       A1->ZN F     AOI33D1BWP7T        1  2.6   234   132   14931 
  g7151/ZN                               -       B->ZN  R     OAI31D0BWP7T        1  4.8   474   204   15135 
  g7149/ZN                               -       B->ZN  F     OAI211D1BWP7T       1  3.2   195   188   15324 
  g7147/Z                                -       A4->Z  F     OR4D1BWP7T          2  5.6   113   304   15627 
  g7146/Z                                -       B->Z   F     OA211D0BWP7T        4 13.8   180   282   15909 
  g7144/ZN                               -       A1->ZN R     ND2D1BWP7T         18 46.8   425   284   16193 
  g7142/ZN                               -       C->ZN  F     OAI221D0BWP7T       9 22.5   716   476   16669 
  g7138/ZN                               -       B->ZN  R     OAI21D0BWP7T        2  5.8   311   300   16969 
  TL00_DM33_mem_reg[0][9]/D              <<<     -      R     EDFKCNQD1BWP7T      2    -     -     0   16969 
#------------------------------------------------------------------------------------------------------------

@file(syn2.tcl) 125: report gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Jan 11 2024  03:06:32 pm
  Module:                 chip_toplevel
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                                     
     Gate       Instances    Area         Library      
-------------------------------------------------------
AN2D0BWP7T              7     76.832    tcb018gbwp7twc 
AN2D1BWP7T             13    142.688    tcb018gbwp7twc 
AN2D4BWP7T              1     26.342    tcb018gbwp7twc 
AN3D0BWP7T              6     79.027    tcb018gbwp7twc 
AN3D1BWP7T              5     65.856    tcb018gbwp7twc 
AN4D0BWP7T             10    153.664    tcb018gbwp7twc 
AN4D1BWP7T              1     15.366    tcb018gbwp7twc 
AO211D0BWP7T           18    276.595    tcb018gbwp7twc 
AO21D0BWP7T            23    302.938    tcb018gbwp7twc 
AO221D0BWP7T           21    414.893    tcb018gbwp7twc 
AO222D0BWP7T            3     72.442    tcb018gbwp7twc 
AO22D0BWP7T            82   1440.051    tcb018gbwp7twc 
AO31D1BWP7T             4     70.246    tcb018gbwp7twc 
AO32D1BWP7T             3     65.856    tcb018gbwp7twc 
AOI211D0BWP7T           4     52.685    tcb018gbwp7twc 
AOI211D1BWP7T           6     79.027    tcb018gbwp7twc 
AOI211XD0BWP7T         27    355.622    tcb018gbwp7twc 
AOI21D0BWP7T           84    921.984    tcb018gbwp7twc 
AOI221D0BWP7T          33    579.533    tcb018gbwp7twc 
AOI222D0BWP7T          28    553.190    tcb018gbwp7twc 
AOI22D0BWP7T          107   1409.318    tcb018gbwp7twc 
AOI31D0BWP7T           29    381.965    tcb018gbwp7twc 
AOI32D1BWP7T           17    298.547    tcb018gbwp7twc 
AOI33D1BWP7T            2     39.514    tcb018gbwp7twc 
CKAN2D1BWP7T           22    241.472    tcb018gbwp7twc 
CKMUX2D1BWP7T           1     19.757    tcb018gbwp7twc 
CKND1BWP7T             17    111.955    tcb018gbwp7twc 
CKND2D1BWP7T           31    272.205    tcb018gbwp7twc 
CKXOR2D1BWP7T          11    217.325    tcb018gbwp7twc 
DFD0BWP7T               9    395.136    tcb018gbwp7twc 
DFD1BWP7T               8    351.232    tcb018gbwp7twc 
DFKCND1BWP7T            8    386.355    tcb018gbwp7twc 
DFKCNQD1BWP7T         114   5005.056    tcb018gbwp7twc 
DFKSND1BWP7T            1     52.685    tcb018gbwp7twc 
DFQD0BWP7T              1     41.709    tcb018gbwp7twc 
DFQD1BWP7T             90   3753.792    tcb018gbwp7twc 
DFXD1BWP7T              2    114.150    tcb018gbwp7twc 
EDFKCND1BWP7T           2    122.931    tcb018gbwp7twc 
EDFKCNQD1BWP7T         45   2667.168    tcb018gbwp7twc 
FA1D0BWP7T             54   2726.438    tcb018gbwp7twc 
HA1D0BWP7T             15    493.920    tcb018gbwp7twc 
IAO21D0BWP7T           19    250.253    tcb018gbwp7twc 
IIND4D0BWP7T            2     39.514    tcb018gbwp7twc 
IINR4D0BWP7T            3     59.270    tcb018gbwp7twc 
IND2D0BWP7T             1     10.976    tcb018gbwp7twc 
IND2D1BWP7T           132   1448.832    tcb018gbwp7twc 
IND3D0BWP7T             1     13.171    tcb018gbwp7twc 
IND3D1BWP7T            36    474.163    tcb018gbwp7twc 
IND4D0BWP7T            27    414.893    tcb018gbwp7twc 
INR2D0BWP7T             2     21.952    tcb018gbwp7twc 
INR2D1BWP7T            33    362.208    tcb018gbwp7twc 
INR2XD0BWP7T           45    493.920    tcb018gbwp7twc 
INR3D0BWP7T            18    276.595    tcb018gbwp7twc 
INR4D0BWP7T            10    175.616    tcb018gbwp7twc 
INVD0BWP7T            186   1224.922    tcb018gbwp7twc 
INVD1BWP7T            211   1389.562    tcb018gbwp7twc 
INVD4BWP7T              9    138.298    tcb018gbwp7twc 
INVD8BWP7T              3     79.027    tcb018gbwp7twc 
IOA21D0BWP7T            5     65.856    tcb018gbwp7twc 
IOA21D1BWP7T           11    144.883    tcb018gbwp7twc 
MAOI222D1BWP7T         34    597.094    tcb018gbwp7twc 
MAOI22D0BWP7T         190   2919.616    tcb018gbwp7twc 
MOAI22D0BWP7T         191   2934.982    tcb018gbwp7twc 
ND2D0BWP7T             14    122.931    tcb018gbwp7twc 
ND2D1BWP7T            263   2309.350    tcb018gbwp7twc 
ND3D0BWP7T             50    548.800    tcb018gbwp7twc 
ND4D0BWP7T             47    619.046    tcb018gbwp7twc 
NR2D0BWP7T             24    210.739    tcb018gbwp7twc 
NR2D1BWP7T            129   1132.723    tcb018gbwp7twc 
NR2XD0BWP7T           133   1167.846    tcb018gbwp7twc 
NR3D0BWP7T             48    526.848    tcb018gbwp7twc 
NR4D0BWP7T             48    632.218    tcb018gbwp7twc 
OA211D0BWP7T            6    105.370    tcb018gbwp7twc 
OA21D0BWP7T            29    381.965    tcb018gbwp7twc 
OA221D0BWP7T           13    256.838    tcb018gbwp7twc 
OA222D0BWP7T            6    144.883    tcb018gbwp7twc 
OA22D0BWP7T            12    210.739    tcb018gbwp7twc 
OA31D1BWP7T             2     35.123    tcb018gbwp7twc 
OA32D1BWP7T             3     65.856    tcb018gbwp7twc 
OA33D0BWP7T             2     43.904    tcb018gbwp7twc 
OAI211D1BWP7T          60    790.272    tcb018gbwp7twc 
OAI21D0BWP7T          121   1328.096    tcb018gbwp7twc 
OAI221D0BWP7T          46    807.834    tcb018gbwp7twc 
OAI222D0BWP7T          27    533.434    tcb018gbwp7twc 
OAI22D0BWP7T          131   1725.427    tcb018gbwp7twc 
OAI31D0BWP7T           36    474.163    tcb018gbwp7twc 
OAI32D0BWP7T            2     35.123    tcb018gbwp7twc 
OAI32D1BWP7T           11    193.178    tcb018gbwp7twc 
OAI33D1BWP7T            2     39.514    tcb018gbwp7twc 
OR2D1BWP7T             41    450.016    tcb018gbwp7twc 
OR3D1BWP7T              2     30.733    tcb018gbwp7twc 
OR4D1BWP7T              6    105.370    tcb018gbwp7twc 
OR4XD1BWP7T             1     17.562    tcb018gbwp7twc 
XNR2D1BWP7T            12    237.082    tcb018gbwp7twc 
XOR3D1BWP7T             2     74.637    tcb018gbwp7twc 
XOR4D1BWP7T             1     50.490    tcb018gbwp7twc 
-------------------------------------------------------
total                3464  53791.181                   


                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential           280 12890.214   24.0 
inverter             426  2943.763    5.5 
logic_abstract         2     0.000    0.0 
logic               2758 37957.203   70.6 
physical_cells         0     0.000    0.0 
------------------------------------------
total               3466 53791.181  100.0 

@file(syn2.tcl) 127: gui_show
#@ End verbose source tcl/syn2.tcl
WARNING: This version of the tool is 2285 days old.
Warning : Instance count threshold exceeded.  Switching to manual update mode. [GUI-12]
        : Current instance count: '3466', threshold: '2000'
        : To change the threshold set the 'gui_sv_threshold' root attribute.
  Setting attribute of root '/': 'gui_sv_update' = manual
Normal exit.

+-----------+----------------------------+-----+----------------------+---------------------------+
|   Host    |          Machine           | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+----------------------------+-----+----------------------+---------------------------+
| localhost | ce-epo3-cad.ewi.tudelft.nl |  8  |        866.5         |          4711.7           |
+-----------+----------------------------+-----+----------------------+---------------------------+

+----------------+----------------------+---------------------------+
|     Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+----------------+----------------------+---------------------------+
| localhost_1_14 |         42.9         |           42.9            |
| localhost_1_0  |        451.3         |          2516.4           |
| localhost_1_8  |         42.9         |           42.9            |
| localhost_1_13 |         91.1         |           91.1            |
| localhost_1_9  |         42.9         |           42.9            |
| localhost_1_10 |         42.9         |           42.9            |
| localhost_1_11 |         42.9         |           42.9            |
| localhost_1_12 |         42.9         |           42.9            |
+----------------+----------------------+---------------------------+
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_13' was forked process '78390' on this host.
        : A super-threaded optimization is complete and a CPU server was successfully shut down.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_12' was forked process '78388' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_11' was forked process '78386' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_10' was forked process '78384' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_9' was forked process '78382' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_14' was forked process '78393' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_8' was forked process '78380' on this host.
Info    : A super-threading server has been shut down normally. [ST-112]
        : The server 'localhost_1_0' was process '77411' on this host.
