vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\HA\HA.vhd"
vhdl work "E:\Works\GitHub\Systolic-Processor-On-FPGA\ISE Design Files\FAM\FAM.vhd"
