Synthesis report
Fri Sep 27 15:40:55 2024
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Additional Pragma Usages
  2. Synthesis Source Files Read
  3. Warnings for qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_3ub3axq.sv
  4. Warnings for qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv
  5. Warnings for qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_bacgeha.sv
  6. Warnings for ip/qsys_top_r1/qsys_top_ram_controller_1/ram_controller_10/synth/ram_test_controller.v
  7. Warnings for ip/qsys_top_r1/qsys_top_axi_conduit_merger_0/axi_conduit_merger_10/synth/axi_conduit_merger.v
  8. Warnings for qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_3szlfoa.sv
  9. Warnings for qsys_top_r1/altera_mm_interconnect_1920/synth/qsys_top_r1_altera_mm_interconnect_1920_jdizp5q.v
 10. Warnings for qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_zybekxy.sv
 11. Warnings for qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_kimbi3y.sv
 12. Warnings for qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_1941_fly5qya.sv
 13. Synthesis Messages



+------------------------------------------------------+
; Additional Pragma Usages                             ;
+--------+---------------+-----------------------------+
; Entity ; Name          ; Location                    ;
+--------+---------------+-----------------------------+
; --     ; translate_off ; prbs_pattern_generator.v:55 ;
; --     ; translate_on  ; prbs_pattern_generator.v:57 ;
; --     ; translate_off ; pattern_writer.v:33         ;
; --     ; translate_on  ; pattern_writer.v:35         ;
+--------+---------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                                       ; File Type                                       ; File Name with Absolute Path                                                                                                                                                                 ; Library                              ; MD5                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+
; G3_r1.sv                                                                                                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/G3_r1.sv                                                                                                                                               ;                                      ; dba436dd6cc088e1a4845f7005560954 ;
; custom_ip/debounce/debounce.v                                                                                                                          ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/custom_ip/debounce/debounce.v                                                                                                                          ;                                      ; 8442b6c188e9ab9eb004b5546a24bd39 ;
; ip/qsys_top_r1/clk_100.ip                                                                                                                              ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/clk_100.ip                                                                                                                              ;                                      ; cba74f5f65a4b4490712057e69374c63 ;
; ip/qsys_top_r1/clk_100/synth/clk_100.v                                                                                                                 ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/clk_100/synth/clk_100.v                                                                                                                 ; clk_100                              ; 886b35be5e929f068b7f475bdfc7164f ;
; ip/qsys_top_r1/rst_in.ip                                                                                                                               ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/rst_in.ip                                                                                                                               ;                                      ; 85865b4bd4351524f4662b970334c085 ;
; ip/qsys_top_r1/rst_in/synth/rst_in.v                                                                                                                   ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/rst_in/synth/rst_in.v                                                                                                                   ; rst_in                               ; f7e4298e3cc6f5360f6e323923b99361 ;
; ip/qsys_top_r1/user_rst_clkgate_0.ip                                                                                                                   ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/user_rst_clkgate_0.ip                                                                                                                   ;                                      ; 5da67c8453d6640dc01702e5c23a121b ;
; ip/qsys_top_r1/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate.sv                                                ; altera_s10_user_rst_clkgate_1941     ; ca6e49fb160a2cb9b4c0f4cb2351bfbc ;
; ip/qsys_top_r1/user_rst_clkgate_0/synth/user_rst_clkgate_0.v                                                                                           ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/user_rst_clkgate_0/synth/user_rst_clkgate_0.v                                                                                           ; user_rst_clkgate_0                   ; da9b8816a69c9626a240565086a0a35f ;
; ip/qsys_top_r1/agilex_hps.ip                                                                                                                           ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/agilex_hps.ip                                                                                                                           ;                                      ; a96b50ad001f5e644dc065f16e2c5e0f ;
; ip/qsys_top_r1/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_r4euiwq.sv                        ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_r4euiwq.sv                        ; intel_agilex_interface_generator_191 ; 49b824cb0bd410e51ec3641605d32a5b ;
; ip/qsys_top_r1/agilex_hps/intel_agilex_interface_generator_191/synth/hps_agi_lib.v                                                                     ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/agilex_hps/intel_agilex_interface_generator_191/synth/hps_agi_lib.v                                                                     ; intel_agilex_interface_generator_191 ; acaf066214503efbdb3480dc05e526ea ;
; ip/qsys_top_r1/agilex_hps/intel_agilex_hps_2300/synth/agilex_hps_intel_agilex_hps_2300_tuq2w5q.v                                                       ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/agilex_hps/intel_agilex_hps_2300/synth/agilex_hps_intel_agilex_hps_2300_tuq2w5q.v                                                       ; intel_agilex_hps_2300                ; 69375bb1ea1c5bfedbb46f614a989609 ;
; ip/qsys_top_r1/agilex_hps/synth/agilex_hps.v                                                                                                           ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/agilex_hps/synth/agilex_hps.v                                                                                                           ; agilex_hps                           ; 4cc6109e0443cb312a04affd20b12c67 ;
; ip/qsys_top_r1/emif_hps.ip                                                                                                                             ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps.ip                                                                                                                             ;                                      ; 76812fc484cebba23be2c34ed475dd45 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_top.sv                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_top.sv                                                  ; altera_emif_arch_fm_191              ; f5d880981ae8851f08eab24ee4593fff ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi.sv                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi.sv                                                      ; altera_emif_arch_fm_191              ; 21482fc519033c060fd9a6e68fe3ce4d ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_bufs.sv                                                                      ; altera_emif_arch_fm_191              ; cfbd7997450be18074f2fc76aa635581 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufis.sv                                                                      ; altera_emif_arch_fm_191              ; 0b2b1d163c4f08f2f531457f912c9060 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_ufi_wrapper.sv                                                               ; altera_emif_arch_fm_191              ; f8888ab8564981de3a9ab3359791f53d ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_i.sv                                                             ; altera_emif_arch_fm_191              ; 3ea7fd9f7ecc6b06b8873dd0c240e6f0 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_se_o.sv                                                             ; altera_emif_arch_fm_191              ; adfec5667e966b8f31098183f25670bd ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_i.sv                                                             ; altera_emif_arch_fm_191              ; 80ff7059d06e5d617520e8bed7b5b9da ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_df_o.sv                                                             ; altera_emif_arch_fm_191              ; c49c76784656158ed6da7efca2f23355 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_udir_cp_i.sv                                                             ; altera_emif_arch_fm_191              ; 60a75a2e59389318f2c8235eeab05d50 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_df.sv                                                               ; altera_emif_arch_fm_191              ; bf22119578c033cbf2331a21d3cf7466 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_bdir_se.sv                                                               ; altera_emif_arch_fm_191              ; 63bb6291505a79af1c9f0c44c1082c4f ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_buf_unused.sv                                                                ; altera_emif_arch_fm_191              ; c88289b3f172b750fe2c0c8cdeded62d ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_cal_counter.sv                                                               ; altera_emif_arch_fm_191              ; 6efd5a656b34ccd3e8088228da9d9ce6 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                       ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll.sv                                                                       ; altera_emif_arch_fm_191              ; 35d436a0c9251b0130964c8186ee27fa ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                              ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_fast_sim.sv                                                              ; altera_emif_arch_fm_191              ; b92e655672283646c3e06ca4e2259e4d ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                            ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_pll_extra_clks.sv                                                            ; altera_emif_arch_fm_191              ; 85f0e1bfb7786bea00a49a5c21bb814f ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                       ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_oct.sv                                                                       ; altera_emif_arch_fm_191              ; b04bafb50337480dfd3e8b1884df747f ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                            ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_core_clks_rsts.sv                                                            ; altera_emif_arch_fm_191              ; 17acb1c3aa6468dea9da87a37bef4ef1 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hps_clks_rsts.sv                                                             ; altera_emif_arch_fm_191              ; 0e9361a6ac41e4c367d54b142d466db8 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_local_reset.sv                                                               ; altera_emif_arch_fm_191              ; abd4ff306fc2b1a37b4a069983307a3c ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles_wrap.sv                                                             ; altera_emif_arch_fm_191              ; 3a52156c345984e003a19e8a99f52350 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv                                                                  ; altera_emif_arch_fm_191              ; c397f9c5451392a9f8aacf8fc7a00ae8 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_lane_remap.sv                                                             ; altera_emif_arch_fm_191              ; c84c421df20d7db06b1b4b80eadfa701 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_avl_if.sv                                                                ; altera_emif_arch_fm_191              ; a375ae014fad2a7cfa1059d1354d7b1a ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_sideband_if.sv                                                           ; altera_emif_arch_fm_191              ; fcc196247ed7a930637cf186217adc84 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_mmr_if.sv                                                                ; altera_emif_arch_fm_191              ; 31e61e97a565877d50119455d7e85fe6 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_amm_data_if.sv                                                           ; altera_emif_arch_fm_191              ; 802956fd5d5b3ce230ed683b21ad4fc0 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_phylite_if.sv                                                                ; altera_emif_arch_fm_191              ; d8404659d6a661fe4c26f47032ba1735 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_hmc_ast_data_if.sv                                                           ; altera_emif_arch_fm_191              ; 059ae16dc41fe4304e410cd81a05d592 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                    ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_afi_if.sv                                                                    ; altera_emif_arch_fm_191              ; 6247c18ca394c6013aff78c247681ff6 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                    ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_seq_if.sv                                                                    ; altera_emif_arch_fm_191              ; fac076358cc6aa05a06e5b0c72732580 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_regs.sv                                                                      ; altera_emif_arch_fm_191              ; f868cbb8e3e9497e2745db9a39f765b1 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                  ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/altera_std_synchronizer_nocut.v                                                                  ; altera_emif_arch_fm_191              ; 5b4687792529b5affe600347320dd392 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_ip_parameters.dat                                       ; User-Specified File                             ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_ip_parameters.dat                                       ; altera_emif_arch_fm_191              ; 3b72714f1d0f7d30f7d6ca651f9f9b55 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_spice_files.zip                                         ; User-Specified File                             ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_spice_files.zip                                         ; altera_emif_arch_fm_191              ; ba36f54f4e7d606c412901f3a04d9295 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_seq_params_synth.hex                                    ; User-Specified Hexadecimal (Intel-Format) File  ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_seq_params_synth.hex                                    ; altera_emif_arch_fm_191              ; 4828440e7d3ca4449caaf653b40ed027 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_seq_params_synth.txt                                    ; User-Specified File                             ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_seq_params_synth.txt                                    ; altera_emif_arch_fm_191              ; cdfcd2872871318202f04ba1f96ec9c8 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_seq_params_sim.txt                                      ; User-Specified File                             ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_seq_params_sim.txt                                      ; altera_emif_arch_fm_191              ; b8e07410f285561da57d1645a5ad4201 ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_readme.txt                                              ; User-Specified File                             ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi_readme.txt                                              ; altera_emif_arch_fm_191              ; b78e5bc2716f8dbfa2853959e810604b ;
; ip/qsys_top_r1/emif_hps/altera_emif_fm_hps_262/synth/emif_hps_altera_emif_fm_hps_262_zponssq.v                                                         ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/altera_emif_fm_hps_262/synth/emif_hps_altera_emif_fm_hps_262_zponssq.v                                                         ; altera_emif_fm_hps_262               ; 1e64cdd85505cc3dd8d404e84d77c9e1 ;
; ip/qsys_top_r1/emif_hps/synth/emif_hps.v                                                                                                               ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_hps/synth/emif_hps.v                                                                                                               ; emif_hps                             ; 57d948ad983b0dbcfd378203dac0eae6 ;
; ip/qsys_top_r1/emif_calbus_0.ip                                                                                                                        ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0.ip                                                                                                                        ;                                      ; c0d5e5a6b94f7510407ef403d3e7a729 ;
; ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/altera_emif_cal_iossm.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/altera_emif_cal_iossm.sv                                                                  ; altera_emif_cal_iossm_262            ; 1dedabe84604768d8bb071483824f876 ;
; ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/altera_emif_f2c_gearbox.sv                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/altera_emif_f2c_gearbox.sv                                                                ; altera_emif_cal_iossm_262            ; 6966254179a06df2b4036f431272a400 ;
; ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_code.hex                                  ; User-Specified Hexadecimal (Intel-Format) File  ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_code.hex                                  ; altera_emif_cal_iossm_262            ; 202378942429237a7667b3c7627497bc ;
; ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.hex                  ; User-Specified Hexadecimal (Intel-Format) File  ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.hex                  ; altera_emif_cal_iossm_262            ; 38b5de2ee95980f2f45eaf89ab45c840 ;
; ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.txt                  ; User-Specified File                             ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_sim_global_param_tbl.txt                  ; altera_emif_cal_iossm_262            ; 1f89c8a358b571e013c69e02c8b73c9f ;
; ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.hex                ; User-Specified Hexadecimal (Intel-Format) File  ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.hex                ; altera_emif_cal_iossm_262            ; 84977cc44cfe1f4474b10d7d596116e2 ;
; ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.txt                ; User-Specified File                             ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_synth_global_param_tbl.txt                ; altera_emif_cal_iossm_262            ; 0778d84ea001b0e2fdd63e856672c04e ;
; ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_arch.sv                                   ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da_arch.sv                                   ; altera_emif_cal_iossm_262            ; efa7b237bf299c1f1bfd2384ea66ff38 ;
; ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da.sv                                        ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_iossm_262/synth/emif_calbus_0_altera_emif_cal_iossm_262_xlix7da.sv                                        ; altera_emif_cal_iossm_262            ; bc8d8883a1d2ce8c8635225979762086 ;
; ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_262/synth/emif_calbus_0_altera_emif_cal_262_nkkelhq.v                                                     ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0/altera_emif_cal_262/synth/emif_calbus_0_altera_emif_cal_262_nkkelhq.v                                                     ; altera_emif_cal_262                  ; 7eb17f9e85fe42fa17be9d167bea6a5b ;
; ip/qsys_top_r1/emif_calbus_0/synth/emif_calbus_0.v                                                                                                     ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/emif_calbus_0/synth/emif_calbus_0.v                                                                                                     ; emif_calbus_0                        ; 3379aa2e21b0ea011e93cebc919d70a7 ;
; qsys_top_r1.qsys                                                                                                                                       ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1.qsys                                                                                                                                       ;                                      ; b88051dce30b723f85d8ea60ac2852c0 ;
; qsys_top_r1/altera_merlin_axi_translator_1921/synth/qsys_top_r1_altera_merlin_axi_translator_1921_uetfduq.sv                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_translator_1921/synth/qsys_top_r1_altera_merlin_axi_translator_1921_uetfduq.sv                                           ; altera_merlin_axi_translator_1921    ; e2d1ef2a535734e0bb5aa07bf3c67ed9 ;
; qsys_top_r1/altera_merlin_axi_translator_1921/synth/qsys_top_r1_altera_merlin_axi_translator_1921_rzjdxdi.sv                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_translator_1921/synth/qsys_top_r1_altera_merlin_axi_translator_1921_rzjdxdi.sv                                           ; altera_merlin_axi_translator_1921    ; ef51c4b54de78219aaf83979274dc8ea ;
; qsys_top_r1/altera_merlin_axi_master_ni_1941/synth/altera_merlin_address_alignment.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_master_ni_1941/synth/altera_merlin_address_alignment.sv                                                                  ; altera_merlin_axi_master_ni_1941     ; e583784dab0b9fccd4799a862c78617f ;
; qsys_top_r1/altera_merlin_axi_master_ni_1941/synth/qsys_top_r1_altera_merlin_axi_master_ni_1941_dfsyzvi.sv                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_master_ni_1941/synth/qsys_top_r1_altera_merlin_axi_master_ni_1941_dfsyzvi.sv                                             ; altera_merlin_axi_master_ni_1941     ; 6c65eb23ec11867d06a1f92a1c18c42a ;
; qsys_top_r1/altera_avalon_sc_fifo_1931/synth/qsys_top_r1_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                          ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_avalon_sc_fifo_1931/synth/qsys_top_r1_altera_avalon_sc_fifo_1931_vhmcgqy.v                                                          ; altera_avalon_sc_fifo_1931           ; 21808b3f901a3fd5289fd7b76fe374fe ;
; qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_ghdm7ly.v                          ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_ghdm7ly.v                          ; altera_merlin_axi_slave_ni_1941      ; af3754a43b5882ceb341aedba906b56a ;
; qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/altera_merlin_burst_uncompressor.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/altera_merlin_burst_uncompressor.sv                                                                  ; altera_merlin_axi_slave_ni_1941      ; b0dc35cd34e488d94a6bc55428875082 ;
; qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/altera_merlin_address_alignment.sv                                                                   ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/altera_merlin_address_alignment.sv                                                                   ; altera_merlin_axi_slave_ni_1941      ; e583784dab0b9fccd4799a862c78617f ;
; qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_1941_pedgx2q.sv                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_1941_pedgx2q.sv                                               ; altera_merlin_axi_slave_ni_1941      ; 87b59ea31a0eff4ad3fd22fb71bb0c3b ;
; qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_7qmnr4q.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_7qmnr4q.sv                                                           ; altera_merlin_router_1921            ; 840ef1753d921772963c7fe46fce65c3 ;
; qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_ez7jjdq.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_ez7jjdq.sv                                                           ; altera_merlin_router_1921            ; 694230db274dd7bd1839390311c03631 ;
; qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_jy645vq.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_jy645vq.sv                                                           ; altera_merlin_router_1921            ; 2dc2239986438cd24d501032f3fcc571 ;
; qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_dgbu4py.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_dgbu4py.sv                                                           ; altera_merlin_router_1921            ; f8098737318eea019e6f81d650e94098 ;
; qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_fqiuyra.sv                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_fqiuyra.sv                                             ; altera_merlin_demultiplexer_1921     ; 7dab949e54fe6833825146b617352b5d ;
; qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_dicohvy.sv                                                 ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_dicohvy.sv                                                 ; altera_merlin_multiplexer_1921       ; b5903399cebaefb9f53c5846eb1313d8 ;
; qsys_top_r1/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv                                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv                                                                           ; altera_merlin_multiplexer_1921       ; 011e4f887cae01deda8b8ba7acd23d61 ;
; qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_m63wsya.sv                                                 ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_m63wsya.sv                                                 ; altera_merlin_multiplexer_1921       ; a54e68deb67ca67f82559c59b942c913 ;
; qsys_top_r1/altera_merlin_width_adapter_1920/synth/qsys_top_r1_altera_merlin_width_adapter_1920_3f2l3ci.sv                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_width_adapter_1920/synth/qsys_top_r1_altera_merlin_width_adapter_1920_3f2l3ci.sv                                             ; altera_merlin_width_adapter_1920     ; 817c31475897e0307ea3723c38bbaf5e ;
; qsys_top_r1/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv                                                                  ; altera_merlin_width_adapter_1920     ; e583784dab0b9fccd4799a862c78617f ;
; qsys_top_r1/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv                                                                 ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv                                                                 ; altera_merlin_width_adapter_1920     ; b0dc35cd34e488d94a6bc55428875082 ;
; qsys_top_r1/altera_merlin_width_adapter_1920/synth/qsys_top_r1_altera_merlin_width_adapter_1920_nb4wvxa.sv                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_width_adapter_1920/synth/qsys_top_r1_altera_merlin_width_adapter_1920_nb4wvxa.sv                                             ; altera_merlin_width_adapter_1920     ; 5f481ae303b1c256bb7e0b0c9fb604d3 ;
; qsys_top_r1/altera_mm_interconnect_1920/synth/qsys_top_r1_altera_mm_interconnect_1920_jdizp5q.v                                                        ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_mm_interconnect_1920/synth/qsys_top_r1_altera_mm_interconnect_1920_jdizp5q.v                                                        ; altera_mm_interconnect_1920          ; 76b1008ccf14a9c872cc41d07794c842 ;
; qsys_top_r1/altera_merlin_master_translator_191/synth/qsys_top_r1_altera_merlin_master_translator_191_g7h47bq.sv                                       ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_master_translator_191/synth/qsys_top_r1_altera_merlin_master_translator_191_g7h47bq.sv                                       ; altera_merlin_master_translator_191  ; 888edaf4350ea1fe308a766fde47255a ;
; qsys_top_r1/altera_merlin_master_agent_191/synth/qsys_top_r1_altera_merlin_master_agent_191_mpbm6tq.sv                                                 ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_master_agent_191/synth/qsys_top_r1_altera_merlin_master_agent_191_mpbm6tq.sv                                                 ; altera_merlin_master_agent_191       ; 8c01c9226b7d4c51c95227cedbee0797 ;
; qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_bpmaysq.v                          ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_bpmaysq.v                          ; altera_merlin_axi_slave_ni_1941      ; e051a3298c466910e04ab5fe389116b3 ;
; qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_1941_fly5qya.sv                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_1941_fly5qya.sv                                               ; altera_merlin_axi_slave_ni_1941      ; 083b27d928ba46532b087b1b20ffeeab ;
; qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_zpn6mja.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_zpn6mja.sv                                                           ; altera_merlin_router_1921            ; 095aea4cff1ed41df641a17aa9232981 ;
; qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_7k3c5my.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_7k3c5my.sv                                                           ; altera_merlin_router_1921            ; e237aae266cf87100eb7f34dd81641e8 ;
; qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_kimbi3y.sv                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_kimbi3y.sv                                             ; altera_merlin_demultiplexer_1921     ; 9fc124674b6e81b085c2a8c89b7fd2ee ;
; qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_bcms7ua.sv                                                 ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_bcms7ua.sv                                                 ; altera_merlin_multiplexer_1921       ; 55eac20bc5adc52f7a5e6aa8d390f645 ;
; qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_ejbibiy.sv                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_ejbibiy.sv                                             ; altera_merlin_demultiplexer_1921     ; 1ad630cadb13ca84b96927acf0489273 ;
; qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_bacgeha.sv                                                 ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_bacgeha.sv                                                 ; altera_merlin_multiplexer_1921       ; 9cc877702ed5e2b75615ab50f1851f69 ;
; qsys_top_r1/altera_mm_interconnect_1920/synth/qsys_top_r1_altera_mm_interconnect_1920_zkg4qvq.v                                                        ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_mm_interconnect_1920/synth/qsys_top_r1_altera_mm_interconnect_1920_zkg4qvq.v                                                        ; altera_mm_interconnect_1920          ; 72ccec592416d53756b840f0b9447835 ;
; qsys_top_r1/altera_merlin_slave_translator_191/synth/qsys_top_r1_altera_merlin_slave_translator_191_x56fcki.sv                                         ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_slave_translator_191/synth/qsys_top_r1_altera_merlin_slave_translator_191_x56fcki.sv                                         ; altera_merlin_slave_translator_191   ; 389d04eb574bb1aa8a4408655f87b28a ;
; qsys_top_r1/altera_merlin_slave_agent_191/synth/qsys_top_r1_altera_merlin_slave_agent_191_ncfkfri.sv                                                   ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_slave_agent_191/synth/qsys_top_r1_altera_merlin_slave_agent_191_ncfkfri.sv                                                   ; altera_merlin_slave_agent_191        ; ea8d3db96becdca4894670ed794e8acd ;
; qsys_top_r1/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv                                                                    ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv                                                                    ; altera_merlin_slave_agent_191        ; b0dc35cd34e488d94a6bc55428875082 ;
; qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_tgshxyy.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_tgshxyy.sv                                                           ; altera_merlin_router_1921            ; 279b7b717c37d221ba81e02f0127ac0e ;
; qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_yx72a5q.sv                                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_router_1921/synth/qsys_top_r1_altera_merlin_router_1921_yx72a5q.sv                                                           ; altera_merlin_router_1921            ; 3497459792025f25279c3b1ffe609192 ;
; qsys_top_r1/altera_merlin_traffic_limiter_191/synth/qsys_top_r1_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya.v                      ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_traffic_limiter_191/synth/qsys_top_r1_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya.v                      ; altera_merlin_traffic_limiter_191    ; 026c9e7908edae081c8330a31f701b3f ;
; qsys_top_r1/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv                                                                    ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv                                                                    ; altera_merlin_traffic_limiter_191    ; f8d4541c60e8950e5af5c2df02268bd8 ;
; qsys_top_r1/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v                                                                   ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v                                                                   ; altera_merlin_traffic_limiter_191    ; b41d80715ae8e5e9d074814bb422ed8d ;
; qsys_top_r1/altera_merlin_traffic_limiter_191/synth/qsys_top_r1_altera_merlin_traffic_limiter_191_6blplji.sv                                           ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_traffic_limiter_191/synth/qsys_top_r1_altera_merlin_traffic_limiter_191_6blplji.sv                                           ; altera_merlin_traffic_limiter_191    ; c88c6b9932e53b6289afb3dc7cce6bba ;
; qsys_top_r1/altera_avalon_st_pipeline_stage_1920/synth/qsys_top_r1_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                     ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_avalon_st_pipeline_stage_1920/synth/qsys_top_r1_altera_avalon_st_pipeline_stage_1920_zterisq.sv                                     ; altera_avalon_st_pipeline_stage_1920 ; 111b2ee28cc509bfed692fa11acbcd2a ;
; qsys_top_r1/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v                                                                ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v                                                                ; altera_avalon_st_pipeline_stage_1920 ; b41d80715ae8e5e9d074814bb422ed8d ;
; qsys_top_r1/altera_merlin_burst_adapter_1923/synth/qsys_top_r1_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_zxxu6ja.v              ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_burst_adapter_1923/synth/qsys_top_r1_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_zxxu6ja.v              ; altera_merlin_burst_adapter_1923     ; a3800c748122105a60aaeb43c2f6868d ;
; qsys_top_r1/altera_merlin_burst_adapter_1923/synth/qsys_top_r1_altera_merlin_burst_adapter_1923_lovcyaa.sv                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_burst_adapter_1923/synth/qsys_top_r1_altera_merlin_burst_adapter_1923_lovcyaa.sv                                             ; altera_merlin_burst_adapter_1923     ; f44eb4126c12637679da009965a4454d ;
; qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv                                                               ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv                                                               ; altera_merlin_burst_adapter_1923     ; de5177220dd02385254ce9e2dc4ff5f8 ;
; qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                                 ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                                 ; altera_merlin_burst_adapter_1923     ; dbc062fc7820666e7670d13aaa4c1ddf ;
; qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv                                                                  ; altera_merlin_burst_adapter_1923     ; 700df9a03d8c035b9d776d5c1c866ad2 ;
; qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv                                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv                                                                      ; altera_merlin_burst_adapter_1923     ; 701fa91c204868fe53261b552b6b87cc ;
; qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv                                                                      ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv                                                                      ; altera_merlin_burst_adapter_1923     ; d2994b290464fd0733ab3e6628600d56 ;
; qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv                                                                   ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv                                                                   ; altera_merlin_burst_adapter_1923     ; ce2aeccc5530824cdfdde4bf50ea9134 ;
; qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv                                                                  ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv                                                                  ; altera_merlin_burst_adapter_1923     ; e583784dab0b9fccd4799a862c78617f ;
; qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_3ub3axq.sv                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_3ub3axq.sv                                             ; altera_merlin_demultiplexer_1921     ; 865458b094dfa3af32906ed81cc704e1 ;
; qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_zybekxy.sv                                                 ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_zybekxy.sv                                                 ; altera_merlin_multiplexer_1921       ; 85bce60fcbd46a6edd1b6a74b90a6766 ;
; qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_o2qhgby.sv                                             ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_o2qhgby.sv                                             ; altera_merlin_demultiplexer_1921     ; 0b9e0e253c6b6674cc9b61af7568e674 ;
; qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_3szlfoa.sv                                                 ; User-Specified SystemVerilog HDL File           ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_3szlfoa.sv                                                 ; altera_merlin_multiplexer_1921       ; e845a34e0d981838ca9ba3f5fdbaea21 ;
; qsys_top_r1/altera_mm_interconnect_1920/synth/qsys_top_r1_altera_mm_interconnect_1920_o523bhq.v                                                        ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_mm_interconnect_1920/synth/qsys_top_r1_altera_mm_interconnect_1920_o523bhq.v                                                        ; altera_mm_interconnect_1920          ; 29213b0948ae10167d21e40cb0465514 ;
; qsys_top_r1/altera_reset_controller_1921/synth/altera_reset_controller.v                                                                               ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_reset_controller_1921/synth/altera_reset_controller.v                                                                               ; altera_reset_controller_1921         ; e15e1b048ff2847e1d238bbe23cae5f0 ;
; qsys_top_r1/altera_reset_controller_1921/synth/altera_reset_synchronizer.v                                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_reset_controller_1921/synth/altera_reset_synchronizer.v                                                                             ; altera_reset_controller_1921         ; 1862fdac716b5bc3da320b1fe811043b ;
; qsys_top_r1/synth/qsys_top_r1.v                                                                                                                        ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/synth/qsys_top_r1.v                                                                                                                        ; qsys_top_r1                          ; 48b0b8cec7fd2badace14d25440006e5 ;
; ip/qsys_top_r1/qsys_top_pio_0.ip                                                                                                                       ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_pio_0.ip                                                                                                                       ;                                      ; 635fa8296ae27897b07dac8f79fcf6ae ;
; ip/qsys_top_r1/qsys_top_pio_0/altera_avalon_pio_1920/synth/qsys_top_pio_0_altera_avalon_pio_1920_2f6raky.v                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_pio_0/altera_avalon_pio_1920/synth/qsys_top_pio_0_altera_avalon_pio_1920_2f6raky.v                                             ; altera_avalon_pio_1920               ; ceb28286fc0b8ed1bb0213cbc97749dd ;
; ip/qsys_top_r1/qsys_top_pio_0/synth/qsys_top_pio_0.v                                                                                                   ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_pio_0/synth/qsys_top_pio_0.v                                                                                                   ; qsys_top_pio_0                       ; 5ecdaa880797c40208229e1b83cb0efe ;
; ip/qsys_top_r1/qsys_top_ram_controller_1.ip                                                                                                            ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_ram_controller_1.ip                                                                                                            ;                                      ; d823bb43fd9b5d5326079d766b999b3c ;
; ip/qsys_top_r1/qsys_top_ram_controller_1/ram_controller_10/synth/ram_test_controller.v                                                                 ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_ram_controller_1/ram_controller_10/synth/ram_test_controller.v                                                                 ; ram_controller_10                    ; 0b2de0530e343495c1b42c3ea46238df ;
; ip/qsys_top_r1/qsys_top_ram_controller_1/ram_controller_10/synth/chopper_fsm.v                                                                         ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_ram_controller_1/ram_controller_10/synth/chopper_fsm.v                                                                         ; ram_controller_10                    ; 3661e2e06a405338fb05e00fc412cf4a ;
; ip/qsys_top_r1/qsys_top_ram_controller_1/synth/qsys_top_ram_controller_1.v                                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_ram_controller_1/synth/qsys_top_ram_controller_1.v                                                                             ; qsys_top_ram_controller_1            ; aa5577c2f8337ec4338555b8c61b49b9 ;
; ip/qsys_top_r1/qsys_top_prbs_generator_1.ip                                                                                                            ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_prbs_generator_1.ip                                                                                                            ;                                      ; 7f8e0ffe1c1a8649d39ac915e379addf ;
; ip/qsys_top_r1/qsys_top_prbs_generator_1/prbs_generator_10/synth/prbs_pattern_generator.v                                                              ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_prbs_generator_1/prbs_generator_10/synth/prbs_pattern_generator.v                                                              ; prbs_generator_10                    ; 6750841209ec6b82662b3f446f0145bd ;
; ip/qsys_top_r1/qsys_top_prbs_generator_1/synth/qsys_top_prbs_generator_1.v                                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_prbs_generator_1/synth/qsys_top_prbs_generator_1.v                                                                             ; qsys_top_prbs_generator_1            ; 9d2e9b8382e5ce72d92be6e13f5f56cd ;
; ip/qsys_top_r1/qsys_top_pattern_writer_1.ip                                                                                                            ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_pattern_writer_1.ip                                                                                                            ;                                      ; 91cd95bd6b4c57291726ffc9f2d4abe2 ;
; ip/qsys_top_r1/qsys_top_pattern_writer_1/pattern_writer_10/synth/pattern_writer.v                                                                      ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_pattern_writer_1/pattern_writer_10/synth/pattern_writer.v                                                                      ; pattern_writer_10                    ; 4ca71e6976f698290ac8cc9ee03550c1 ;
; ip/qsys_top_r1/qsys_top_pattern_writer_1/synth/qsys_top_pattern_writer_1.v                                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_pattern_writer_1/synth/qsys_top_pattern_writer_1.v                                                                             ; qsys_top_pattern_writer_1            ; 0a9bbc25e2caf9805df7f043fba3236a ;
; ip/qsys_top_r1/qsys_top_onchip_memory2_0.ip                                                                                                            ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_onchip_memory2_0.ip                                                                                                            ;                                      ; 457917b799de9b3d83f4dafb0e308ec5 ;
; ip/qsys_top_r1/qsys_top_onchip_memory2_0/altera_avalon_onchip_memory2_1936/synth/qsys_top_onchip_memory2_0_altera_avalon_onchip_memory2_1936_of2tqhq.v ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_onchip_memory2_0/altera_avalon_onchip_memory2_1936/synth/qsys_top_onchip_memory2_0_altera_avalon_onchip_memory2_1936_of2tqhq.v ; altera_avalon_onchip_memory2_1936    ; 9c0aed14561c323e17d447eab298a1f9 ;
; ip/qsys_top_r1/qsys_top_onchip_memory2_0/synth/qsys_top_onchip_memory2_0.v                                                                             ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_onchip_memory2_0/synth/qsys_top_onchip_memory2_0.v                                                                             ; qsys_top_onchip_memory2_0            ; fc6b6de623d4cf466d56d49a822a5a2d ;
; ip/qsys_top_r1/qsys_top_axi_conduit_merger_0.ip                                                                                                        ; User-Specified IP File                          ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_axi_conduit_merger_0.ip                                                                                                        ;                                      ; 0367049228762a2ce77b760e06330d53 ;
; ip/qsys_top_r1/qsys_top_axi_conduit_merger_0/axi_conduit_merger_10/synth/axi_conduit_merger.v                                                          ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_axi_conduit_merger_0/axi_conduit_merger_10/synth/axi_conduit_merger.v                                                          ; axi_conduit_merger_10                ; fe365215459d721aec8e123cbd7c1670 ;
; ip/qsys_top_r1/qsys_top_axi_conduit_merger_0/synth/qsys_top_axi_conduit_merger_0.v                                                                     ; User-Specified Verilog HDL File                 ; /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_axi_conduit_merger_0/synth/qsys_top_axi_conduit_merger_0.v                                                                     ; qsys_top_axi_conduit_merger_0        ; 2174c1d5b1adcb79da05aead64a9d746 ;
; /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                          ; Megafunction                                    ; /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd                                                                                ; altera_work                          ;                                  ;
; /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                               ; Encrypted Megafunction                          ; /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                     ; altera_work                          ;                                  ;
; ip/qsys_top_r1/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                            ; User-Specified Synopsys Design Constraints File ; ip/qsys_top_r1/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                                                                                  ;                                      ; d85a70f08ed805db00b529bdd365af2e ;
; ip/qsys_top_r1/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_r4euiwq.sdc                       ; User-Specified Synopsys Design Constraints File ; ip/qsys_top_r1/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_r4euiwq.sdc                                                             ;                                      ; 991b70cd70282456f84baa05424e655e ;
; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi.sdc                                                     ; User-Specified Synopsys Design Constraints File ; ip/qsys_top_r1/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_hn5v4wi.sdc                                                                                           ;                                      ; 4ec91c448b61f4943109497ac4d63ad5 ;
; qsys_top_r1/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                                                             ; User-Specified Synopsys Design Constraints File ; qsys_top_r1/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                                                                                                   ;                                      ; eeb3d2e7716de422d2fd65464df5b37d ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_3ub3axq.sv                                                                   ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                            ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16753      ; Warning  ; 3     ; Verilog HDL warning at qsys_top_r1_altera_merlin_demultiplexer_1921_3ub3axq.sv(100): right shift count is greater than or equal to the width of the value ;
;     16753  ;          ;       ; Verilog HDL warning at qsys_top_r1_altera_merlin_demultiplexer_1921_3ub3axq.sv(100): right shift count is greater than or equal to the width of the value ;
;     16753  ;          ;       ; Verilog HDL warning at qsys_top_r1_altera_merlin_demultiplexer_1921_3ub3axq.sv(107): right shift count is greater than or equal to the width of the value ;
;     16753  ;          ;       ; Verilog HDL warning at qsys_top_r1_altera_merlin_demultiplexer_1921_3ub3axq.sv(114): right shift count is greater than or equal to the width of the value ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv                                                                  ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(938): truncated value with size 11 to match size of target (7) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_bacgeha.sv                                                                                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                              ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at qsys_top_r1_altera_merlin_multiplexer_1921_bacgeha.sv(331): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ip/qsys_top_r1/qsys_top_ram_controller_1/ram_controller_10/synth/ram_test_controller.v                                                     ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                          ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 1     ; Verilog HDL assignment warning at ram_test_controller.v(398): truncated value with size 17 to match size of target (16) ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Warnings for ip/qsys_top_r1/qsys_top_axi_conduit_merger_0/axi_conduit_merger_10/synth/axi_conduit_merger.v ;
+------------+----------+-------+----------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                             ;
+------------+----------+-------+----------------------------------------------------------------------------+
; 16788      ; Warning  ; 1     ; Net "axi_rbus_bp" does not have a driver at axi_conduit_merger.v(101)      ;
+------------+----------+-------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_3szlfoa.sv                                                                                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                              ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at qsys_top_r1_altera_merlin_multiplexer_1921_3szlfoa.sv(348): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top_r1/altera_mm_interconnect_1920/synth/qsys_top_r1_altera_mm_interconnect_1920_jdizp5q.v                                                                             ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                           ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16735      ; Warning  ; 1     ; Verilog HDL warning at qsys_top_r1_altera_mm_interconnect_1920_jdizp5q.v(638): actual bit length 64 differs from formal bit length 1 for port "s0_wuser" ;
+------------+----------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top_r1/altera_merlin_multiplexer_1921/synth/qsys_top_r1_altera_merlin_multiplexer_1921_zybekxy.sv                                                                                                                         ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                              ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13448      ; Warning  ; 1     ; Verilog HDL Case Statement warning at qsys_top_r1_altera_merlin_multiplexer_1921_zybekxy.sv(307): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur ;
+------------+----------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top_r1/altera_merlin_demultiplexer_1921/synth/qsys_top_r1_altera_merlin_demultiplexer_1921_kimbi3y.sv                                                                   ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                            ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 16753      ; Warning  ; 2     ; Verilog HDL warning at qsys_top_r1_altera_merlin_demultiplexer_1921_kimbi3y.sv(93): right shift count is greater than or equal to the width of the value  ;
;     16753  ;          ;       ; Verilog HDL warning at qsys_top_r1_altera_merlin_demultiplexer_1921_kimbi3y.sv(93): right shift count is greater than or equal to the width of the value  ;
;     16753  ;          ;       ; Verilog HDL warning at qsys_top_r1_altera_merlin_demultiplexer_1921_kimbi3y.sv(100): right shift count is greater than or equal to the width of the value ;
+------------+----------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_1941_fly5qya.sv                                                                  ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                         ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13469      ; Warning  ; 2     ; Verilog HDL assignment warning at qsys_top_r1_altera_merlin_axi_slave_ni_1941_fly5qya.sv(545): truncated value with size 5 to match size of target (2) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at qsys_top_r1_altera_merlin_axi_slave_ni_1941_fly5qya.sv(545): truncated value with size 5 to match size of target (2) ;
;     13469  ;          ;       ; Verilog HDL assignment warning at qsys_top_r1_altera_merlin_axi_slave_ni_1941_fly5qya.sv(844): truncated value with size 5 to match size of target (2) ;
+------------+----------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Fri Sep 27 15:40:41 2024
    Info: System process ID: 1555098
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off G3 -c G3_r1 --quick_elab
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "G3"
Info: Revision = "G3_r1"
Info: Running Design Analysis for tile IP
Info: Analyzing source files for Design Analysis mode for tile IP
Info: Elaborating for Design Analysis mode for tile IP from top-level entity "G3_r1"
Info (18235): Library search order is as follows: "clk_100; rst_in; altera_s10_user_rst_clkgate_1941; user_rst_clkgate_0; intel_agilex_interface_generator_191; intel_agilex_hps_2300; agilex_hps; altera_emif_arch_fm_191; altera_emif_fm_hps_262; emif_hps; altera_emif_cal_iossm_262; altera_emif_cal_262; emif_calbus_0; altera_merlin_axi_translator_1921; altera_merlin_axi_master_ni_1941; altera_avalon_sc_fifo_1931; altera_merlin_axi_slave_ni_1941; altera_merlin_router_1921; altera_merlin_demultiplexer_1921; altera_merlin_multiplexer_1921; altera_merlin_width_adapter_1920; altera_mm_interconnect_1920; altera_merlin_master_translator_191; altera_merlin_master_agent_191; altera_merlin_slave_translator_191; altera_merlin_slave_agent_191; altera_merlin_traffic_limiter_191; altera_avalon_st_pipeline_stage_1920; altera_merlin_burst_adapter_1923; altera_reset_controller_1921; qsys_top_r1; altera_avalon_pio_1920; qsys_top_pio_0; ram_controller_10; qsys_top_ram_controller_1; prbs_generator_10; qsys_top_prbs_generator_1; pattern_writer_10; qsys_top_pattern_writer_1; altera_avalon_onchip_memory2_1936; qsys_top_onchip_memory2_0; axi_conduit_merger_10; qsys_top_axi_conduit_merger_0". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (16788): Net "axi_rbus_bp" does not have a driver at axi_conduit_merger.v(101) File: /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_axi_conduit_merger_0/axi_conduit_merger_10/synth/axi_conduit_merger.v Line: 101
Warning (13469): Verilog HDL assignment warning at ram_test_controller.v(398): truncated value with size 17 to match size of target (16) File: /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/qsys_top_ram_controller_1/ram_controller_10/synth/ram_test_controller.v Line: 398
Info (19337): VHDL info at altera_agilex_config_reset_release_endpoint.vhd(120): executing entity "altera_agilex_config_reset_release_endpoint" with architecture "rtl" File: /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_agilex_config_reset_release_endpoint.vhd Line: 120
Info (19337): VHDL info at altera_fabric_endpoint.vhd(126): executing entity "altera_fabric_endpoint(send_width=0,receive_width=1,settings="{fabric agilex_config_reset_release dir agent psig 142e1a3c}")(1,60)" with architecture "rtl" File: /home/wisig/Quartus_prime_pro/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd Line: 126
Warning (16735): Verilog HDL warning at qsys_top_r1_altera_mm_interconnect_1920_jdizp5q.v(638): actual bit length 64 differs from formal bit length 1 for port "s0_wuser" File: /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_mm_interconnect_1920/synth/qsys_top_r1_altera_mm_interconnect_1920_jdizp5q.v Line: 638
Info (22567): Verilog HDL info at qsys_top_r1_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_avalon_sc_fifo_1931/synth/qsys_top_r1_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at qsys_top_r1_altera_merlin_width_adapter_1920_3f2l3ci.sv(317): extracting RAM for identifier 'data_array' File: /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_width_adapter_1920/synth/qsys_top_r1_altera_merlin_width_adapter_1920_3f2l3ci.sv Line: 317
Info (22567): Verilog HDL info at qsys_top_r1_altera_merlin_width_adapter_1920_3f2l3ci.sv(318): extracting RAM for identifier 'byteen_array' File: /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_width_adapter_1920/synth/qsys_top_r1_altera_merlin_width_adapter_1920_3f2l3ci.sv Line: 318
Warning (13469): Verilog HDL assignment warning at qsys_top_r1_altera_merlin_axi_slave_ni_1941_fly5qya.sv(545): truncated value with size 5 to match size of target (2) File: /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_1941_fly5qya.sv Line: 545
Warning (13469): Verilog HDL assignment warning at qsys_top_r1_altera_merlin_axi_slave_ni_1941_fly5qya.sv(844): truncated value with size 5 to match size of target (2) File: /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_axi_slave_ni_1941/synth/qsys_top_r1_altera_merlin_axi_slave_ni_1941_fly5qya.sv Line: 844
Info (22567): Verilog HDL info at qsys_top_r1_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_avalon_sc_fifo_1931/synth/qsys_top_r1_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Info (22567): Verilog HDL info at qsys_top_r1_altera_avalon_sc_fifo_1931_vhmcgqy.v(126): extracting RAM for identifier 'infer_mem' File: /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_avalon_sc_fifo_1931/synth/qsys_top_r1_altera_avalon_sc_fifo_1931_vhmcgqy.v Line: 126
Warning (13469): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(938): truncated value with size 11 to match size of target (7) File: /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv Line: 938
Info: Quartus Prime Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1513 megabytes
    Info: Processing ended: Fri Sep 27 15:40:55 2024
    Info: Elapsed time: 00:00:14
    Info: System process ID: 1555098


