{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 12:11:42 2016 " "Info: Processing started: Wed Dec 07 12:11:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off transmult -c transmult --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off transmult -c transmult --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register controller:inst2\|mac2a_sel\[0\] register mac:mac2\|dcfilter:inst3\|addin\[15\] 30.42 MHz 32.876 ns Internal " "Info: Clock \"clk\" has Internal fmax of 30.42 MHz between source register \"controller:inst2\|mac2a_sel\[0\]\" and destination register \"mac:mac2\|dcfilter:inst3\|addin\[15\]\" (period= 32.876 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.149 ns + Longest register register " "Info: + Longest register to register delay is 16.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mac2a_sel\[0\] 1 REG LC_X11_Y9_N5 58 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N5; Fanout = 58; REG Node = 'controller:inst2\|mac2a_sel\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mac2a_sel[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.590 ns) 2.429 ns mac_input_selector:inst11\|REG_MUX:mac2_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|_~26 2 COMB LC_X10_Y11_N9 1 " "Info: 2: + IC(1.839 ns) + CELL(0.590 ns) = 2.429 ns; Loc. = LC_X10_Y11_N9; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac2_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|_~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { controller:inst2|mac2a_sel[0] mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~26 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.114 ns) 4.251 ns mac_input_selector:inst11\|REG_MUX:mac2_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|_~27 3 COMB LC_X15_Y10_N4 1 " "Info: 3: + IC(1.708 ns) + CELL(0.114 ns) = 4.251 ns; Loc. = LC_X15_Y10_N4; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac2_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|_~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~26 mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~27 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.442 ns) 5.104 ns mac_input_selector:inst11\|REG_MUX:mac2_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~41 4 COMB LC_X15_Y10_N6 4 " "Info: 4: + IC(0.411 ns) + CELL(0.442 ns) = 5.104 ns; Loc. = LC_X15_Y10_N6; Fanout = 4; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac2_input_b\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~41'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~27 mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~41 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.590 ns) 6.404 ns mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs1a\[0\] 5 COMB LC_X16_Y10_N6 20 " "Info: 5: + IC(0.710 ns) + CELL(0.590 ns) = 6.404 ns; Loc. = LC_X16_Y10_N6; Fanout = 20; COMB Node = 'mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|cs1a\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~41 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs1a[0] } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.292 ns) 8.276 ns mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|le3a\[8\] 6 COMB LC_X15_Y8_N0 3 " "Info: 6: + IC(1.580 ns) + CELL(0.292 ns) = 8.276 ns; Loc. = LC_X15_Y8_N0; Fanout = 3; COMB Node = 'mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|le3a\[8\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs1a[0] mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.575 ns) 10.099 ns mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[1\]~27COUT1_44 7 COMB LC_X15_Y7_N2 2 " "Info: 7: + IC(1.248 ns) + CELL(0.575 ns) = 10.099 ns; Loc. = LC_X15_Y7_N2; Fanout = 2; COMB Node = 'mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[1\]~27COUT1_44'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27COUT1_44 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 10.707 ns mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[2\]~20 8 COMB LC_X15_Y7_N3 3 " "Info: 8: + IC(0.000 ns) + CELL(0.608 ns) = 10.707 ns; Loc. = LC_X15_Y7_N3; Fanout = 3; COMB Node = 'mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|add20_result\[2\]~20'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27COUT1_44 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~20 } "NODE_NAME" } } { "db/mult_o0n.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mult_o0n.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.432 ns) 12.662 ns mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_1~32COUT1_92 9 COMB LC_X10_Y7_N0 2 " "Info: 9: + IC(1.523 ns) + CELL(0.432 ns) = 12.662 ns; Loc. = LC_X10_Y7_N0; Fanout = 2; COMB Node = 'mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_1~32COUT1_92'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~20 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~32COUT1_92 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 13.270 ns mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_1~25 10 COMB LC_X10_Y7_N1 3 " "Info: 10: + IC(0.000 ns) + CELL(0.608 ns) = 13.270 ns; Loc. = LC_X10_Y7_N1; Fanout = 3; COMB Node = 'mac:mac2\|mult1:inst\|lpm_mult:lpm_mult_component\|mult_o0n:auto_generated\|op_1~25'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~32COUT1_92 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.564 ns) 15.054 ns mac:mac2\|dcfilter:inst3\|addin\[10\]~11 11 COMB LC_X11_Y7_N2 2 " "Info: 11: + IC(1.220 ns) + CELL(0.564 ns) = 15.054 ns; Loc. = LC_X11_Y7_N2; Fanout = 2; COMB Node = 'mac:mac2\|dcfilter:inst3\|addin\[10\]~11'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~25 mac:mac2|dcfilter:inst3|addin[10]~11 } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.132 ns mac:mac2\|dcfilter:inst3\|addin\[11\]~9 12 COMB LC_X11_Y7_N3 2 " "Info: 12: + IC(0.000 ns) + CELL(0.078 ns) = 15.132 ns; Loc. = LC_X11_Y7_N3; Fanout = 2; COMB Node = 'mac:mac2\|dcfilter:inst3\|addin\[11\]~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { mac:mac2|dcfilter:inst3|addin[10]~11 mac:mac2|dcfilter:inst3|addin[11]~9 } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 15.310 ns mac:mac2\|dcfilter:inst3\|addin\[12\]~7 13 COMB LC_X11_Y7_N4 3 " "Info: 13: + IC(0.000 ns) + CELL(0.178 ns) = 15.310 ns; Loc. = LC_X11_Y7_N4; Fanout = 3; COMB Node = 'mac:mac2\|dcfilter:inst3\|addin\[12\]~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { mac:mac2|dcfilter:inst3|addin[11]~9 mac:mac2|dcfilter:inst3|addin[12]~7 } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 16.149 ns mac:mac2\|dcfilter:inst3\|addin\[15\] 14 REG LC_X11_Y7_N7 2 " "Info: 14: + IC(0.000 ns) + CELL(0.839 ns) = 16.149 ns; Loc. = LC_X11_Y7_N7; Fanout = 2; REG Node = 'mac:mac2\|dcfilter:inst3\|addin\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { mac:mac2|dcfilter:inst3|addin[12]~7 mac:mac2|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.910 ns ( 36.60 % ) " "Info: Total cell delay = 5.910 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.239 ns ( 63.40 % ) " "Info: Total interconnect delay = 10.239 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.149 ns" { controller:inst2|mac2a_sel[0] mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~26 mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~27 mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~41 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs1a[0] mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27COUT1_44 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~20 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~32COUT1_92 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~25 mac:mac2|dcfilter:inst3|addin[10]~11 mac:mac2|dcfilter:inst3|addin[11]~9 mac:mac2|dcfilter:inst3|addin[12]~7 mac:mac2|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "16.149 ns" { controller:inst2|mac2a_sel[0] {} mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~26 {} mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~27 {} mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~41 {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs1a[0] {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27COUT1_44 {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~20 {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~32COUT1_92 {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~25 {} mac:mac2|dcfilter:inst3|addin[10]~11 {} mac:mac2|dcfilter:inst3|addin[11]~9 {} mac:mac2|dcfilter:inst3|addin[12]~7 {} mac:mac2|dcfilter:inst3|addin[15] {} } { 0.000ns 1.839ns 1.708ns 0.411ns 0.710ns 1.580ns 1.248ns 0.000ns 1.523ns 0.000ns 1.220ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.590ns 0.114ns 0.442ns 0.590ns 0.292ns 0.575ns 0.608ns 0.432ns 0.608ns 0.564ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.028 ns - Smallest " "Info: - Smallest clock skew is -0.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.740 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 184 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 184; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.711 ns) 2.740 ns mac:mac2\|dcfilter:inst3\|addin\[15\] 2 REG LC_X11_Y7_N7 2 " "Info: 2: + IC(0.560 ns) + CELL(0.711 ns) = 2.740 ns; Loc. = LC_X11_Y7_N7; Fanout = 2; REG Node = 'mac:mac2\|dcfilter:inst3\|addin\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clk mac:mac2|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.56 % ) " "Info: Total cell delay = 2.180 ns ( 79.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 20.44 % ) " "Info: Total interconnect delay = 0.560 ns ( 20.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk mac:mac2|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} mac:mac2|dcfilter:inst3|addin[15] {} } { 0.000ns 0.000ns 0.560ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.768 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 184 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 184; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns controller:inst2\|mac2a_sel\[0\] 2 REG LC_X11_Y9_N5 58 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X11_Y9_N5; Fanout = 58; REG Node = 'controller:inst2\|mac2a_sel\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk controller:inst2|mac2a_sel[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk controller:inst2|mac2a_sel[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} controller:inst2|mac2a_sel[0] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk mac:mac2|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} mac:mac2|dcfilter:inst3|addin[15] {} } { 0.000ns 0.000ns 0.560ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk controller:inst2|mac2a_sel[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} controller:inst2|mac2a_sel[0] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 81 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 81 -1 0 } } { "dcfilter.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/dcfilter.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.149 ns" { controller:inst2|mac2a_sel[0] mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~26 mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~27 mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~41 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs1a[0] mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27COUT1_44 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~20 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~32COUT1_92 mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~25 mac:mac2|dcfilter:inst3|addin[10]~11 mac:mac2|dcfilter:inst3|addin[11]~9 mac:mac2|dcfilter:inst3|addin[12]~7 mac:mac2|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "16.149 ns" { controller:inst2|mac2a_sel[0] {} mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~26 {} mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|_~27 {} mac_input_selector:inst11|REG_MUX:mac2_input_b|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~41 {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|cs1a[0] {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|le3a[8] {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[1]~27COUT1_44 {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|add20_result[2]~20 {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~32COUT1_92 {} mac:mac2|mult1:inst|lpm_mult:lpm_mult_component|mult_o0n:auto_generated|op_1~25 {} mac:mac2|dcfilter:inst3|addin[10]~11 {} mac:mac2|dcfilter:inst3|addin[11]~9 {} mac:mac2|dcfilter:inst3|addin[12]~7 {} mac:mac2|dcfilter:inst3|addin[15] {} } { 0.000ns 1.839ns 1.708ns 0.411ns 0.710ns 1.580ns 1.248ns 0.000ns 1.523ns 0.000ns 1.220ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.590ns 0.114ns 0.442ns 0.590ns 0.292ns 0.575ns 0.608ns 0.432ns 0.608ns 0.564ns 0.078ns 0.178ns 0.839ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk mac:mac2|dcfilter:inst3|addin[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} mac:mac2|dcfilter:inst3|addin[15] {} } { 0.000ns 0.000ns 0.560ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk controller:inst2|mac2a_sel[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} controller:inst2|mac2a_sel[0] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "matrix_register:inst\|reg8bit:a33\|dout\[2\] din\[2\] clk 7.653 ns register " "Info: tsu for register \"matrix_register:inst\|reg8bit:a33\|dout\[2\]\" (data pin = \"din\[2\]\", clock pin = \"clk\") is 7.653 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.384 ns + Longest pin register " "Info: + Longest pin to register delay is 10.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns din\[2\] 1 PIN PIN_2 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 12; PIN Node = 'din\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.800 ns) + CELL(0.115 ns) 10.384 ns matrix_register:inst\|reg8bit:a33\|dout\[2\] 2 REG LC_X12_Y9_N9 2 " "Info: 2: + IC(8.800 ns) + CELL(0.115 ns) = 10.384 ns; Loc. = LC_X12_Y9_N9; Fanout = 2; REG Node = 'matrix_register:inst\|reg8bit:a33\|dout\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.915 ns" { din[2] matrix_register:inst|reg8bit:a33|dout[2] } "NODE_NAME" } } { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 15.25 % ) " "Info: Total cell delay = 1.584 ns ( 15.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.800 ns ( 84.75 % ) " "Info: Total interconnect delay = 8.800 ns ( 84.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.384 ns" { din[2] matrix_register:inst|reg8bit:a33|dout[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.384 ns" { din[2] {} din[2]~out0 {} matrix_register:inst|reg8bit:a33|dout[2] {} } { 0.000ns 0.000ns 8.800ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.768 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 184 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 184; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns matrix_register:inst\|reg8bit:a33\|dout\[2\] 2 REG LC_X12_Y9_N9 2 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y9_N9; Fanout = 2; REG Node = 'matrix_register:inst\|reg8bit:a33\|dout\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk matrix_register:inst|reg8bit:a33|dout[2] } "NODE_NAME" } } { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk matrix_register:inst|reg8bit:a33|dout[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} matrix_register:inst|reg8bit:a33|dout[2] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.384 ns" { din[2] matrix_register:inst|reg8bit:a33|dout[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "10.384 ns" { din[2] {} din[2]~out0 {} matrix_register:inst|reg8bit:a33|dout[2] {} } { 0.000ns 0.000ns 8.800ns } { 0.000ns 1.469ns 0.115ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk matrix_register:inst|reg8bit:a33|dout[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} matrix_register:inst|reg8bit:a33|dout[2] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mac2ina\[1\] controller:inst2\|mac2a_sel\[1\] 15.357 ns register " "Info: tco from clock \"clk\" to destination pin \"mac2ina\[1\]\" through register \"controller:inst2\|mac2a_sel\[1\]\" is 15.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.768 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 184 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 184; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns controller:inst2\|mac2a_sel\[1\] 2 REG LC_X11_Y9_N3 41 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X11_Y9_N3; Fanout = 41; REG Node = 'controller:inst2\|mac2a_sel\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk controller:inst2|mac2a_sel[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk controller:inst2|mac2a_sel[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} controller:inst2|mac2a_sel[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 81 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.365 ns + Longest register pin " "Info: + Longest register to pin delay is 12.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mac2a_sel\[1\] 1 REG LC_X11_Y9_N3 41 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N3; Fanout = 41; REG Node = 'controller:inst2\|mac2a_sel\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mac2a_sel[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/controller.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.981 ns) + CELL(0.114 ns) 3.095 ns mac_input_selector:inst11\|REG_MUX:mac2_input_a\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~26 2 COMB LC_X15_Y9_N9 1 " "Info: 2: + IC(2.981 ns) + CELL(0.114 ns) = 3.095 ns; Loc. = LC_X15_Y9_N9; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac2_input_a\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.095 ns" { controller:inst2|mac2a_sel[1] mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~26 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.442 ns) 5.517 ns mac_input_selector:inst11\|REG_MUX:mac2_input_a\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~27 3 COMB LC_X15_Y9_N5 1 " "Info: 3: + IC(1.980 ns) + CELL(0.442 ns) = 5.517 ns; Loc. = LC_X15_Y9_N5; Fanout = 1; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac2_input_a\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~26 mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~27 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.590 ns) 6.829 ns mac_input_selector:inst11\|REG_MUX:mac2_input_a\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~28 4 COMB LC_X15_Y9_N0 10 " "Info: 4: + IC(0.722 ns) + CELL(0.590 ns) = 6.829 ns; Loc. = LC_X15_Y9_N0; Fanout = 10; COMB Node = 'mac_input_selector:inst11\|REG_MUX:mac2_input_a\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[1\]~28'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~27 mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~28 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.412 ns) + CELL(2.124 ns) 12.365 ns mac2ina\[1\] 5 PIN PIN_65 0 " "Info: 5: + IC(3.412 ns) + CELL(2.124 ns) = 12.365 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'mac2ina\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.536 ns" { mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~28 mac2ina[1] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { -184 984 1160 -168 "mac2ina\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.270 ns ( 26.45 % ) " "Info: Total cell delay = 3.270 ns ( 26.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.095 ns ( 73.55 % ) " "Info: Total interconnect delay = 9.095 ns ( 73.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.365 ns" { controller:inst2|mac2a_sel[1] mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~26 mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~27 mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~28 mac2ina[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.365 ns" { controller:inst2|mac2a_sel[1] {} mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~26 {} mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~27 {} mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~28 {} mac2ina[1] {} } { 0.000ns 2.981ns 1.980ns 0.722ns 3.412ns } { 0.000ns 0.114ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk controller:inst2|mac2a_sel[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} controller:inst2|mac2a_sel[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.365 ns" { controller:inst2|mac2a_sel[1] mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~26 mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~27 mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~28 mac2ina[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.365 ns" { controller:inst2|mac2a_sel[1] {} mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~26 {} mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~27 {} mac_input_selector:inst11|REG_MUX:mac2_input_a|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[1]~28 {} mac2ina[1] {} } { 0.000ns 2.981ns 1.980ns 0.722ns 3.412ns } { 0.000ns 0.114ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "matrix_register:inst\|reg8bit:a11\|dout\[4\] din\[4\] clk -4.272 ns register " "Info: th for register \"matrix_register:inst\|reg8bit:a11\|dout\[4\]\" (data pin = \"din\[4\]\", clock pin = \"clk\") is -4.272 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.768 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 184 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 184; CLK Node = 'clk'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 56 -96 72 72 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns matrix_register:inst\|reg8bit:a11\|dout\[4\] 2 REG LC_X10_Y11_N8 2 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X10_Y11_N8; Fanout = 2; REG Node = 'matrix_register:inst\|reg8bit:a11\|dout\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk matrix_register:inst|reg8bit:a11|dout[4] } "NODE_NAME" } } { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk matrix_register:inst|reg8bit:a11|dout[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} matrix_register:inst|reg8bit:a11|dout[4] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.055 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.055 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns din\[4\] 1 PIN PIN_92 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_92; Fanout = 12; PIN Node = 'din\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/transmult.bdf" { { 8 -96 72 24 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.465 ns) + CELL(0.115 ns) 7.055 ns matrix_register:inst\|reg8bit:a11\|dout\[4\] 2 REG LC_X10_Y11_N8 2 " "Info: 2: + IC(5.465 ns) + CELL(0.115 ns) = 7.055 ns; Loc. = LC_X10_Y11_N8; Fanout = 2; REG Node = 'matrix_register:inst\|reg8bit:a11\|dout\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.580 ns" { din[4] matrix_register:inst|reg8bit:a11|dout[4] } "NODE_NAME" } } { "reg8bit.v" "" { Text "C:/Users/Eric/Documents/Fall 2016/CSE 5387/Project (old)/reg8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 22.54 % ) " "Info: Total cell delay = 1.590 ns ( 22.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.465 ns ( 77.46 % ) " "Info: Total interconnect delay = 5.465 ns ( 77.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.055 ns" { din[4] matrix_register:inst|reg8bit:a11|dout[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.055 ns" { din[4] {} din[4]~out0 {} matrix_register:inst|reg8bit:a11|dout[4] {} } { 0.000ns 0.000ns 5.465ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk matrix_register:inst|reg8bit:a11|dout[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} matrix_register:inst|reg8bit:a11|dout[4] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.055 ns" { din[4] matrix_register:inst|reg8bit:a11|dout[4] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.055 ns" { din[4] {} din[4]~out0 {} matrix_register:inst|reg8bit:a11|dout[4] {} } { 0.000ns 0.000ns 5.465ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 12:11:42 2016 " "Info: Processing ended: Wed Dec 07 12:11:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
