

================================================================
== Vivado HLS Report for 'blockControl173'
================================================================
* Date:           Sat May 15 00:01:25 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_gapjuntion_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.188|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    4|  5002|    4|  5002|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+------+-----+------+---------+
        |                        |             |   Latency  |  Interval  | Pipeline|
        |        Instance        |    Module   | min |  max | min |  max |   Type  |
        +------------------------+-------------+-----+------+-----+------+---------+
        |grp_getVoltages_fu_118  |getVoltages  |    3|  5001|    3|  5001|   none  |
        +------------------------+-------------+-----+------+-----+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     121|      63|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|       5|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     126|     101|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-----+----+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF | LUT|
    +------------------------+-------------+---------+-------+-----+----+
    |grp_getVoltages_fu_118  |getVoltages  |        0|      0|  121|  63|
    +------------------------+-------------+---------+-------+-----+----+
    |Total                   |             |        0|      0|  121|  63|
    +------------------------+-------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   1|           1|           1|
    |ap_block_state2  |    or    |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           2|           2|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |V_data_V_data_0_write                 |   3|          2|    1|          2|
    |V_data_V_data_1_write                 |   3|          2|    1|          2|
    |V_data_V_data_2_write                 |   3|          2|    1|          2|
    |V_data_V_data_3_write                 |   3|          2|    1|          2|
    |ap_NS_fsm                             |   3|          3|    1|          3|
    |ap_done                               |   3|          2|    1|          2|
    |input_V_data_TREADY                   |   3|          2|    1|          2|
    |real_start                            |   3|          2|    1|          2|
    |simConfig_BLOCK_NUMBERS_V_out_blk_n   |   3|          2|    1|          2|
    |simConfig_rowBegin_V_out_blk_n        |   3|          2|    1|          2|
    |simConfig_rowEnd_V_out_blk_n          |   3|          2|    1|          2|
    |simConfig_rowsToSimulate_V_out_blk_n  |   3|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  36|         25|   12|         25|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  2|   0|    2|          0|
    |ap_done_reg                          |  1|   0|    1|          0|
    |grp_getVoltages_fu_118_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                       |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  5|   0|    5|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |  in |    1| ap_ctrl_hs |         blockControl173        | return value |
|ap_rst                                 |  in |    1| ap_ctrl_hs |         blockControl173        | return value |
|ap_start                               |  in |    1| ap_ctrl_hs |         blockControl173        | return value |
|start_full_n                           |  in |    1| ap_ctrl_hs |         blockControl173        | return value |
|ap_done                                | out |    1| ap_ctrl_hs |         blockControl173        | return value |
|ap_continue                            |  in |    1| ap_ctrl_hs |         blockControl173        | return value |
|ap_idle                                | out |    1| ap_ctrl_hs |         blockControl173        | return value |
|ap_ready                               | out |    1| ap_ctrl_hs |         blockControl173        | return value |
|start_out                              | out |    1| ap_ctrl_hs |         blockControl173        | return value |
|start_write                            | out |    1| ap_ctrl_hs |         blockControl173        | return value |
|input_V_data_TDATA                     |  in |   64|    axis    |          input_V_data          |    pointer   |
|input_V_data_TVALID                    |  in |    1|    axis    |          input_V_data          |    pointer   |
|input_V_data_TREADY                    | out |    1|    axis    |          input_V_data          |    pointer   |
|V_SIZE                                 |  in |   32|  ap_stable |             V_SIZE             |    scalar    |
|p_read                                 |  in |   27|  ap_stable |             p_read             |    scalar    |
|p_read1                                |  in |   27|  ap_stable |             p_read1            |    scalar    |
|p_read2                                |  in |   27|  ap_stable |             p_read2            |    scalar    |
|p_read3                                |  in |   27|  ap_stable |             p_read3            |    scalar    |
|simConfig_rowBegin_V_out_din           | out |   27|   ap_fifo  |    simConfig_rowBegin_V_out    |    pointer   |
|simConfig_rowBegin_V_out_full_n        |  in |    1|   ap_fifo  |    simConfig_rowBegin_V_out    |    pointer   |
|simConfig_rowBegin_V_out_write         | out |    1|   ap_fifo  |    simConfig_rowBegin_V_out    |    pointer   |
|simConfig_rowEnd_V_out_din             | out |   27|   ap_fifo  |     simConfig_rowEnd_V_out     |    pointer   |
|simConfig_rowEnd_V_out_full_n          |  in |    1|   ap_fifo  |     simConfig_rowEnd_V_out     |    pointer   |
|simConfig_rowEnd_V_out_write           | out |    1|   ap_fifo  |     simConfig_rowEnd_V_out     |    pointer   |
|simConfig_rowsToSimulate_V_out_din     | out |   27|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_full_n  |  in |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_rowsToSimulate_V_out_write   | out |    1|   ap_fifo  | simConfig_rowsToSimulate_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_din      | out |   27|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_full_n   |  in |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|simConfig_BLOCK_NUMBERS_V_out_write    | out |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V_out |    pointer   |
|V_data_V_data_0_din                    | out |   32|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_0_full_n                 |  in |    1|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_0_write                  | out |    1|   ap_fifo  |         V_data_V_data_0        |    pointer   |
|V_data_V_data_1_din                    | out |   32|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_1_full_n                 |  in |    1|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_1_write                  | out |    1|   ap_fifo  |         V_data_V_data_1        |    pointer   |
|V_data_V_data_2_din                    | out |   32|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_2_full_n                 |  in |    1|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_2_write                  | out |    1|   ap_fifo  |         V_data_V_data_2        |    pointer   |
|V_data_V_data_3_din                    | out |   32|   ap_fifo  |         V_data_V_data_3        |    pointer   |
|V_data_V_data_3_full_n                 |  in |    1|   ap_fifo  |         V_data_V_data_3        |    pointer   |
|V_data_V_data_3_write                  | out |    1|   ap_fifo  |         V_data_V_data_3        |    pointer   |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

