INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/3 course/1 Term/CircDes/lab_2/lab_2.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/3 course/1 Term/CircDes/lab_2/lab_2.srcs/sim_1/new/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
