{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651374966122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651374966122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 15:16:05 2022 " "Processing started: Sun May 01 15:16:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651374966122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651374966122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651374966122 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651374967033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-arc " "Found design unit 1: Timer-arc" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651374967722 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651374967722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651374967722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Counter-arc " "Found design unit 1: BCD_Counter-arc" {  } { { "BCD_Counter.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/BCD_Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651374967724 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter " "Found entity 1: BCD_Counter" {  } { { "BCD_Counter.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/BCD_Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651374967724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651374967724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651374967768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_Q_Ones Timer.vhd(17) " "Verilog HDL or VHDL warning at Timer.vhd(17): object \"C_Q_Ones\" assigned a value but never read" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1651374967777 "|Timer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timer.vhd(78) " "VHDL Process Statement warning at Timer.vhd(78): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1651374967777 "|Timer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp Timer.vhd(53) " "VHDL Process Statement warning at Timer.vhd(53): inferring latch(es) for signal or variable \"tmp\", which holds its previous value in one or more paths through the process" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1651374967777 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] Timer.vhd(53) " "Inferred latch for \"tmp\[0\]\" at Timer.vhd(53)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651374967777 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] Timer.vhd(53) " "Inferred latch for \"tmp\[1\]\" at Timer.vhd(53)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651374967777 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] Timer.vhd(53) " "Inferred latch for \"tmp\[2\]\" at Timer.vhd(53)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651374967777 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] Timer.vhd(53) " "Inferred latch for \"tmp\[3\]\" at Timer.vhd(53)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651374967777 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] Timer.vhd(53) " "Inferred latch for \"tmp\[4\]\" at Timer.vhd(53)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651374967777 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] Timer.vhd(53) " "Inferred latch for \"tmp\[5\]\" at Timer.vhd(53)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651374967777 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] Timer.vhd(53) " "Inferred latch for \"tmp\[6\]\" at Timer.vhd(53)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651374967777 "|Timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] Timer.vhd(53) " "Inferred latch for \"tmp\[7\]\" at Timer.vhd(53)" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1651374967777 "|Timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Counter BCD_Counter:DUO " "Elaborating entity \"BCD_Counter\" for hierarchy \"BCD_Counter:DUO\"" {  } { { "Timer.vhd" "DUO" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651374967779 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[0\] VCC " "Pin \"LED_out\[0\]\" is stuck at VCC" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1651374968355 "|Timer|LED_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1651374968355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1651374968467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1651374968754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651374968754 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/PILK/Lab3/Timer.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1651374968869 "|Timer|Clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1651374968869 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1651374968870 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1651374968870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1651374968870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1651374968870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651374968898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 15:16:08 2022 " "Processing ended: Sun May 01 15:16:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651374968898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651374968898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651374968898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651374968898 ""}
