
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Sep 25 16:02:13 2023
| Design       : top_cymometer
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                               
**********************************************************************************************************************************************
                                                                                      Clock   Non-clock                                       
 Clock                                 Period       Waveform            Type          Loads       Loads  Sources                              
----------------------------------------------------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk                 1000.0000    {0.0000 500.0000}   Declared        612           2  {sys_clk}                            
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared         49           0  {u_pll_100m/u_pll_e3/goppll/CLKOUT0} 
 top_cymometer|clk_fx                  1000.0000    {0.0000 500.0000}   Declared         53           1  {clk_fx}                             
==============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_cymometer|sys_clk                     
 Inferred_clock_group_1        asynchronous               pll_100m|u_pll_100m/u_pll_e3/CLKOUT0      
 Inferred_clock_group_2        asynchronous               top_cymometer|clk_fx                      
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk       1.0000 MHz    101.8953 MHz      1000.0000         9.8140        990.186
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                             1.0000 MHz    203.1282 MHz      1000.0000         4.9230        995.077
 top_cymometer|clk_fx        1.0000 MHz    297.0003 MHz      1000.0000         3.3670        996.633
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk  top_cymometer|sys_clk      990.186       0.000              0           1941
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                        pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                                                   995.077       0.000              0            125
 top_cymometer|clk_fx   top_cymometer|clk_fx       996.633       0.000              0            173
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk  top_cymometer|sys_clk        0.261       0.000              0           1941
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                        pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                                                     0.267       0.000              0            125
 top_cymometer|clk_fx   top_cymometer|clk_fx         0.398       0.000              0            173
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk                             499.380       0.000              0            612
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0              499.380       0.000              0             49
 top_cymometer|clk_fx                              498.862       0.000              0             53
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk  top_cymometer|sys_clk      993.213       0.000              0           1941
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                        pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                                                   996.526       0.000              0            125
 top_cymometer|clk_fx   top_cymometer|clk_fx       997.605       0.000              0            173
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk  top_cymometer|sys_clk        0.266       0.000              0           1941
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                        pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
                                                     0.227       0.000              0            125
 top_cymometer|clk_fx   top_cymometer|clk_fx         0.310       0.000              0            173
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_cymometer|sys_clk                             499.504       0.000              0            612
 pll_100m|u_pll_100m/u_pll_e3/CLKOUT0              499.504       0.000              0             49
 top_cymometer|clk_fx                              499.090       0.000              0             53
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_cymometer|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.158  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.146
  Launch Clock Delay      :  5.167
  Clock Pessimism Removal :  0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.542       3.966         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.304       4.270 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.897       5.167         nt_lcd_clk       
 CLMA_42_129/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/CLK

 CLMA_42_129/Q3                    tco                   0.288       5.455 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.557       6.012         u_lcd_rgb_char/pixel_ypos [2]
                                   td                    0.327       6.339 f       u_lcd_rgb_char/u_lcd_display/N43_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.339         u_lcd_rgb_char/u_lcd_display/N43_1.co [2]
 CLMA_46_132/Y2                    td                    0.271       6.610 r       u_lcd_rgb_char/u_lcd_display/N43_1.fsub_3/gateop_A2/Y0
                                   net (fanout=2)        0.551       7.161         u_lcd_rgb_char/u_lcd_display/N412 [7]
                                   td                    0.327       7.488 f       u_lcd_rgb_char/u_lcd_display/N55_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.488         u_lcd_rgb_char/u_lcd_display/N55_1.co [6]
 CLMS_46_133/Y3                    td                    0.501       7.989 r       u_lcd_rgb_char/u_lcd_display/N55_1.fsub_7/gateop_A2/Y1
                                   net (fanout=4)        0.272       8.261         u_lcd_rgb_char/u_lcd_display/N55 [10]
 CLMA_46_136/Y2                    td                    0.487       8.748 r       u_lcd_rgb_char/u_lcd_display/N3481_181/gateop_perm/Z
                                   net (fanout=13)       0.602       9.350         u_lcd_rgb_char/u_lcd_display/_N10541
 CLMA_46_124/Y3                    td                    0.459       9.809 r       u_lcd_rgb_char/u_lcd_display/N3481_837/gateop_perm/Z
                                   net (fanout=1)        0.401      10.210         u_lcd_rgb_char/u_lcd_display/_N11927
 CLMA_42_128/Y2                    td                    0.492      10.702 f       u_lcd_rgb_char/u_lcd_display/N3481_839/gateop_perm/Z
                                   net (fanout=1)        0.403      11.105         u_lcd_rgb_char/u_lcd_display/_N11929
 CLMA_46_124/Y1                    td                    0.212      11.317 r       u_lcd_rgb_char/u_lcd_display/N3481_857/gateop_perm/Z
                                   net (fanout=1)        0.706      12.023         u_lcd_rgb_char/u_lcd_display/_N11947
 CLMS_46_125/Y1                    td                    0.212      12.235 r       u_lcd_rgb_char/u_lcd_display/N3481_860/gateop_perm/Z
                                   net (fanout=2)        0.412      12.647         u_lcd_rgb_char/u_lcd_display/_N10822
 CLMA_50_124/Y1                    td                    0.212      12.859 r       u_lcd_rgb_char/u_lcd_display/N3485_10/gateop_perm/Z
                                   net (fanout=2)        0.411      13.270         u_lcd_rgb_char/u_lcd_display/N3485
 CLMS_46_125/Y3                    td                    0.287      13.557 r       u_lcd_rgb_char/u_lcd_display/N3470_24/gateop/F
                                   net (fanout=1)        0.405      13.962         u_lcd_rgb_char/u_lcd_display/_N2972
 CLMA_50_124/Y2                    td                    0.286      14.248 r       u_lcd_rgb_char/u_lcd_display/N3470_29/gateop/F
                                   net (fanout=1)        0.404      14.652         u_lcd_rgb_char/u_lcd_display/_N2977
 CLMA_46_128/A4                                                            r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  14.652         Logic Levels: 10 
                                                                                   Logic: 4.361ns(45.978%), Route: 5.124ns(54.022%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082    1001.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.149    1003.188         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.219    1003.407 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.739    1004.146         nt_lcd_clk       
 CLMA_46_128/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.863    1005.009                          
 clock uncertainty                                      -0.050    1004.959                          

 Setup time                                             -0.121    1004.838                          

 Data required time                                               1004.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.838                          
 Data arrival time                                                  14.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/Cin
Path Group  : top_cymometer|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.055
  Launch Clock Delay      :  4.522
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      2.116       4.522         ntclkbufg_0      
 CLMS_10_145/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_145/Q3                    tco                   0.288       4.810 r       u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.552       5.362         u_lcd_rgb_char/lcd_id [14]
 CLMA_14_148/Y2                    td                    0.210       5.572 r       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.120       5.692         u_lcd_rgb_char/u_clk_div/_N10683
 CLMA_14_148/Y0                    td                    0.210       5.902 r       u_lcd_rgb_char/u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.259       6.161         u_lcd_rgb_char/u_clk_div/_N11858_2
 CLMA_14_148/Y1                    td                    0.288       6.449 r       u_lcd_rgb_char/u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=27)       0.565       7.014         u_lcd_rgb_char/u_lcd_driver/h_disp [9]
                                   td                    0.326       7.340 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.340         u_lcd_rgb_char/u_lcd_driver/_N619
 CLMA_18_140/COUT                  td                    0.058       7.398 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.398         u_lcd_rgb_char/u_lcd_driver/_N621
 CLMA_18_144/Y1                    td                    0.498       7.896 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.750       8.646         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_22_124/COUT                  td                    0.502       9.148 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.148         u_lcd_rgb_char/u_lcd_driver/_N737
 CLMA_22_128/Y0                    td                    0.269       9.417 r       u_lcd_rgb_char/u_lcd_driver/N16_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.410       9.827         u_lcd_rgb_char/u_lcd_driver/N16 [7]
 CLMA_22_132/COUT                  td                    0.507      10.334 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.334         u_lcd_rgb_char/u_lcd_driver/N17.co [6]
 CLMA_22_136/Y1                    td                    0.498      10.832 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/gateop_A2/Y1
                                   net (fanout=6)        0.267      11.099         u_lcd_rgb_char/u_lcd_driver/N17
 CLMA_18_136/Y2                    td                    0.210      11.309 r       u_lcd_rgb_char/u_lcd_driver/N116_1/gateop_perm/Z
                                   net (fanout=7)        0.908      12.217         u_lcd_rgb_char/u_lcd_driver/N18
 CLMA_42_129/COUT                  td                    0.515      12.732 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.732         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                   td                    0.058      12.790 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.790         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
 CLMA_42_133/COUT                  td                    0.058      12.848 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.848         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
                                   td                    0.058      12.906 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.906         u_lcd_rgb_char/u_lcd_driver/N25.co [9]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.906         Logic Levels: 12 
                                                                                   Logic: 4.553ns(54.306%), Route: 3.831ns(45.694%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082    1001.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.149    1003.188         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.219    1003.407 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.648    1004.055         nt_lcd_clk       
 CLMA_42_137/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.341    1004.396                          
 clock uncertainty                                      -0.050    1004.346                          

 Setup time                                             -0.167    1004.179                          

 Data required time                                               1004.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.179                          
 Data arrival time                                                  12.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Cin
Path Group  : top_cymometer|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.055
  Launch Clock Delay      :  4.522
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      2.116       4.522         ntclkbufg_0      
 CLMS_10_145/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_145/Q3                    tco                   0.288       4.810 r       u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.552       5.362         u_lcd_rgb_char/lcd_id [14]
 CLMA_14_148/Y2                    td                    0.210       5.572 r       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.120       5.692         u_lcd_rgb_char/u_clk_div/_N10683
 CLMA_14_148/Y0                    td                    0.210       5.902 r       u_lcd_rgb_char/u_clk_div/N19_4/gateop_perm/Z
                                   net (fanout=1)        0.259       6.161         u_lcd_rgb_char/u_clk_div/_N11858_2
 CLMA_14_148/Y1                    td                    0.288       6.449 r       u_lcd_rgb_char/u_clk_div/N19_9/gateop_perm/Z
                                   net (fanout=27)       0.565       7.014         u_lcd_rgb_char/u_lcd_driver/h_disp [9]
                                   td                    0.326       7.340 f       u_lcd_rgb_char/u_lcd_driver/N12_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.340         u_lcd_rgb_char/u_lcd_driver/_N619
 CLMA_18_140/COUT                  td                    0.058       7.398 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.398         u_lcd_rgb_char/u_lcd_driver/_N621
 CLMA_18_144/Y1                    td                    0.498       7.896 r       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.750       8.646         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_22_124/COUT                  td                    0.502       9.148 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.148         u_lcd_rgb_char/u_lcd_driver/_N737
 CLMA_22_128/Y0                    td                    0.269       9.417 r       u_lcd_rgb_char/u_lcd_driver/N16_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.410       9.827         u_lcd_rgb_char/u_lcd_driver/N16 [7]
 CLMA_22_132/COUT                  td                    0.507      10.334 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.334         u_lcd_rgb_char/u_lcd_driver/N17.co [6]
 CLMA_22_136/Y1                    td                    0.498      10.832 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/gateop_A2/Y1
                                   net (fanout=6)        0.267      11.099         u_lcd_rgb_char/u_lcd_driver/N17
 CLMA_18_136/Y2                    td                    0.210      11.309 r       u_lcd_rgb_char/u_lcd_driver/N116_1/gateop_perm/Z
                                   net (fanout=7)        0.908      12.217         u_lcd_rgb_char/u_lcd_driver/N18
 CLMA_42_129/COUT                  td                    0.515      12.732 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.732         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                   td                    0.058      12.790 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.790         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
 CLMA_42_133/COUT                  td                    0.058      12.848 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.848         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
 CLMA_42_137/CIN                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  12.848         Logic Levels: 12 
                                                                                   Logic: 4.495ns(53.988%), Route: 3.831ns(46.012%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.082    1001.039 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.149    1003.188         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.219    1003.407 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.648    1004.055         nt_lcd_clk       
 CLMA_42_137/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.341    1004.396                          
 clock uncertainty                                      -0.050    1004.346                          

 Setup time                                             -0.170    1004.176                          

 Data required time                                               1004.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.176                          
 Data arrival time                                                  12.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_div_fsm/quotient_e[5]/opit_0_inv/CLK
Endpoint    : u_div_fsm/quotient_e[6]/opit_0_inv/D
Path Group  : top_cymometer|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.526
  Launch Clock Delay      :  3.632
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.749       3.632         ntclkbufg_0      
 CLMA_74_141/CLK                                                           r       u_div_fsm/quotient_e[5]/opit_0_inv/CLK

 CLMA_74_141/Q3                    tco                   0.226       3.858 r       u_div_fsm/quotient_e[5]/opit_0_inv/Q
                                   net (fanout=2)        0.450       4.308         quotient[5]      
 CLMA_78_124/AD                                                            r       u_div_fsm/quotient_e[6]/opit_0_inv/D

 Data arrival time                                                   4.308         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.432%), Route: 0.450ns(66.568%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      2.120       4.526         ntclkbufg_0      
 CLMA_78_124/CLK                                                           r       u_div_fsm/quotient_e[6]/opit_0_inv/CLK
 clock pessimism                                        -0.523       4.003                          
 clock uncertainty                                       0.000       4.003                          

 Hold time                                               0.044       4.047                          

 Data required time                                                  4.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.047                          
 Data arrival time                                                   4.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_div_fsm/quotient_e[6]/opit_0_inv/CLK
Endpoint    : u_cymometer/data_fx[6]/opit_0_inv_L5Q_perm/L0
Path Group  : top_cymometer|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.514
  Launch Clock Delay      :  3.663
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.780       3.663         ntclkbufg_0      
 CLMA_78_124/CLK                                                           r       u_div_fsm/quotient_e[6]/opit_0_inv/CLK

 CLMA_78_124/Y0                    tco                   0.284       3.947 f       u_div_fsm/quotient_e[6]/opit_0_inv/Q
                                   net (fanout=2)        0.216       4.163         quotient[6]      
 CLMA_78_128/A0                                                            f       u_cymometer/data_fx[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.163         Logic Levels: 0  
                                                                                   Logic: 0.284ns(56.800%), Route: 0.216ns(43.200%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      2.108       4.514         ntclkbufg_0      
 CLMA_78_128/CLK                                                           r       u_cymometer/data_fx[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.991                          
 clock uncertainty                                       0.000       3.991                          

 Hold time                                              -0.094       3.897                          

 Data required time                                                  3.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.897                          
 Data arrival time                                                   4.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/divisor[14]/opit_0_inv/CLK
Endpoint    : u_div_fsm/divisor_e[71]/opit_0_inv/D
Path Group  : top_cymometer|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.529
  Launch Clock Delay      :  3.669
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.878       1.883         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.786       3.669         ntclkbufg_0      
 CLMS_98_117/CLK                                                           r       u_cymometer/divisor[14]/opit_0_inv/CLK

 CLMS_98_117/Q2                    tco                   0.228       3.897 r       u_cymometer/divisor[14]/opit_0_inv/Q
                                   net (fanout=1)        0.362       4.259         divisor[14]      
 CLMA_102_132/M3                                                           r       u_div_fsm/divisor_e[71]/opit_0_inv/D

 Data arrival time                                                   4.259         Logic Levels: 0  
                                                                                   Logic: 0.228ns(38.644%), Route: 0.362ns(61.356%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      2.123       4.529         ntclkbufg_0      
 CLMA_102_132/CLK                                                          r       u_div_fsm/divisor_e[71]/opit_0_inv/CLK
 clock pessimism                                        -0.523       4.006                          
 clock uncertainty                                       0.000       4.006                          

 Hold time                                              -0.014       3.992                          

 Data required time                                                  3.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.992                          
 Data arrival time                                                   4.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fs_d1/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fs[29]/opit_0_inv_AQ_perm/CE
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.214
  Launch Clock Delay      :  2.673
  Clock Pessimism Removal :  0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.543 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       2.130       2.673         ntclkbufg_2      
 CLMA_90_125/CLK                                                           r       u_cymometer/gate_fs_d1/opit_0_inv/CLK

 CLMA_90_125/Q1                    tco                   0.291       2.964 r       u_cymometer/gate_fs_d1/opit_0_inv/Q
                                   net (fanout=1)        0.122       3.086         u_cymometer/gate_fs_d1
 CLMA_90_125/Y0                    td                    0.478       3.564 r       u_cymometer/N7/gateop_perm/Z
                                   net (fanout=14)       0.835       4.399         u_cymometer/gate_fs_nege
 CLMA_114_132/Y0                   td                    0.210       4.609 r       u_cymometer/N184/gateop_perm/Z
                                   net (fanout=3)        0.458       5.067         u_cymometer/N184 
 CLMA_110_120/CECO                 td                    0.184       5.251 r       u_cymometer/cnt_fs[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.251         ntR222           
 CLMA_110_124/CECO                 td                    0.184       5.435 r       u_cymometer/cnt_fs[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.435         ntR221           
 CLMA_110_128/CECO                 td                    0.184       5.619 r       u_cymometer/cnt_fs[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.619         ntR220           
 CLMA_110_132/CECO                 td                    0.184       5.803 r       u_cymometer/cnt_fs[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.803         ntR219           
 CLMA_110_136/CECO                 td                    0.184       5.987 r       u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.987         ntR218           
 CLMA_110_140/CECO                 td                    0.184       6.171 r       u_cymometer/cnt_fs[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.171         ntR217           
 CLMA_110_144/CECO                 td                    0.184       6.355 r       u_cymometer/cnt_fs[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       6.355         ntR216           
 CLMA_110_148/CECI                                                         r       u_cymometer/cnt_fs[29]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.355         Logic Levels: 9  
                                                                                   Logic: 2.267ns(61.570%), Route: 1.415ns(38.430%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000    1000.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.768    1002.214         ntclkbufg_2      
 CLMA_110_148/CLK                                                          r       u_cymometer/cnt_fs[29]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.097    1002.311                          
 clock uncertainty                                      -0.150    1002.161                          

 Setup time                                             -0.729    1001.432                          

 Data required time                                               1001.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.432                          
 Data arrival time                                                   6.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fs_d1/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fs[26]/opit_0_inv_A2Q21/CE
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.220
  Launch Clock Delay      :  2.673
  Clock Pessimism Removal :  0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.543 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       2.130       2.673         ntclkbufg_2      
 CLMA_90_125/CLK                                                           r       u_cymometer/gate_fs_d1/opit_0_inv/CLK

 CLMA_90_125/Q1                    tco                   0.291       2.964 r       u_cymometer/gate_fs_d1/opit_0_inv/Q
                                   net (fanout=1)        0.122       3.086         u_cymometer/gate_fs_d1
 CLMA_90_125/Y0                    td                    0.478       3.564 r       u_cymometer/N7/gateop_perm/Z
                                   net (fanout=14)       0.835       4.399         u_cymometer/gate_fs_nege
 CLMA_114_132/Y0                   td                    0.210       4.609 r       u_cymometer/N184/gateop_perm/Z
                                   net (fanout=3)        0.458       5.067         u_cymometer/N184 
 CLMA_110_120/CECO                 td                    0.184       5.251 r       u_cymometer/cnt_fs[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.251         ntR222           
 CLMA_110_124/CECO                 td                    0.184       5.435 r       u_cymometer/cnt_fs[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.435         ntR221           
 CLMA_110_128/CECO                 td                    0.184       5.619 r       u_cymometer/cnt_fs[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.619         ntR220           
 CLMA_110_132/CECO                 td                    0.184       5.803 r       u_cymometer/cnt_fs[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.803         ntR219           
 CLMA_110_136/CECO                 td                    0.184       5.987 r       u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.987         ntR218           
 CLMA_110_140/CECO                 td                    0.184       6.171 r       u_cymometer/cnt_fs[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.171         ntR217           
 CLMA_110_144/CECI                                                         r       u_cymometer/cnt_fs[26]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   6.171         Logic Levels: 8  
                                                                                   Logic: 2.083ns(59.548%), Route: 1.415ns(40.452%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000    1000.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.774    1002.220         ntclkbufg_2      
 CLMA_110_144/CLK                                                          r       u_cymometer/cnt_fs[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.097    1002.317                          
 clock uncertainty                                      -0.150    1002.167                          

 Setup time                                             -0.729    1001.438                          

 Data required time                                               1001.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.438                          
 Data arrival time                                                   6.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fs_d1/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fs[28]/opit_0_inv_A2Q21/CE
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.356  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.220
  Launch Clock Delay      :  2.673
  Clock Pessimism Removal :  0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.543 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       2.130       2.673         ntclkbufg_2      
 CLMA_90_125/CLK                                                           r       u_cymometer/gate_fs_d1/opit_0_inv/CLK

 CLMA_90_125/Q1                    tco                   0.291       2.964 r       u_cymometer/gate_fs_d1/opit_0_inv/Q
                                   net (fanout=1)        0.122       3.086         u_cymometer/gate_fs_d1
 CLMA_90_125/Y0                    td                    0.478       3.564 r       u_cymometer/N7/gateop_perm/Z
                                   net (fanout=14)       0.835       4.399         u_cymometer/gate_fs_nege
 CLMA_114_132/Y0                   td                    0.210       4.609 r       u_cymometer/N184/gateop_perm/Z
                                   net (fanout=3)        0.458       5.067         u_cymometer/N184 
 CLMA_110_120/CECO                 td                    0.184       5.251 r       u_cymometer/cnt_fs[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.251         ntR222           
 CLMA_110_124/CECO                 td                    0.184       5.435 r       u_cymometer/cnt_fs[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.435         ntR221           
 CLMA_110_128/CECO                 td                    0.184       5.619 r       u_cymometer/cnt_fs[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.619         ntR220           
 CLMA_110_132/CECO                 td                    0.184       5.803 r       u_cymometer/cnt_fs[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.803         ntR219           
 CLMA_110_136/CECO                 td                    0.184       5.987 r       u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       5.987         ntR218           
 CLMA_110_140/CECO                 td                    0.184       6.171 r       u_cymometer/cnt_fs[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       6.171         ntR217           
 CLMA_110_144/CECI                                                         r       u_cymometer/cnt_fs[28]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   6.171         Logic Levels: 8  
                                                                                   Logic: 2.083ns(59.548%), Route: 1.415ns(40.452%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446    1000.446         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000    1000.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.774    1002.220         ntclkbufg_2      
 CLMA_110_144/CLK                                                          r       u_cymometer/cnt_fs[28]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.097    1002.317                          
 clock uncertainty                                      -0.150    1002.167                          

 Setup time                                             -0.729    1001.438                          

 Data required time                                               1001.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.438                          
 Data arrival time                                                   6.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fs_reg[20]/opit_0_inv/D
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.671
  Launch Clock Delay      :  2.231
  Clock Pessimism Removal :  -0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.785       2.231         ntclkbufg_2      
 CLMA_110_136/CLK                                                          r       u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/CLK

 CLMA_110_136/Q3                   tco                   0.221       2.452 f       u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.215       2.667         u_cymometer/cnt_fs [20]
 CLMA_114_136/CD                                                           f       u_cymometer/cnt_fs_reg[20]/opit_0_inv/D

 Data arrival time                                                   2.667         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.688%), Route: 0.215ns(49.312%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.543 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       2.128       2.671         ntclkbufg_2      
 CLMA_114_136/CLK                                                          r       u_cymometer/cnt_fs_reg[20]/opit_0_inv/CLK
 clock pessimism                                        -0.324       2.347                          
 clock uncertainty                                       0.000       2.347                          

 Hold time                                               0.053       2.400                          

 Data required time                                                  2.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.400                          
 Data arrival time                                                   2.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fs[18]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fs_reg[17]/opit_0_inv/D
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.677
  Launch Clock Delay      :  2.231
  Clock Pessimism Removal :  -0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.785       2.231         ntclkbufg_2      
 CLMA_110_136/CLK                                                          r       u_cymometer/cnt_fs[18]/opit_0_inv_A2Q21/CLK

 CLMA_110_136/Q0                   tco                   0.226       2.457 r       u_cymometer/cnt_fs[18]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.213       2.670         u_cymometer/cnt_fs [17]
 CLMA_114_132/M2                                                           r       u_cymometer/cnt_fs_reg[17]/opit_0_inv/D

 Data arrival time                                                   2.670         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.543 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       2.134       2.677         ntclkbufg_2      
 CLMA_114_132/CLK                                                          r       u_cymometer/cnt_fs_reg[17]/opit_0_inv/CLK
 clock pessimism                                        -0.324       2.353                          
 clock uncertainty                                       0.000       2.353                          

 Hold time                                              -0.014       2.339                          

 Data required time                                                  2.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.339                          
 Data arrival time                                                   2.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fs[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fs[10]/opit_0_inv_A2Q21/Cin
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.679
  Launch Clock Delay      :  2.253
  Clock Pessimism Removal :  -0.097

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       0.446         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.446 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.807       2.253         ntclkbufg_2      
 CLMA_110_124/CLK                                                          r       u_cymometer/cnt_fs[6]/opit_0_inv_A2Q21/CLK

 CLMA_110_124/Q0                   tco                   0.222       2.475 f       u_cymometer/cnt_fs[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       2.560         u_cymometer/cnt_fs [5]
                                   td                    0.236       2.796 r       u_cymometer/cnt_fs[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.796         u_cymometer/_N820
 CLMA_110_124/COUT                 td                    0.049       2.845 f       u_cymometer/cnt_fs[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       2.845         u_cymometer/_N822
 CLMA_110_128/CIN                                                          f       u_cymometer/cnt_fs[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   2.845         Logic Levels: 1  
                                                                                   Logic: 0.507ns(85.642%), Route: 0.085ns(14.358%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       0.543         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.543 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       2.136       2.679         ntclkbufg_2      
 CLMA_110_128/CLK                                                          r       u_cymometer/cnt_fs[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.097       2.582                          
 clock uncertainty                                       0.000       2.582                          

 Hold time                                              -0.082       2.500                          

 Data required time                                                  2.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.500                          
 Data arrival time                                                   2.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fx_d2/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fx_reg[26]/opit_0_inv/CE
Path Group  : top_cymometer|clk_fx
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.608
  Launch Clock Delay      :  4.477
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    1.254       1.295 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.295         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.076       1.371 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.403         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       2.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       2.074       4.477         ntclkbufg_1      
 CLMA_78_152/CLK                                                           r       u_cymometer/gate_fx_d2/opit_0_inv/CLK

 CLMA_78_152/Q0                    tco                   0.289       4.766 r       u_cymometer/gate_fx_d2/opit_0_inv/Q
                                   net (fanout=32)       0.761       5.527         u_cymometer/gate_fx_d2
 CLMA_90_140/Y1                    td                    0.304       5.831 r       u_cymometer/N4/gateop_perm/Z
                                   net (fanout=20)       0.747       6.578         u_cymometer/gate_fx_nege
 CLMS_82_153/CECO                  td                    0.184       6.762 r       u_cymometer/cnt_fx_reg[24]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       6.762         ntR195           
 CLMS_82_157/CECO                  td                    0.184       6.946 r       u_cymometer/cnt_fx_reg[25]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       6.946         ntR194           
 CLMS_82_161/CECI                                                          r       u_cymometer/cnt_fx_reg[26]/opit_0_inv/CE

 Data arrival time                                                   6.946         Logic Levels: 3  
                                                                                   Logic: 0.961ns(38.923%), Route: 1.508ns(61.077%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                      1000.000    1000.000 r                        
 R10                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041    1000.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.913    1000.954 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.954         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.048    1001.002 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878    1001.880         _N5              
 USCM_56_113/CLK_USCM              td                    0.000    1001.880 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.728    1003.608         ntclkbufg_1      
 CLMS_82_161/CLK                                                           r       u_cymometer/cnt_fx_reg[26]/opit_0_inv/CLK
 clock pessimism                                         0.750    1004.358                          
 clock uncertainty                                      -0.050    1004.308                          

 Setup time                                             -0.729    1003.579                          

 Data required time                                               1003.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.579                          
 Data arrival time                                                   6.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fx_d2/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fx_reg[27]/opit_0_inv/CE
Path Group  : top_cymometer|clk_fx
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.608
  Launch Clock Delay      :  4.477
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    1.254       1.295 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.295         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.076       1.371 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.403         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       2.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       2.074       4.477         ntclkbufg_1      
 CLMA_78_152/CLK                                                           r       u_cymometer/gate_fx_d2/opit_0_inv/CLK

 CLMA_78_152/Q0                    tco                   0.289       4.766 r       u_cymometer/gate_fx_d2/opit_0_inv/Q
                                   net (fanout=32)       0.761       5.527         u_cymometer/gate_fx_d2
 CLMA_90_140/Y1                    td                    0.304       5.831 r       u_cymometer/N4/gateop_perm/Z
                                   net (fanout=20)       0.747       6.578         u_cymometer/gate_fx_nege
 CLMS_82_153/CECO                  td                    0.184       6.762 r       u_cymometer/cnt_fx_reg[24]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       6.762         ntR195           
 CLMS_82_157/CECO                  td                    0.184       6.946 r       u_cymometer/cnt_fx_reg[25]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       6.946         ntR194           
 CLMS_82_161/CECI                                                          r       u_cymometer/cnt_fx_reg[27]/opit_0_inv/CE

 Data arrival time                                                   6.946         Logic Levels: 3  
                                                                                   Logic: 0.961ns(38.923%), Route: 1.508ns(61.077%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                      1000.000    1000.000 r                        
 R10                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041    1000.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.913    1000.954 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.954         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.048    1001.002 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878    1001.880         _N5              
 USCM_56_113/CLK_USCM              td                    0.000    1001.880 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.728    1003.608         ntclkbufg_1      
 CLMS_82_161/CLK                                                           r       u_cymometer/cnt_fx_reg[27]/opit_0_inv/CLK
 clock pessimism                                         0.750    1004.358                          
 clock uncertainty                                      -0.050    1004.308                          

 Setup time                                             -0.729    1003.579                          

 Data required time                                               1003.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.579                          
 Data arrival time                                                   6.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fx_d2/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fx_reg[28]/opit_0_inv/CE
Path Group  : top_cymometer|clk_fx
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.608
  Launch Clock Delay      :  4.477
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    1.254       1.295 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.295         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.076       1.371 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.403         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       2.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       2.074       4.477         ntclkbufg_1      
 CLMA_78_152/CLK                                                           r       u_cymometer/gate_fx_d2/opit_0_inv/CLK

 CLMA_78_152/Q0                    tco                   0.289       4.766 r       u_cymometer/gate_fx_d2/opit_0_inv/Q
                                   net (fanout=32)       0.761       5.527         u_cymometer/gate_fx_d2
 CLMA_90_140/Y1                    td                    0.304       5.831 r       u_cymometer/N4/gateop_perm/Z
                                   net (fanout=20)       0.747       6.578         u_cymometer/gate_fx_nege
 CLMS_82_153/CECO                  td                    0.184       6.762 r       u_cymometer/cnt_fx_reg[24]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       6.762         ntR195           
 CLMS_82_157/CECO                  td                    0.184       6.946 r       u_cymometer/cnt_fx_reg[25]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       6.946         ntR194           
 CLMS_82_161/CECI                                                          r       u_cymometer/cnt_fx_reg[28]/opit_0_inv/CE

 Data arrival time                                                   6.946         Logic Levels: 3  
                                                                                   Logic: 0.961ns(38.923%), Route: 1.508ns(61.077%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                      1000.000    1000.000 r                        
 R10                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041    1000.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.913    1000.954 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.954         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.048    1001.002 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878    1001.880         _N5              
 USCM_56_113/CLK_USCM              td                    0.000    1001.880 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.728    1003.608         ntclkbufg_1      
 CLMS_82_161/CLK                                                           r       u_cymometer/cnt_fx_reg[28]/opit_0_inv/CLK
 clock pessimism                                         0.750    1004.358                          
 clock uncertainty                                      -0.050    1004.308                          

 Setup time                                             -0.729    1003.579                          

 Data required time                                               1003.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.579                          
 Data arrival time                                                   6.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fx[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fx_reg[5]/opit_0_inv/D
Path Group  : top_cymometer|clk_fx
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.510
  Launch Clock Delay      :  3.641
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.913       0.954 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.954         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.048       1.002 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.880         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.880 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.761       3.641         ntclkbufg_1      
 CLMA_82_136/CLK                                                           r       u_cymometer/cnt_fx[6]/opit_0_inv_A2Q21/CLK

 CLMA_82_136/Q0                    tco                   0.222       3.863 f       u_cymometer/cnt_fx[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.271       4.134         u_cymometer/cnt_fx [5]
 CLMA_90_136/M0                                                            f       u_cymometer/cnt_fx_reg[5]/opit_0_inv/D

 Data arrival time                                                   4.134         Logic Levels: 0  
                                                                                   Logic: 0.222ns(45.030%), Route: 0.271ns(54.970%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    1.254       1.295 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.295         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.076       1.371 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.403         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       2.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       2.107       4.510         ntclkbufg_1      
 CLMA_90_136/CLK                                                           r       u_cymometer/cnt_fx_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.760                          
 clock uncertainty                                       0.000       3.760                          

 Hold time                                              -0.024       3.736                          

 Data required time                                                  3.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.736                          
 Data arrival time                                                   4.134                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fx[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fx_reg[9]/opit_0_inv/D
Path Group  : top_cymometer|clk_fx
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.505
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.913       0.954 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.954         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.048       1.002 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.880         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.880 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.756       3.636         ntclkbufg_1      
 CLMA_82_140/CLK                                                           r       u_cymometer/cnt_fx[10]/opit_0_inv_A2Q21/CLK

 CLMA_82_140/Q0                    tco                   0.222       3.858 f       u_cymometer/cnt_fx[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.271       4.129         u_cymometer/cnt_fx [9]
 CLMA_90_141/M2                                                            f       u_cymometer/cnt_fx_reg[9]/opit_0_inv/D

 Data arrival time                                                   4.129         Logic Levels: 0  
                                                                                   Logic: 0.222ns(45.030%), Route: 0.271ns(54.970%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    1.254       1.295 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.295         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.076       1.371 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.403         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       2.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       2.102       4.505         ntclkbufg_1      
 CLMA_90_141/CLK                                                           r       u_cymometer/cnt_fx_reg[9]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.755                          
 clock uncertainty                                       0.000       3.755                          

 Hold time                                              -0.024       3.731                          

 Data required time                                                  3.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.731                          
 Data arrival time                                                   4.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fx[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fx_reg[14]/opit_0_inv/D
Path Group  : top_cymometer|clk_fx
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.499
  Launch Clock Delay      :  3.630
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.913       0.954 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.954         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.048       1.002 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.880         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.880 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.750       3.630         ntclkbufg_1      
 CLMA_82_144/CLK                                                           r       u_cymometer/cnt_fx[14]/opit_0_inv_A2Q21/CLK

 CLMA_82_144/Q1                    tco                   0.224       3.854 f       u_cymometer/cnt_fx[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.269       4.123         u_cymometer/cnt_fx [14]
 CLMA_90_144/M2                                                            f       u_cymometer/cnt_fx_reg[14]/opit_0_inv/D

 Data arrival time                                                   4.123         Logic Levels: 0  
                                                                                   Logic: 0.224ns(45.436%), Route: 0.269ns(54.564%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    1.254       1.295 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.295         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.076       1.371 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.403         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       2.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       2.096       4.499         ntclkbufg_1      
 CLMA_90_144/CLK                                                           r       u_cymometer/cnt_fx_reg[14]/opit_0_inv/CLK
 clock pessimism                                        -0.750       3.749                          
 clock uncertainty                                       0.000       3.749                          

 Hold time                                              -0.024       3.725                          

 Data required time                                                  3.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.725                          
 Data arrival time                                                   4.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.032       2.406         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      2.116       4.522         ntclkbufg_0      
 CLMS_10_145/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_145/Q3                    tco                   0.288       4.810 r       u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.552       5.362         u_lcd_rgb_char/lcd_id [14]
 CLMA_14_148/Y2                    td                    0.210       5.572 r       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.306       5.878         u_lcd_rgb_char/u_clk_div/_N10683
 CLMA_14_140/Y1                    td                    0.460       6.338 r       u_lcd_rgb_char/u_clk_div/N42_4/gateop_perm/Z
                                   net (fanout=1)        0.122       6.460         u_lcd_rgb_char/u_clk_div/_N12249
 CLMA_14_140/Y0                    td                    0.478       6.938 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_and[0][1]_4/gateop_perm/Z
                                   net (fanout=1)        0.572       7.510         u_lcd_rgb_char/u_clk_div/_N5703
 CLMA_14_141/Y1                    td                    0.460       7.970 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.528       8.498         nt_lcd_clk       
 IOL_7_133/DO                      td                    0.145       8.643 r       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.643         lcd_clk_obuf/ntO 
 IOBS_0_132/PAD                    td                    2.941      11.584 r       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046      11.630         lcd_clk          
 L5                                                                        r       lcd_clk (port)   

 Data arrival time                                                  11.630         Logic Levels: 6  
                                                                                   Logic: 4.982ns(70.090%), Route: 2.126ns(29.910%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_rgb[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.542       3.966         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.304       4.270 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.904       5.174         nt_lcd_clk       
 CLMA_46_128/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_128/Q0                    tco                   0.287       5.461 f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.647       6.108         u_lcd_rgb_char/pixel_data [0]
 CLMA_10_128/Y2                    td                    0.196       6.304 f       u_lcd_rgb_char/u_lcd_driver/N0/gateop_perm/Z
                                   net (fanout=24)       1.350       7.654         u_lcd_rgb_char/lcd_rgb_o [0]
 IOL_7_210/DO                      td                    0.139       7.793 f       u_lcd_rgb_char.lcd_rgb_tri[6]/opit_1/O
                                   net (fanout=1)        0.000       7.793         u_lcd_rgb_char.lcd_rgb_tri[6]/ntO
 IOBS_0_209/PAD                    td                    3.056      10.849 f       u_lcd_rgb_char.lcd_rgb_tri[6]/opit_0/O
                                   net (fanout=1)        0.063      10.912         nt_lcd_rgb[6]    
 F5                                                                        f       lcd_rgb[6] (port)

 Data arrival time                                                  10.912         Logic Levels: 3  
                                                                                   Logic: 3.678ns(64.099%), Route: 2.060ns(35.901%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_rgb[18] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.126       1.424 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.542       3.966         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.304       4.270 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.904       5.174         nt_lcd_clk       
 CLMA_46_128/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_128/Q0                    tco                   0.287       5.461 f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.647       6.108         u_lcd_rgb_char/pixel_data [0]
 CLMA_10_128/Y2                    td                    0.196       6.304 f       u_lcd_rgb_char/u_lcd_driver/N0/gateop_perm/Z
                                   net (fanout=24)       1.328       7.632         u_lcd_rgb_char/lcd_rgb_o [0]
 IOL_7_206/DO                      td                    0.139       7.771 f       u_lcd_rgb_char.lcd_rgb_tri[18]/opit_1/O
                                   net (fanout=1)        0.000       7.771         u_lcd_rgb_char.lcd_rgb_tri[18]/ntO
 IOBS_0_205/PAD                    td                    3.056      10.827 f       u_lcd_rgb_char.lcd_rgb_tri[18]/opit_0/O
                                   net (fanout=1)        0.047      10.874         nt_lcd_rgb[18]   
 D3                                                                        f       lcd_rgb[18] (port)

 Data arrival time                                                  10.874         Logic Levels: 3  
                                                                                   Logic: 3.678ns(64.526%), Route: 2.022ns(35.474%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[23] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 r       lcd_rgb[23] (port)
                                   net (fanout=1)        0.054       0.054         nt_lcd_rgb[23]   
 IOBS_0_144/DIN                    td                    0.913       0.967 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_0/O
                                   net (fanout=1)        0.000       0.967         u_lcd_rgb_char.lcd_rgb_tri[23]/ntI
 IOL_7_145/RX_DATA_DD              td                    0.082       1.049 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_1/OUT
                                   net (fanout=10)       0.314       1.363         _N2              
 CLMS_10_145/A0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.363         Logic Levels: 2  
                                                                                   Logic: 0.995ns(73.001%), Route: 0.368ns(26.999%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[23] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 r       lcd_rgb[23] (port)
                                   net (fanout=1)        0.054       0.054         nt_lcd_rgb[23]   
 IOBS_0_144/DIN                    td                    0.913       0.967 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_0/O
                                   net (fanout=1)        0.000       0.967         u_lcd_rgb_char.lcd_rgb_tri[23]/ntI
 IOL_7_145/RX_DATA_DD              td                    0.082       1.049 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_1/OUT
                                   net (fanout=10)       0.316       1.365         _N2              
 CLMS_10_145/C1                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.365         Logic Levels: 2  
                                                                                   Logic: 0.995ns(72.894%), Route: 0.370ns(27.106%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[23] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 r       lcd_rgb[23] (port)
                                   net (fanout=1)        0.054       0.054         nt_lcd_rgb[23]   
 IOBS_0_144/DIN                    td                    0.913       0.967 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_0/O
                                   net (fanout=1)        0.000       0.967         u_lcd_rgb_char.lcd_rgb_tri[23]/ntI
 IOL_7_145/RX_DATA_DD              td                    0.082       1.049 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_1/OUT
                                   net (fanout=10)       0.346       1.395         _N2              
 CLMA_14_144/C2                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.395         Logic Levels: 2  
                                                                                   Logic: 0.995ns(71.326%), Route: 0.400ns(28.674%)
====================================================================================================

{top_cymometer|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           Low Pulse Width   CLMS_110_85/CLK         u_clk_test/cnt[2]/opit_0_inv_A2Q21/CLK
 499.380     500.000         0.620           High Pulse Width  CLMS_110_85/CLK         u_clk_test/cnt[2]/opit_0_inv_A2Q21/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_110_85/CLK         u_clk_test/cnt[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

{pll_100m|u_pll_100m/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_110_121/CLK        u_cymometer/cnt_fs[0]/opit_0_inv_L5Q/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_110_121/CLK        u_cymometer/cnt_fs[0]/opit_0_inv_L5Q/CLK
 499.580     500.000         0.420           High Pulse Width  CLMA_110_120/CLK        u_cymometer/cnt_fs[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

{top_cymometer|clk_fx} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           High Pulse Width  APM_86_140/CLK          u_cymometer/N58_m1/gopapm/CLK
 498.862     500.000         1.138           Low Pulse Width   APM_86_140/CLK          u_cymometer/N58_m1/gopapm/CLK
 498.862     500.000         1.138           High Pulse Width  APM_86_152/CLK          u_cymometer/N58_m2/gopapm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_cymometer|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.452
  Clock Pessimism Removal :  0.501

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.573       2.681         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.234       2.915 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.537       3.452         nt_lcd_clk       
 CLMA_42_129/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/CLK

 CLMA_42_129/Q3                    tco                   0.220       3.672 f       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.341       4.013         u_lcd_rgb_char/pixel_ypos [2]
                                   td                    0.251       4.264 f       u_lcd_rgb_char/u_lcd_display/N43_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.264         u_lcd_rgb_char/u_lcd_display/N43_1.co [2]
 CLMA_46_132/Y2                    td                    0.202       4.466 f       u_lcd_rgb_char/u_lcd_display/N43_1.fsub_3/gateop_A2/Y0
                                   net (fanout=2)        0.345       4.811         u_lcd_rgb_char/u_lcd_display/N412 [7]
                                   td                    0.251       5.062 f       u_lcd_rgb_char/u_lcd_display/N55_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.062         u_lcd_rgb_char/u_lcd_display/N55_1.co [6]
 CLMS_46_133/Y3                    td                    0.387       5.449 r       u_lcd_rgb_char/u_lcd_display/N55_1.fsub_7/gateop_A2/Y1
                                   net (fanout=4)        0.163       5.612         u_lcd_rgb_char/u_lcd_display/N55 [10]
 CLMA_46_136/Y2                    td                    0.381       5.993 f       u_lcd_rgb_char/u_lcd_display/N3481_181/gateop_perm/Z
                                   net (fanout=13)       0.379       6.372         u_lcd_rgb_char/u_lcd_display/_N10541
 CLMA_46_124/Y3                    td                    0.358       6.730 f       u_lcd_rgb_char/u_lcd_display/N3481_837/gateop_perm/Z
                                   net (fanout=1)        0.254       6.984         u_lcd_rgb_char/u_lcd_display/_N11927
 CLMA_42_128/Y2                    td                    0.379       7.363 f       u_lcd_rgb_char/u_lcd_display/N3481_839/gateop_perm/Z
                                   net (fanout=1)        0.270       7.633         u_lcd_rgb_char/u_lcd_display/_N11929
 CLMA_46_124/Y1                    td                    0.151       7.784 f       u_lcd_rgb_char/u_lcd_display/N3481_857/gateop_perm/Z
                                   net (fanout=1)        0.452       8.236         u_lcd_rgb_char/u_lcd_display/_N11947
 CLMS_46_125/Y1                    td                    0.151       8.387 f       u_lcd_rgb_char/u_lcd_display/N3481_860/gateop_perm/Z
                                   net (fanout=2)        0.268       8.655         u_lcd_rgb_char/u_lcd_display/_N10822
 CLMA_50_124/Y1                    td                    0.151       8.806 f       u_lcd_rgb_char/u_lcd_display/N3485_10/gateop_perm/Z
                                   net (fanout=2)        0.261       9.067         u_lcd_rgb_char/u_lcd_display/N3485
 CLMS_46_125/Y3                    td                    0.222       9.289 f       u_lcd_rgb_char/u_lcd_display/N3470_24/gateop/F
                                   net (fanout=1)        0.262       9.551         u_lcd_rgb_char/u_lcd_display/_N2972
 CLMA_50_124/Y2                    td                    0.227       9.778 f       u_lcd_rgb_char/u_lcd_display/N3470_29/gateop/F
                                   net (fanout=1)        0.256      10.034         u_lcd_rgb_char/u_lcd_display/_N2977
 CLMA_46_128/A4                                                            f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.034         Logic Levels: 10 
                                                                                   Logic: 3.331ns(50.608%), Route: 3.251ns(49.392%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066    1000.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.393    1002.237         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.177    1002.414 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.461    1002.875         nt_lcd_clk       
 CLMA_46_128/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.501    1003.376                          
 clock uncertainty                                      -0.050    1003.326                          

 Setup time                                             -0.079    1003.247                          

 Data required time                                               1003.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.247                          
 Data arrival time                                                  10.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/Cin
Path Group  : top_cymometer|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.824
  Launch Clock Delay      :  2.715
  Clock Pessimism Removal :  0.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.135       2.715         ntclkbufg_0      
 CLMA_14_144/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_144/Q0                    tco                   0.221       2.936 f       u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.191         u_lcd_rgb_char/lcd_id [3]
 CLMA_14_148/Y3                    td                    0.358       3.549 f       u_lcd_rgb_char/u_clk_div/N42_13/gateop_perm/Z
                                   net (fanout=1)        0.266       3.815         u_lcd_rgb_char/u_clk_div/_N11882
 CLMA_14_140/Y2                    td                    0.264       4.079 f       u_lcd_rgb_char/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=25)       0.266       4.345         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
 CLMA_18_140/COUT                  td                    0.391       4.736 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.736         u_lcd_rgb_char/u_lcd_driver/_N621
 CLMA_18_144/Y1                    td                    0.366       5.102 f       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.480       5.582         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_22_124/COUT                  td                    0.387       5.969 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.969         u_lcd_rgb_char/u_lcd_driver/_N737
 CLMA_22_128/Y0                    td                    0.206       6.175 f       u_lcd_rgb_char/u_lcd_driver/N16_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.259       6.434         u_lcd_rgb_char/u_lcd_driver/N16 [7]
 CLMA_22_132/COUT                  td                    0.391       6.825 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.825         u_lcd_rgb_char/u_lcd_driver/N17.co [6]
 CLMA_22_136/Y1                    td                    0.383       7.208 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/gateop_A2/Y1
                                   net (fanout=6)        0.162       7.370         u_lcd_rgb_char/u_lcd_driver/N17
 CLMA_18_136/Y2                    td                    0.150       7.520 f       u_lcd_rgb_char/u_lcd_driver/N116_1/gateop_perm/Z
                                   net (fanout=7)        0.603       8.123         u_lcd_rgb_char/u_lcd_driver/N18
 CLMA_42_129/COUT                  td                    0.397       8.520 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.520         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                   td                    0.044       8.564 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.564         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
 CLMA_42_133/COUT                  td                    0.044       8.608 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.608         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
                                   td                    0.044       8.652 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.652         u_lcd_rgb_char/u_lcd_driver/N25.co [9]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.652         Logic Levels: 11 
                                                                                   Logic: 3.646ns(61.411%), Route: 2.291ns(38.589%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066    1000.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.393    1002.237         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.177    1002.414 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.410    1002.824         nt_lcd_clk       
 CLMA_42_137/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.234    1003.058                          
 clock uncertainty                                      -0.050    1003.008                          

 Setup time                                             -0.128    1002.880                          

 Data required time                                               1002.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.880                          
 Data arrival time                                                   8.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Cin
Path Group  : top_cymometer|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.824
  Launch Clock Delay      :  2.715
  Clock Pessimism Removal :  0.234

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.135       2.715         ntclkbufg_0      
 CLMA_14_144/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_14_144/Q0                    tco                   0.221       2.936 f       u_lcd_rgb_char/u_rd_id/lcd_id[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       3.191         u_lcd_rgb_char/lcd_id [3]
 CLMA_14_148/Y3                    td                    0.358       3.549 f       u_lcd_rgb_char/u_clk_div/N42_13/gateop_perm/Z
                                   net (fanout=1)        0.266       3.815         u_lcd_rgb_char/u_clk_div/_N11882
 CLMA_14_140/Y2                    td                    0.264       4.079 f       u_lcd_rgb_char/u_clk_div/N42_15/gateop_perm/Z
                                   net (fanout=25)       0.266       4.345         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
 CLMA_18_140/COUT                  td                    0.391       4.736 r       u_lcd_rgb_char/u_lcd_driver/N12_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.736         u_lcd_rgb_char/u_lcd_driver/_N621
 CLMA_18_144/Y1                    td                    0.366       5.102 f       u_lcd_rgb_char/u_lcd_driver/N12_1_5/gateop_A2/Y1
                                   net (fanout=4)        0.480       5.582         u_lcd_rgb_char/u_lcd_driver/N12 [5]
 CLMA_22_124/COUT                  td                    0.387       5.969 r       u_lcd_rgb_char/u_lcd_driver/N16_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.969         u_lcd_rgb_char/u_lcd_driver/_N737
 CLMA_22_128/Y0                    td                    0.206       6.175 f       u_lcd_rgb_char/u_lcd_driver/N16_1_5/gateop_A2/Y0
                                   net (fanout=1)        0.259       6.434         u_lcd_rgb_char/u_lcd_driver/N16 [7]
 CLMA_22_132/COUT                  td                    0.391       6.825 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.825         u_lcd_rgb_char/u_lcd_driver/N17.co [6]
 CLMA_22_136/Y1                    td                    0.383       7.208 r       u_lcd_rgb_char/u_lcd_driver/N17.lt_4/gateop_A2/Y1
                                   net (fanout=6)        0.162       7.370         u_lcd_rgb_char/u_lcd_driver/N17
 CLMA_18_136/Y2                    td                    0.150       7.520 f       u_lcd_rgb_char/u_lcd_driver/N116_1/gateop_perm/Z
                                   net (fanout=7)        0.603       8.123         u_lcd_rgb_char/u_lcd_driver/N18
 CLMA_42_129/COUT                  td                    0.397       8.520 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.520         u_lcd_rgb_char/u_lcd_driver/N25.co [3]
                                   td                    0.044       8.564 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.564         u_lcd_rgb_char/u_lcd_driver/N25.co [5]
 CLMA_42_133/COUT                  td                    0.044       8.608 r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.608         u_lcd_rgb_char/u_lcd_driver/N25.co [7]
 CLMA_42_137/CIN                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.608         Logic Levels: 11 
                                                                                   Logic: 3.602ns(61.123%), Route: 2.291ns(38.877%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.066    1000.844 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.393    1002.237         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.177    1002.414 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.410    1002.824         nt_lcd_clk       
 CLMA_42_137/CLK                                                           r       u_lcd_rgb_char/u_lcd_driver/pixel_ypos[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.234    1003.058                          
 clock uncertainty                                      -0.050    1003.008                          

 Setup time                                             -0.132    1002.876                          

 Data required time                                               1002.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.876                          
 Data arrival time                                                   8.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_binary2bcd/data_shift[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_binary2bcd/data_shift[13]/opit_0_inv_L5Q_perm/L4
Path Group  : top_cymometer|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.703
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.003       2.289         ntclkbufg_0      
 CLMA_74_128/CLK                                                           r       u_lcd_rgb_char/u_binary2bcd/data_shift[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_74_128/Q2                    tco                   0.180       2.469 f       u_lcd_rgb_char/u_binary2bcd/data_shift[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.527         u_lcd_rgb_char/u_binary2bcd/data_shift [12]
 CLMA_74_128/A4                                                            f       u_lcd_rgb_char/u_binary2bcd/data_shift[13]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.527         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.123       2.703         ntclkbufg_0      
 CLMA_74_128/CLK                                                           r       u_lcd_rgb_char/u_binary2bcd/data_shift[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.413       2.290                          
 clock uncertainty                                       0.000       2.290                          

 Hold time                                              -0.029       2.261                          

 Data required time                                                  2.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.261                          
 Data arrival time                                                   2.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_binary2bcd/data_shift[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_char/u_binary2bcd/data_shift[16]/opit_0_inv_L5Q_perm/L4
Path Group  : top_cymometer|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.699
  Launch Clock Delay      :  2.286
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.000       2.286         ntclkbufg_0      
 CLMA_70_128/CLK                                                           r       u_lcd_rgb_char/u_binary2bcd/data_shift[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_70_128/Q1                    tco                   0.180       2.466 f       u_lcd_rgb_char/u_binary2bcd/data_shift[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.524         u_lcd_rgb_char/u_binary2bcd/data_shift [15]
 CLMA_70_128/C4                                                            f       u_lcd_rgb_char/u_binary2bcd/data_shift[16]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.524         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.119       2.699         ntclkbufg_0      
 CLMA_70_128/CLK                                                           r       u_lcd_rgb_char/u_binary2bcd/data_shift[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.413       2.286                          
 clock uncertainty                                       0.000       2.286                          

 Hold time                                              -0.028       2.258                          

 Data required time                                                  2.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.258                          
 Data arrival time                                                   2.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/numer_reg[27]/opit_0_inv/CLK
Endpoint    : u_cymometer/dividend[27]/opit_0_inv/D
Path Group  : top_cymometer|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.728
  Launch Clock Delay      :  2.306
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.470       1.286         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.020       2.306         ntclkbufg_0      
 CLMA_90_121/CLK                                                           r       u_cymometer/numer_reg[27]/opit_0_inv/CLK

 CLMA_90_121/Q3                    tco                   0.182       2.488 r       u_cymometer/numer_reg[27]/opit_0_inv/Q
                                   net (fanout=1)        0.139       2.627         u_cymometer/numer_reg [27]
 CLMA_94_124/M1                                                            r       u_cymometer/dividend[27]/opit_0_inv/D

 Data arrival time                                                   2.627         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.148       2.728         ntclkbufg_0      
 CLMA_94_124/CLK                                                           r       u_cymometer/dividend[27]/opit_0_inv/CLK
 clock pessimism                                        -0.358       2.370                          
 clock uncertainty                                       0.000       2.370                          

 Hold time                                              -0.011       2.359                          

 Data required time                                                  2.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.359                          
 Data arrival time                                                   2.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fs_d1/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fs[29]/opit_0_inv_AQ_perm/CE
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.135  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.250
  Launch Clock Delay      :  1.414
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.145       1.414         ntclkbufg_2      
 CLMA_90_125/CLK                                                           r       u_cymometer/gate_fs_d1/opit_0_inv/CLK

 CLMA_90_125/Q1                    tco                   0.224       1.638 r       u_cymometer/gate_fs_d1/opit_0_inv/Q
                                   net (fanout=1)        0.074       1.712         u_cymometer/gate_fs_d1
 CLMA_90_125/Y0                    td                    0.378       2.090 f       u_cymometer/N7/gateop_perm/Z
                                   net (fanout=14)       0.525       2.615         u_cymometer/gate_fs_nege
 CLMA_114_132/Y0                   td                    0.162       2.777 r       u_cymometer/N184/gateop_perm/Z
                                   net (fanout=3)        0.276       3.053         u_cymometer/N184 
 CLMA_110_120/CECO                 td                    0.141       3.194 r       u_cymometer/cnt_fs[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.194         ntR222           
 CLMA_110_124/CECO                 td                    0.141       3.335 r       u_cymometer/cnt_fs[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.335         ntR221           
 CLMA_110_128/CECO                 td                    0.141       3.476 r       u_cymometer/cnt_fs[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.476         ntR220           
 CLMA_110_132/CECO                 td                    0.141       3.617 r       u_cymometer/cnt_fs[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.617         ntR219           
 CLMA_110_136/CECO                 td                    0.141       3.758 r       u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.758         ntR218           
 CLMA_110_140/CECO                 td                    0.141       3.899 r       u_cymometer/cnt_fs[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.899         ntR217           
 CLMA_110_144/CECO                 td                    0.141       4.040 r       u_cymometer/cnt_fs[28]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       4.040         ntR216           
 CLMA_110_148/CECI                                                         r       u_cymometer/cnt_fs[29]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.040         Logic Levels: 9  
                                                                                   Logic: 1.751ns(66.679%), Route: 0.875ns(33.321%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000    1000.240 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.010    1001.250         ntclkbufg_2      
 CLMA_110_148/CLK                                                          r       u_cymometer/cnt_fs[29]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.029    1001.279                          
 clock uncertainty                                      -0.150    1001.129                          

 Setup time                                             -0.563    1000.566                          

 Data required time                                               1000.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.566                          
 Data arrival time                                                   4.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fs_d1/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fs[26]/opit_0_inv_A2Q21/CE
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.255
  Launch Clock Delay      :  1.414
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.145       1.414         ntclkbufg_2      
 CLMA_90_125/CLK                                                           r       u_cymometer/gate_fs_d1/opit_0_inv/CLK

 CLMA_90_125/Q1                    tco                   0.224       1.638 r       u_cymometer/gate_fs_d1/opit_0_inv/Q
                                   net (fanout=1)        0.074       1.712         u_cymometer/gate_fs_d1
 CLMA_90_125/Y0                    td                    0.378       2.090 f       u_cymometer/N7/gateop_perm/Z
                                   net (fanout=14)       0.525       2.615         u_cymometer/gate_fs_nege
 CLMA_114_132/Y0                   td                    0.162       2.777 r       u_cymometer/N184/gateop_perm/Z
                                   net (fanout=3)        0.276       3.053         u_cymometer/N184 
 CLMA_110_120/CECO                 td                    0.141       3.194 r       u_cymometer/cnt_fs[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.194         ntR222           
 CLMA_110_124/CECO                 td                    0.141       3.335 r       u_cymometer/cnt_fs[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.335         ntR221           
 CLMA_110_128/CECO                 td                    0.141       3.476 r       u_cymometer/cnt_fs[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.476         ntR220           
 CLMA_110_132/CECO                 td                    0.141       3.617 r       u_cymometer/cnt_fs[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.617         ntR219           
 CLMA_110_136/CECO                 td                    0.141       3.758 r       u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.758         ntR218           
 CLMA_110_140/CECO                 td                    0.141       3.899 r       u_cymometer/cnt_fs[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.899         ntR217           
 CLMA_110_144/CECI                                                         r       u_cymometer/cnt_fs[26]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   3.899         Logic Levels: 8  
                                                                                   Logic: 1.610ns(64.789%), Route: 0.875ns(35.211%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000    1000.240 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.015    1001.255         ntclkbufg_2      
 CLMA_110_144/CLK                                                          r       u_cymometer/cnt_fs[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.029    1001.284                          
 clock uncertainty                                      -0.150    1001.134                          

 Setup time                                             -0.563    1000.571                          

 Data required time                                               1000.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.571                          
 Data arrival time                                                   3.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.672                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fs_d1/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fs[28]/opit_0_inv_A2Q21/CE
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.130  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.255
  Launch Clock Delay      :  1.414
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.145       1.414         ntclkbufg_2      
 CLMA_90_125/CLK                                                           r       u_cymometer/gate_fs_d1/opit_0_inv/CLK

 CLMA_90_125/Q1                    tco                   0.224       1.638 r       u_cymometer/gate_fs_d1/opit_0_inv/Q
                                   net (fanout=1)        0.074       1.712         u_cymometer/gate_fs_d1
 CLMA_90_125/Y0                    td                    0.378       2.090 f       u_cymometer/N7/gateop_perm/Z
                                   net (fanout=14)       0.525       2.615         u_cymometer/gate_fs_nege
 CLMA_114_132/Y0                   td                    0.162       2.777 r       u_cymometer/N184/gateop_perm/Z
                                   net (fanout=3)        0.276       3.053         u_cymometer/N184 
 CLMA_110_120/CECO                 td                    0.141       3.194 r       u_cymometer/cnt_fs[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.194         ntR222           
 CLMA_110_124/CECO                 td                    0.141       3.335 r       u_cymometer/cnt_fs[8]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.335         ntR221           
 CLMA_110_128/CECO                 td                    0.141       3.476 r       u_cymometer/cnt_fs[12]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.476         ntR220           
 CLMA_110_132/CECO                 td                    0.141       3.617 r       u_cymometer/cnt_fs[16]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.617         ntR219           
 CLMA_110_136/CECO                 td                    0.141       3.758 r       u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.758         ntR218           
 CLMA_110_140/CECO                 td                    0.141       3.899 r       u_cymometer/cnt_fs[24]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.899         ntR217           
 CLMA_110_144/CECI                                                         r       u_cymometer/cnt_fs[28]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   3.899         Logic Levels: 8  
                                                                                   Logic: 1.610ns(64.789%), Route: 0.875ns(35.211%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000    1000.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240    1000.240         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000    1000.240 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.015    1001.255         ntclkbufg_2      
 CLMA_110_144/CLK                                                          r       u_cymometer/cnt_fs[28]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.029    1001.284                          
 clock uncertainty                                      -0.150    1001.134                          

 Setup time                                             -0.563    1000.571                          

 Data required time                                               1000.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.571                          
 Data arrival time                                                   3.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.672                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fs_reg[20]/opit_0_inv/D
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.416
  Launch Clock Delay      :  1.263
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.240 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.023       1.263         ntclkbufg_2      
 CLMA_110_136/CLK                                                          r       u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/CLK

 CLMA_110_136/Q3                   tco                   0.182       1.445 r       u_cymometer/cnt_fs[20]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.139       1.584         u_cymometer/cnt_fs [20]
 CLMA_114_136/CD                                                           r       u_cymometer/cnt_fs_reg[20]/opit_0_inv/D

 Data arrival time                                                   1.584         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.147       1.416         ntclkbufg_2      
 CLMA_114_136/CLK                                                          r       u_cymometer/cnt_fs_reg[20]/opit_0_inv/CLK
 clock pessimism                                        -0.093       1.323                          
 clock uncertainty                                       0.000       1.323                          

 Hold time                                               0.034       1.357                          

 Data required time                                                  1.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.357                          
 Data arrival time                                                   1.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fs[18]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fs_reg[17]/opit_0_inv/D
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.420
  Launch Clock Delay      :  1.263
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.240 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.023       1.263         ntclkbufg_2      
 CLMA_110_136/CLK                                                          r       u_cymometer/cnt_fs[18]/opit_0_inv_A2Q21/CLK

 CLMA_110_136/Q0                   tco                   0.182       1.445 r       u_cymometer/cnt_fs[18]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.137       1.582         u_cymometer/cnt_fs [17]
 CLMA_114_132/M2                                                           r       u_cymometer/cnt_fs_reg[17]/opit_0_inv/D

 Data arrival time                                                   1.582         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.151       1.420         ntclkbufg_2      
 CLMA_114_132/CLK                                                          r       u_cymometer/cnt_fs_reg[17]/opit_0_inv/CLK
 clock pessimism                                        -0.093       1.327                          
 clock uncertainty                                       0.000       1.327                          

 Hold time                                              -0.011       1.316                          

 Data required time                                                  1.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.316                          
 Data arrival time                                                   1.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fs[6]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fs_reg[5]/opit_0_inv/D
Path Group  : pll_100m|u_pll_100m/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.433
  Launch Clock Delay      :  1.281
  Clock Pessimism Removal :  -0.093

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       0.240         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.240 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.041       1.281         ntclkbufg_2      
 CLMA_110_124/CLK                                                          r       u_cymometer/cnt_fs[6]/opit_0_inv_A2Q21/CLK

 CLMA_110_124/Q0                   tco                   0.182       1.463 r       u_cymometer/cnt_fs[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.137       1.600         u_cymometer/cnt_fs [5]
 CLMA_114_124/M0                                                           r       u_cymometer/cnt_fs_reg[5]/opit_0_inv/D

 Data arrival time                                                   1.600         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock pll_100m|u_pll_100m/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_122_55/CLK_OUT0                                     0.000       0.000 r       u_pll_100m/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       0.269         clk_fs           
 USCM_56_114/CLK_USCM              td                    0.000       0.269 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.164       1.433         ntclkbufg_2      
 CLMA_114_124/CLK                                                          r       u_cymometer/cnt_fs_reg[5]/opit_0_inv/CLK
 clock pessimism                                        -0.093       1.340                          
 clock uncertainty                                       0.000       1.340                          

 Hold time                                              -0.011       1.329                          

 Data required time                                                  1.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.329                          
 Data arrival time                                                   1.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fx_d2/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fx_reg[26]/opit_0_inv/CE
Path Group  : top_cymometer|clk_fx
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.258
  Launch Clock Delay      :  2.677
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.968       1.009 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.058       1.067 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.577         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.577 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.100       2.677         ntclkbufg_1      
 CLMA_78_152/CLK                                                           r       u_cymometer/gate_fx_d2/opit_0_inv/CLK

 CLMA_78_152/Q0                    tco                   0.221       2.898 f       u_cymometer/gate_fx_d2/opit_0_inv/Q
                                   net (fanout=32)       0.492       3.390         u_cymometer/gate_fx_d2
 CLMA_90_140/Y1                    td                    0.244       3.634 f       u_cymometer/N4/gateop_perm/Z
                                   net (fanout=20)       0.487       4.121         u_cymometer/gate_fx_nege
 CLMS_82_153/CECO                  td                    0.132       4.253 f       u_cymometer/cnt_fx_reg[24]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       4.253         ntR195           
 CLMS_82_157/CECO                  td                    0.132       4.385 f       u_cymometer/cnt_fx_reg[25]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       4.385         ntR194           
 CLMS_82_161/CECI                                                          f       u_cymometer/cnt_fx_reg[26]/opit_0_inv/CE

 Data arrival time                                                   4.385         Logic Levels: 3  
                                                                                   Logic: 0.729ns(42.681%), Route: 0.979ns(57.319%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                      1000.000    1000.000 r                        
 R10                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041    1000.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.734    1000.775 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.775         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.038    1000.813 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470    1001.283         _N5              
 USCM_56_113/CLK_USCM              td                    0.000    1001.283 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.975    1002.258         ntclkbufg_1      
 CLMS_82_161/CLK                                                           r       u_cymometer/cnt_fx_reg[26]/opit_0_inv/CLK
 clock pessimism                                         0.358    1002.616                          
 clock uncertainty                                      -0.050    1002.566                          

 Setup time                                             -0.576    1001.990                          

 Data required time                                               1001.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.990                          
 Data arrival time                                                   4.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fx_d2/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fx_reg[27]/opit_0_inv/CE
Path Group  : top_cymometer|clk_fx
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.258
  Launch Clock Delay      :  2.677
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.968       1.009 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.058       1.067 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.577         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.577 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.100       2.677         ntclkbufg_1      
 CLMA_78_152/CLK                                                           r       u_cymometer/gate_fx_d2/opit_0_inv/CLK

 CLMA_78_152/Q0                    tco                   0.221       2.898 f       u_cymometer/gate_fx_d2/opit_0_inv/Q
                                   net (fanout=32)       0.492       3.390         u_cymometer/gate_fx_d2
 CLMA_90_140/Y1                    td                    0.244       3.634 f       u_cymometer/N4/gateop_perm/Z
                                   net (fanout=20)       0.487       4.121         u_cymometer/gate_fx_nege
 CLMS_82_153/CECO                  td                    0.132       4.253 f       u_cymometer/cnt_fx_reg[24]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       4.253         ntR195           
 CLMS_82_157/CECO                  td                    0.132       4.385 f       u_cymometer/cnt_fx_reg[25]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       4.385         ntR194           
 CLMS_82_161/CECI                                                          f       u_cymometer/cnt_fx_reg[27]/opit_0_inv/CE

 Data arrival time                                                   4.385         Logic Levels: 3  
                                                                                   Logic: 0.729ns(42.681%), Route: 0.979ns(57.319%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                      1000.000    1000.000 r                        
 R10                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041    1000.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.734    1000.775 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.775         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.038    1000.813 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470    1001.283         _N5              
 USCM_56_113/CLK_USCM              td                    0.000    1001.283 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.975    1002.258         ntclkbufg_1      
 CLMS_82_161/CLK                                                           r       u_cymometer/cnt_fx_reg[27]/opit_0_inv/CLK
 clock pessimism                                         0.358    1002.616                          
 clock uncertainty                                      -0.050    1002.566                          

 Setup time                                             -0.576    1001.990                          

 Data required time                                               1001.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.990                          
 Data arrival time                                                   4.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/gate_fx_d2/opit_0_inv/CLK
Endpoint    : u_cymometer/cnt_fx_reg[28]/opit_0_inv/CE
Path Group  : top_cymometer|clk_fx
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.258
  Launch Clock Delay      :  2.677
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.968       1.009 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.058       1.067 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.577         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.577 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.100       2.677         ntclkbufg_1      
 CLMA_78_152/CLK                                                           r       u_cymometer/gate_fx_d2/opit_0_inv/CLK

 CLMA_78_152/Q0                    tco                   0.221       2.898 f       u_cymometer/gate_fx_d2/opit_0_inv/Q
                                   net (fanout=32)       0.492       3.390         u_cymometer/gate_fx_d2
 CLMA_90_140/Y1                    td                    0.244       3.634 f       u_cymometer/N4/gateop_perm/Z
                                   net (fanout=20)       0.487       4.121         u_cymometer/gate_fx_nege
 CLMS_82_153/CECO                  td                    0.132       4.253 f       u_cymometer/cnt_fx_reg[24]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       4.253         ntR195           
 CLMS_82_157/CECO                  td                    0.132       4.385 f       u_cymometer/cnt_fx_reg[25]/opit_0_inv/CEOUT
                                   net (fanout=4)        0.000       4.385         ntR194           
 CLMS_82_161/CECI                                                          f       u_cymometer/cnt_fx_reg[28]/opit_0_inv/CE

 Data arrival time                                                   4.385         Logic Levels: 3  
                                                                                   Logic: 0.729ns(42.681%), Route: 0.979ns(57.319%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                      1000.000    1000.000 r                        
 R10                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041    1000.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.734    1000.775 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.775         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.038    1000.813 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470    1001.283         _N5              
 USCM_56_113/CLK_USCM              td                    0.000    1001.283 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.975    1002.258         ntclkbufg_1      
 CLMS_82_161/CLK                                                           r       u_cymometer/cnt_fx_reg[28]/opit_0_inv/CLK
 clock pessimism                                         0.358    1002.616                          
 clock uncertainty                                      -0.050    1002.566                          

 Setup time                                             -0.576    1001.990                          

 Data required time                                               1001.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.990                          
 Data arrival time                                                   4.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fx[18]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fx_reg[17]/opit_0_inv/D
Path Group  : top_cymometer|clk_fx
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.691
  Launch Clock Delay      :  2.271
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.734       0.775 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.775         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.038       0.813 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.283         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.283 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.988       2.271         ntclkbufg_1      
 CLMA_82_148/CLK                                                           r       u_cymometer/cnt_fx[18]/opit_0_inv_A2Q21/CLK

 CLMA_82_148/Q0                    tco                   0.182       2.453 r       u_cymometer/cnt_fx[18]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.179       2.632         u_cymometer/cnt_fx [17]
 CLMA_90_149/M0                                                            r       u_cymometer/cnt_fx_reg[17]/opit_0_inv/D

 Data arrival time                                                   2.632         Logic Levels: 0  
                                                                                   Logic: 0.182ns(50.416%), Route: 0.179ns(49.584%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.968       1.009 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.058       1.067 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.577         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.577 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.114       2.691         ntclkbufg_1      
 CLMA_90_149/CLK                                                           r       u_cymometer/cnt_fx_reg[17]/opit_0_inv/CLK
 clock pessimism                                        -0.358       2.333                          
 clock uncertainty                                       0.000       2.333                          

 Hold time                                              -0.011       2.322                          

 Data required time                                                  2.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.322                          
 Data arrival time                                                   2.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fx[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fx_reg[7]/opit_0_inv/D
Path Group  : top_cymometer|clk_fx
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.704
  Launch Clock Delay      :  2.284
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.734       0.775 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.775         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.038       0.813 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.283         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.283 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.001       2.284         ntclkbufg_1      
 CLMA_82_136/CLK                                                           r       u_cymometer/cnt_fx[8]/opit_0_inv_A2Q21/CLK

 CLMA_82_136/Q2                    tco                   0.183       2.467 r       u_cymometer/cnt_fx[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.179       2.646         u_cymometer/cnt_fx [7]
 CLMA_90_136/M1                                                            r       u_cymometer/cnt_fx_reg[7]/opit_0_inv/D

 Data arrival time                                                   2.646         Logic Levels: 0  
                                                                                   Logic: 0.183ns(50.552%), Route: 0.179ns(49.448%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.968       1.009 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.058       1.067 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.577         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.577 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.127       2.704         ntclkbufg_1      
 CLMA_90_136/CLK                                                           r       u_cymometer/cnt_fx_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.358       2.346                          
 clock uncertainty                                       0.000       2.346                          

 Hold time                                              -0.011       2.335                          

 Data required time                                                  2.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.335                          
 Data arrival time                                                   2.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_cymometer/cnt_fx[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_cymometer/cnt_fx_reg[9]/opit_0_inv/D
Path Group  : top_cymometer|clk_fx
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.700
  Launch Clock Delay      :  2.279
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.734       0.775 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.775         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.038       0.813 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.283         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.283 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       0.996       2.279         ntclkbufg_1      
 CLMA_82_140/CLK                                                           r       u_cymometer/cnt_fx[10]/opit_0_inv_A2Q21/CLK

 CLMA_82_140/Q0                    tco                   0.182       2.461 r       u_cymometer/cnt_fx[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.181       2.642         u_cymometer/cnt_fx [9]
 CLMA_90_141/M2                                                            r       u_cymometer/cnt_fx_reg[9]/opit_0_inv/D

 Data arrival time                                                   2.642         Logic Levels: 0  
                                                                                   Logic: 0.182ns(50.138%), Route: 0.181ns(49.862%)
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|clk_fx (rising edge)
                                                         0.000       0.000 r                        
 R10                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.041       0.041         clk_fx           
 IOBD_149_0/DIN                    td                    0.968       1.009 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_fx_ibuf/ntD  
 IOL_151_6/INCK                    td                    0.058       1.067 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.577         _N5              
 USCM_56_113/CLK_USCM              td                    0.000       1.577 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=53)       1.123       2.700         ntclkbufg_1      
 CLMA_90_141/CLK                                                           r       u_cymometer/cnt_fx_reg[9]/opit_0_inv/CLK
 clock pessimism                                        -0.358       2.342                          
 clock uncertainty                                       0.000       2.342                          

 Hold time                                              -0.011       2.331                          

 Data required time                                                  2.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.331                          
 Data arrival time                                                   2.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.510       1.580         _N4              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=579)      1.138       2.718         ntclkbufg_0      
 CLMS_10_145/CLK                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_10_145/Q3                    tco                   0.220       2.938 f       u_lcd_rgb_char/u_rd_id/lcd_id[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.359       3.297         u_lcd_rgb_char/lcd_id [14]
 CLMA_14_148/Y2                    td                    0.150       3.447 f       u_lcd_rgb_char/u_clk_div/N39_1/gateop_perm/Z
                                   net (fanout=2)        0.183       3.630         u_lcd_rgb_char/u_clk_div/_N10683
 CLMA_14_140/Y1                    td                    0.359       3.989 f       u_lcd_rgb_char/u_clk_div/N42_4/gateop_perm/Z
                                   net (fanout=1)        0.067       4.056         u_lcd_rgb_char/u_clk_div/_N12249
 CLMA_14_140/Y0                    td                    0.378       4.434 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_and[0][1]_4/gateop_perm/Z
                                   net (fanout=1)        0.385       4.819         u_lcd_rgb_char/u_clk_div/_N5703
 CLMA_14_141/Y1                    td                    0.359       5.178 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.308       5.486         nt_lcd_clk       
 IOL_7_133/DO                      td                    0.106       5.592 f       lcd_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.592         lcd_clk_obuf/ntO 
 IOBS_0_132/PAD                    td                    2.358       7.950 f       lcd_clk_obuf/opit_0/O
                                   net (fanout=1)        0.046       7.996         lcd_clk          
 L5                                                                        f       lcd_clk (port)   

 Data arrival time                                                   7.996         Logic Levels: 6  
                                                                                   Logic: 3.930ns(74.460%), Route: 1.348ns(25.540%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_rgb[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.573       2.681         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.234       2.915 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.544       3.459         nt_lcd_clk       
 CLMA_46_128/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_128/Q0                    tco                   0.221       3.680 f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.455       4.135         u_lcd_rgb_char/pixel_data [0]
 CLMA_10_128/Y2                    td                    0.150       4.285 f       u_lcd_rgb_char/u_lcd_driver/N0/gateop_perm/Z
                                   net (fanout=24)       0.941       5.226         u_lcd_rgb_char/lcd_rgb_o [0]
 IOL_7_210/DO                      td                    0.106       5.332 f       u_lcd_rgb_char.lcd_rgb_tri[6]/opit_1/O
                                   net (fanout=1)        0.000       5.332         u_lcd_rgb_char.lcd_rgb_tri[6]/ntO
 IOBS_0_209/PAD                    td                    2.358       7.690 f       u_lcd_rgb_char.lcd_rgb_tri[6]/opit_0/O
                                   net (fanout=1)        0.063       7.753         nt_lcd_rgb[6]    
 F5                                                                        f       lcd_rgb[6] (port)

 Data arrival time                                                   7.753         Logic Levels: 3  
                                                                                   Logic: 2.835ns(66.022%), Route: 1.459ns(33.978%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_rgb[18] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_cymometer|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/RX_DATA_DD              td                    0.096       1.108 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.573       2.681         nt_sys_clk       
 CLMA_14_141/Y1                    td                    0.234       2.915 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=34)       0.544       3.459         nt_lcd_clk       
 CLMA_46_128/CLK                                                           r       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_128/Q0                    tco                   0.221       3.680 f       u_lcd_rgb_char/u_lcd_display/pixel_data[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.455       4.135         u_lcd_rgb_char/pixel_data [0]
 CLMA_10_128/Y2                    td                    0.150       4.285 f       u_lcd_rgb_char/u_lcd_driver/N0/gateop_perm/Z
                                   net (fanout=24)       0.926       5.211         u_lcd_rgb_char/lcd_rgb_o [0]
 IOL_7_206/DO                      td                    0.106       5.317 f       u_lcd_rgb_char.lcd_rgb_tri[18]/opit_1/O
                                   net (fanout=1)        0.000       5.317         u_lcd_rgb_char.lcd_rgb_tri[18]/ntO
 IOBS_0_205/PAD                    td                    2.358       7.675 f       u_lcd_rgb_char.lcd_rgb_tri[18]/opit_0/O
                                   net (fanout=1)        0.047       7.722         nt_lcd_rgb[18]   
 D3                                                                        f       lcd_rgb[18] (port)

 Data arrival time                                                   7.722         Logic Levels: 3  
                                                                                   Logic: 2.835ns(66.502%), Route: 1.428ns(33.498%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[23] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 r       lcd_rgb[23] (port)
                                   net (fanout=1)        0.054       0.054         nt_lcd_rgb[23]   
 IOBS_0_144/DIN                    td                    0.734       0.788 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_0/O
                                   net (fanout=1)        0.000       0.788         u_lcd_rgb_char.lcd_rgb_tri[23]/ntI
 IOL_7_145/RX_DATA_DD              td                    0.066       0.854 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_1/OUT
                                   net (fanout=10)       0.185       1.039         _N2              
 CLMS_10_145/A0                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.039         Logic Levels: 2  
                                                                                   Logic: 0.800ns(76.997%), Route: 0.239ns(23.003%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[23] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 r       lcd_rgb[23] (port)
                                   net (fanout=1)        0.054       0.054         nt_lcd_rgb[23]   
 IOBS_0_144/DIN                    td                    0.734       0.788 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_0/O
                                   net (fanout=1)        0.000       0.788         u_lcd_rgb_char.lcd_rgb_tri[23]/ntI
 IOL_7_145/RX_DATA_DD              td                    0.066       0.854 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_1/OUT
                                   net (fanout=10)       0.186       1.040         _N2              
 CLMS_10_145/C1                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.040         Logic Levels: 2  
                                                                                   Logic: 0.800ns(76.923%), Route: 0.240ns(23.077%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[23] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 r       lcd_rgb[23] (port)
                                   net (fanout=1)        0.054       0.054         nt_lcd_rgb[23]   
 IOBS_0_144/DIN                    td                    0.734       0.788 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_0/O
                                   net (fanout=1)        0.000       0.788         u_lcd_rgb_char.lcd_rgb_tri[23]/ntI
 IOL_7_145/RX_DATA_DD              td                    0.066       0.854 r       u_lcd_rgb_char.lcd_rgb_tri[23]/opit_1/OUT
                                   net (fanout=10)       0.208       1.062         _N2              
 CLMA_14_144/C2                                                            r       u_lcd_rgb_char/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.062         Logic Levels: 2  
                                                                                   Logic: 0.800ns(75.330%), Route: 0.262ns(24.670%)
====================================================================================================

{top_cymometer|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           Low Pulse Width   CLMS_110_85/CLK         u_clk_test/cnt[2]/opit_0_inv_A2Q21/CLK
 499.504     500.000         0.496           High Pulse Width  CLMS_110_85/CLK         u_clk_test/cnt[2]/opit_0_inv_A2Q21/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_110_85/CLK         u_clk_test/cnt[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

{pll_100m|u_pll_100m/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_110_121/CLK        u_cymometer/cnt_fs[0]/opit_0_inv_L5Q/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_110_121/CLK        u_cymometer/cnt_fs[0]/opit_0_inv_L5Q/CLK
 499.664     500.000         0.336           High Pulse Width  CLMA_110_120/CLK        u_cymometer/cnt_fs[2]/opit_0_inv_A2Q21/CLK
====================================================================================================

{top_cymometer|clk_fx} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.090     500.000         0.910           High Pulse Width  APM_86_140/CLK          u_cymometer/N58_m1/gopapm/CLK
 499.090     500.000         0.910           Low Pulse Width   APM_86_140/CLK          u_cymometer/N58_m1/gopapm/CLK
 499.090     500.000         0.910           High Pulse Width  APM_86_152/CLK          u_cymometer/N58_m2/gopapm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------+
| Type       | File Name                                                               
+---------------------------------------------------------------------------------------+
| Input      | D:/ywd/dmdps2/top_cymometer/prj/place_route/top_cymometer_pnr.adf       
| Output     | D:/ywd/dmdps2/top_cymometer/prj/report_timing/top_cymometer_rtp.adf     
|            | D:/ywd/dmdps2/top_cymometer/prj/report_timing/top_cymometer.rtr         
|            | D:/ywd/dmdps2/top_cymometer/prj/report_timing/rtr.db                    
+---------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 841 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:9s
