<stg><name>RELU</name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="1218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="2" to="3">
<condition id="1219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="3" to="4">
<condition id="1222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="4" to="5">
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="5" to="6">
<condition id="1228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="6" to="7">
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="7" to="8">
<condition id="1234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="8" to="9">
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="9" to="10">
<condition id="1240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="10" to="11">
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="11" to="12">
<condition id="1246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="12" to="13">
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="13" to="14">
<condition id="1252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="14" to="15">
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="15" to="16">
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="16" to="17">
<condition id="1261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="17" to="18">
<condition id="1264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="18" to="19">
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="19" to="20">
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="20" to="21">
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="21" to="22">
<condition id="1276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="22" to="23">
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="23" to="24">
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="24" to="25">
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="25" to="26">
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="26" to="27">
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="27" to="28">
<condition id="1294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="28" to="29">
<condition id="1297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="29" to="30">
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="30" to="31">
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="31" to="32">
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="32" to="33">
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %data_addr = getelementptr [32 x i19]* %data, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="19" op_0_bw="5">
<![CDATA[
:1  %data_load = load i19* %data_addr, align 4

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="19" op_0_bw="5">
<![CDATA[
:1  %data_load = load i19* %data_addr, align 4

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load, i32 18)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp, label %1, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1059">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:0  %data_addr_1 = getelementptr [32 x i19]* %data, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.0:1  %data_load_1 = load i19* %data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.0:1  %data_load_1 = load i19* %data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.0:2  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_1, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:3  br i1 %tmp_1, label %2, label %._crit_edge.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1064">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1064">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.1:0  %data_addr_2 = getelementptr [32 x i19]* %data, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.1:1  %data_load_2 = load i19* %data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.1:1  %data_load_2 = load i19* %data_addr_2, align 4

]]></Node>
<StgValue><ssdm name="data_load_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.1:2  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_2, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:3  br i1 %tmp_2, label %3, label %._crit_edge.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1069">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1069">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.2:0  %data_addr_3 = getelementptr [32 x i19]* %data, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="data_addr_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.2:1  %data_load_3 = load i19* %data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.2:1  %data_load_3 = load i19* %data_addr_3, align 4

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.2:2  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_3, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:3  br i1 %tmp_3, label %4, label %._crit_edge.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1074">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1074">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.3:0  %data_addr_4 = getelementptr [32 x i19]* %data, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="data_addr_4"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.3:1  %data_load_4 = load i19* %data_addr_4, align 4

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.3:1  %data_load_4 = load i19* %data_addr_4, align 4

]]></Node>
<StgValue><ssdm name="data_load_4"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.3:2  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_4, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:3  br i1 %tmp_4, label %5, label %._crit_edge.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1079">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.4:0  %data_addr_5 = getelementptr [32 x i19]* %data, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="data_addr_5"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.4:1  %data_load_5 = load i19* %data_addr_5, align 4

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.4:1  %data_load_5 = load i19* %data_addr_5, align 4

]]></Node>
<StgValue><ssdm name="data_load_5"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.4:2  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_5, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4:3  br i1 %tmp_5, label %6, label %._crit_edge.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.5:0  %data_addr_6 = getelementptr [32 x i19]* %data, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="data_addr_6"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.5:1  %data_load_6 = load i19* %data_addr_6, align 4

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="78" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.5:1  %data_load_6 = load i19* %data_addr_6, align 4

]]></Node>
<StgValue><ssdm name="data_load_6"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.5:2  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_6, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5:3  br i1 %tmp_6, label %7, label %._crit_edge.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1089">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.6:0  %data_addr_7 = getelementptr [32 x i19]* %data, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="data_addr_7"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.6:1  %data_load_7 = load i19* %data_addr_7, align 4

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.6:1  %data_load_7 = load i19* %data_addr_7, align 4

]]></Node>
<StgValue><ssdm name="data_load_7"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.6:2  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_7, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6:3  br i1 %tmp_7, label %8, label %._crit_edge.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.7:0  %data_addr_8 = getelementptr [32 x i19]* %data, i32 0, i32 8

]]></Node>
<StgValue><ssdm name="data_addr_8"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.7:1  %data_load_8 = load i19* %data_addr_8, align 4

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.7:1  %data_load_8 = load i19* %data_addr_8, align 4

]]></Node>
<StgValue><ssdm name="data_load_8"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.7:2  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_8, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7:3  br i1 %tmp_8, label %9, label %._crit_edge.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1099">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.8:0  %data_addr_9 = getelementptr [32 x i19]* %data, i32 0, i32 9

]]></Node>
<StgValue><ssdm name="data_addr_9"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.8:1  %data_load_9 = load i19* %data_addr_9, align 4

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="99" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.8:1  %data_load_9 = load i19* %data_addr_9, align 4

]]></Node>
<StgValue><ssdm name="data_load_9"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.8:2  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_9, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.8:3  br i1 %tmp_9, label %10, label %._crit_edge.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1104">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1104">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.9:0  %data_addr_10 = getelementptr [32 x i19]* %data, i32 0, i32 10

]]></Node>
<StgValue><ssdm name="data_addr_10"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.9:1  %data_load_10 = load i19* %data_addr_10, align 4

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.9:1  %data_load_10 = load i19* %data_addr_10, align 4

]]></Node>
<StgValue><ssdm name="data_load_10"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.9:2  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_10, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.9:3  br i1 %tmp_10, label %11, label %._crit_edge.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1109">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1109">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.10:0  %data_addr_11 = getelementptr [32 x i19]* %data, i32 0, i32 11

]]></Node>
<StgValue><ssdm name="data_addr_11"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.10:1  %data_load_11 = load i19* %data_addr_11, align 4

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.10:1  %data_load_11 = load i19* %data_addr_11, align 4

]]></Node>
<StgValue><ssdm name="data_load_11"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.10:2  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_11, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.10:3  br i1 %tmp_11, label %12, label %._crit_edge.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1114">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.11:0  %data_addr_12 = getelementptr [32 x i19]* %data, i32 0, i32 12

]]></Node>
<StgValue><ssdm name="data_addr_12"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.11:1  %data_load_12 = load i19* %data_addr_12, align 4

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="120" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.11:1  %data_load_12 = load i19* %data_addr_12, align 4

]]></Node>
<StgValue><ssdm name="data_load_12"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.11:2  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_12, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.11:3  br i1 %tmp_12, label %13, label %._crit_edge.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1119">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.12:0  %data_addr_13 = getelementptr [32 x i19]* %data, i32 0, i32 13

]]></Node>
<StgValue><ssdm name="data_addr_13"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.12:1  %data_load_13 = load i19* %data_addr_13, align 4

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="127" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.12:1  %data_load_13 = load i19* %data_addr_13, align 4

]]></Node>
<StgValue><ssdm name="data_load_13"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.12:2  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_13, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.12:3  br i1 %tmp_13, label %14, label %._crit_edge.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1124">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.13:0  %data_addr_14 = getelementptr [32 x i19]* %data, i32 0, i32 14

]]></Node>
<StgValue><ssdm name="data_addr_14"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.13:1  %data_load_14 = load i19* %data_addr_14, align 4

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="134" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.13:1  %data_load_14 = load i19* %data_addr_14, align 4

]]></Node>
<StgValue><ssdm name="data_load_14"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.13:2  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_14, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.13:3  br i1 %tmp_14, label %15, label %._crit_edge.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1129">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.14:0  %data_addr_15 = getelementptr [32 x i19]* %data, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="data_addr_15"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.14:1  %data_load_15 = load i19* %data_addr_15, align 4

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.14:1  %data_load_15 = load i19* %data_addr_15, align 4

]]></Node>
<StgValue><ssdm name="data_load_15"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.14:2  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_15, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.14:3  br i1 %tmp_15, label %16, label %._crit_edge.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1134">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1134">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.15:0  %data_addr_16 = getelementptr [32 x i19]* %data, i32 0, i32 16

]]></Node>
<StgValue><ssdm name="data_addr_16"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.15:1  %data_load_16 = load i19* %data_addr_16, align 4

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="148" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.15:1  %data_load_16 = load i19* %data_addr_16, align 4

]]></Node>
<StgValue><ssdm name="data_load_16"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.15:2  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_16, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.15:3  br i1 %tmp_16, label %17, label %._crit_edge.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1139">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1139">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.16:0  %data_addr_17 = getelementptr [32 x i19]* %data, i32 0, i32 17

]]></Node>
<StgValue><ssdm name="data_addr_17"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.16:1  %data_load_17 = load i19* %data_addr_17, align 4

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="155" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.16:1  %data_load_17 = load i19* %data_addr_17, align 4

]]></Node>
<StgValue><ssdm name="data_load_17"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.16:2  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_17, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.16:3  br i1 %tmp_17, label %18, label %._crit_edge.17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1144">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.17:0  %data_addr_18 = getelementptr [32 x i19]* %data, i32 0, i32 18

]]></Node>
<StgValue><ssdm name="data_addr_18"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.17:1  %data_load_18 = load i19* %data_addr_18, align 4

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="162" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.17:1  %data_load_18 = load i19* %data_addr_18, align 4

]]></Node>
<StgValue><ssdm name="data_load_18"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.17:2  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_18, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.17:3  br i1 %tmp_18, label %19, label %._crit_edge.18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1149">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.18:0  %data_addr_19 = getelementptr [32 x i19]* %data, i32 0, i32 19

]]></Node>
<StgValue><ssdm name="data_addr_19"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.18:1  %data_load_19 = load i19* %data_addr_19, align 4

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="169" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.18:1  %data_load_19 = load i19* %data_addr_19, align 4

]]></Node>
<StgValue><ssdm name="data_load_19"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.18:2  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_19, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.18:3  br i1 %tmp_19, label %20, label %._crit_edge.19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_19, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.19:0  %data_addr_20 = getelementptr [32 x i19]* %data, i32 0, i32 20

]]></Node>
<StgValue><ssdm name="data_addr_20"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.19:1  %data_load_20 = load i19* %data_addr_20, align 4

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="176" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.19:1  %data_load_20 = load i19* %data_addr_20, align 4

]]></Node>
<StgValue><ssdm name="data_load_20"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.19:2  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_20, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.19:3  br i1 %tmp_20, label %21, label %._crit_edge.20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.20:0  %data_addr_21 = getelementptr [32 x i19]* %data, i32 0, i32 21

]]></Node>
<StgValue><ssdm name="data_addr_21"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.20:1  %data_load_21 = load i19* %data_addr_21, align 4

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="183" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.20:1  %data_load_21 = load i19* %data_addr_21, align 4

]]></Node>
<StgValue><ssdm name="data_load_21"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.20:2  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_21, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.20:3  br i1 %tmp_21, label %22, label %._crit_edge.21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.21:0  %data_addr_22 = getelementptr [32 x i19]* %data, i32 0, i32 22

]]></Node>
<StgValue><ssdm name="data_addr_22"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.21:1  %data_load_22 = load i19* %data_addr_22, align 4

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="190" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.21:1  %data_load_22 = load i19* %data_addr_22, align 4

]]></Node>
<StgValue><ssdm name="data_load_22"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.21:2  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_22, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.21:3  br i1 %tmp_22, label %23, label %._crit_edge.22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp><literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.22:0  %data_addr_23 = getelementptr [32 x i19]* %data, i32 0, i32 23

]]></Node>
<StgValue><ssdm name="data_addr_23"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.22:1  %data_load_23 = load i19* %data_addr_23, align 4

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="197" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.22:1  %data_load_23 = load i19* %data_addr_23, align 4

]]></Node>
<StgValue><ssdm name="data_load_23"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.22:2  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_23, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.22:3  br i1 %tmp_23, label %24, label %._crit_edge.23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.23:0  %data_addr_24 = getelementptr [32 x i19]* %data, i32 0, i32 24

]]></Node>
<StgValue><ssdm name="data_addr_24"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.23:1  %data_load_24 = load i19* %data_addr_24, align 4

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="204" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.23:1  %data_load_24 = load i19* %data_addr_24, align 4

]]></Node>
<StgValue><ssdm name="data_load_24"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.23:2  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_24, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.23:3  br i1 %tmp_24, label %25, label %._crit_edge.24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.24:0  %data_addr_25 = getelementptr [32 x i19]* %data, i32 0, i32 25

]]></Node>
<StgValue><ssdm name="data_addr_25"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.24:1  %data_load_25 = load i19* %data_addr_25, align 4

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="211" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.24:1  %data_load_25 = load i19* %data_addr_25, align 4

]]></Node>
<StgValue><ssdm name="data_load_25"/></StgValue>
</operation>

<operation id="212" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.24:2  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_25, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.24:3  br i1 %tmp_25, label %26, label %._crit_edge.25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.25:0  %data_addr_26 = getelementptr [32 x i19]* %data, i32 0, i32 26

]]></Node>
<StgValue><ssdm name="data_addr_26"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.25:1  %data_load_26 = load i19* %data_addr_26, align 4

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="218" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.25:1  %data_load_26 = load i19* %data_addr_26, align 4

]]></Node>
<StgValue><ssdm name="data_load_26"/></StgValue>
</operation>

<operation id="219" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.25:2  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_26, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.25:3  br i1 %tmp_26, label %27, label %._crit_edge.26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.26:0  %data_addr_27 = getelementptr [32 x i19]* %data, i32 0, i32 27

]]></Node>
<StgValue><ssdm name="data_addr_27"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.26:1  %data_load_27 = load i19* %data_addr_27, align 4

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="225" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.26:1  %data_load_27 = load i19* %data_addr_27, align 4

]]></Node>
<StgValue><ssdm name="data_load_27"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.26:2  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_27, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.26:3  br i1 %tmp_27, label %28, label %._crit_edge.27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_27, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.27:0  %data_addr_28 = getelementptr [32 x i19]* %data, i32 0, i32 28

]]></Node>
<StgValue><ssdm name="data_addr_28"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.27:1  %data_load_28 = load i19* %data_addr_28, align 4

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="232" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.27:1  %data_load_28 = load i19* %data_addr_28, align 4

]]></Node>
<StgValue><ssdm name="data_load_28"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.27:2  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_28, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.27:3  br i1 %tmp_28, label %29, label %._crit_edge.28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.28:0  %data_addr_29 = getelementptr [32 x i19]* %data, i32 0, i32 29

]]></Node>
<StgValue><ssdm name="data_addr_29"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.28:1  %data_load_29 = load i19* %data_addr_29, align 4

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="239" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.28:1  %data_load_29 = load i19* %data_addr_29, align 4

]]></Node>
<StgValue><ssdm name="data_load_29"/></StgValue>
</operation>

<operation id="240" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.28:2  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_29, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="241" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.28:3  br i1 %tmp_29, label %30, label %._crit_edge.29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_29, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.29:0  %data_addr_30 = getelementptr [32 x i19]* %data, i32 0, i32 30

]]></Node>
<StgValue><ssdm name="data_addr_30"/></StgValue>
</operation>

<operation id="245" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.29:1  %data_load_30 = load i19* %data_addr_30, align 4

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="246" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.29:1  %data_load_30 = load i19* %data_addr_30, align 4

]]></Node>
<StgValue><ssdm name="data_load_30"/></StgValue>
</operation>

<operation id="247" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.29:2  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_30, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="248" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.29:3  br i1 %tmp_30, label %31, label %._crit_edge.30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_30, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="19" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.30:0  %data_addr_31 = getelementptr [32 x i19]* %data, i32 0, i32 31

]]></Node>
<StgValue><ssdm name="data_addr_31"/></StgValue>
</operation>

<operation id="252" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.30:1  %data_load_31 = load i19* %data_addr_31, align 4

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="253" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="19" op_0_bw="5">
<![CDATA[
._crit_edge.30:1  %data_load_31 = load i19* %data_addr_31, align 4

]]></Node>
<StgValue><ssdm name="data_load_31"/></StgValue>
</operation>

<operation id="254" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
._crit_edge.30:2  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %data_load_31, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="255" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.30:3  br i1 %tmp_31, label %32, label %._crit_edge.31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1214">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="19" op_1_bw="5">
<![CDATA[
:0  store i19 0, i19* %data_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1214">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0">
<![CDATA[
._crit_edge.31:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
