Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan  5 11:16:32 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (744)
5. checking no_input_delay (23)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (110)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_disparity_generator/FSM_sequential_state_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (744)
--------------------------------------------------
 There are 744 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.465   -46215.180                  10294                11228        0.169        0.000                      0                11228        2.000        0.000                       0                  5749  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
U_clk_gene/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_200_clk_wiz_0       {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  ov7670_xclk1_clk_wiz_0  {0.000 20.833}       41.667          24.000          
  ov7670_xclk2_clk_wiz_0  {0.000 20.833}       41.667          24.000          
  vga_clk_clk_wiz_0       {0.000 20.000}       40.000          25.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_gene/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_200_clk_wiz_0            -5.286    -4237.152                   2742                 5620        0.176        0.000                      0                 5620        2.000        0.000                       0                  5534  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0            22.711        0.000                      0                  542        0.229        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                     3.687        0.000                      0                  266        0.169        0.000                      0                  266        4.500        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  clk_200_clk_wiz_0       -6.465   -43698.461                   9604                 9604        0.616        0.000                      0                 9604  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_gene/inst/clk_in1
  To Clock:  U_clk_gene/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_gene/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :         2742  Failing Endpoints,  Worst Slack       -5.286ns,  Total Violation    -4237.152ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.286ns  (required time - arrival time)
  Source:                 U_disparity_generator/j_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/temp_mem_reg[14][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 0.580ns (5.837%)  route 9.356ns (94.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 6.516 - 5.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.623     1.623    U_disparity_generator/clk_200
    SLICE_X7Y95          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  U_disparity_generator/j_reg[3]_rep__2/Q
                         net (fo=196, routed)         8.835    10.914    U_disparity_generator/j_reg[3]_rep__2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  U_disparity_generator/temp_mem[14][5]_i_1/O
                         net (fo=4, routed)           0.521    11.559    U_disparity_generator/temp_mem[14][5]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  U_disparity_generator/temp_mem_reg[14][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.516     6.516    U_disparity_generator/clk_200
    SLICE_X2Y11          FDRE                                         r  U_disparity_generator/temp_mem_reg[14][2]/C
                         clock pessimism              0.000     6.516    
                         clock uncertainty           -0.075     6.441    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169     6.272    U_disparity_generator/temp_mem_reg[14][2]
  -------------------------------------------------------------------
                         required time                          6.272    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                 -5.286    

Slack (VIOLATED) :        -5.286ns  (required time - arrival time)
  Source:                 U_disparity_generator/j_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/temp_mem_reg[14][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 0.580ns (5.837%)  route 9.356ns (94.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 6.516 - 5.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.623     1.623    U_disparity_generator/clk_200
    SLICE_X7Y95          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  U_disparity_generator/j_reg[3]_rep__2/Q
                         net (fo=196, routed)         8.835    10.914    U_disparity_generator/j_reg[3]_rep__2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  U_disparity_generator/temp_mem[14][5]_i_1/O
                         net (fo=4, routed)           0.521    11.559    U_disparity_generator/temp_mem[14][5]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  U_disparity_generator/temp_mem_reg[14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.516     6.516    U_disparity_generator/clk_200
    SLICE_X2Y11          FDRE                                         r  U_disparity_generator/temp_mem_reg[14][3]/C
                         clock pessimism              0.000     6.516    
                         clock uncertainty           -0.075     6.441    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169     6.272    U_disparity_generator/temp_mem_reg[14][3]
  -------------------------------------------------------------------
                         required time                          6.272    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                 -5.286    

Slack (VIOLATED) :        -5.286ns  (required time - arrival time)
  Source:                 U_disparity_generator/j_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/temp_mem_reg[14][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 0.580ns (5.837%)  route 9.356ns (94.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 6.516 - 5.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.623     1.623    U_disparity_generator/clk_200
    SLICE_X7Y95          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  U_disparity_generator/j_reg[3]_rep__2/Q
                         net (fo=196, routed)         8.835    10.914    U_disparity_generator/j_reg[3]_rep__2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  U_disparity_generator/temp_mem[14][5]_i_1/O
                         net (fo=4, routed)           0.521    11.559    U_disparity_generator/temp_mem[14][5]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  U_disparity_generator/temp_mem_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.516     6.516    U_disparity_generator/clk_200
    SLICE_X2Y11          FDRE                                         r  U_disparity_generator/temp_mem_reg[14][4]/C
                         clock pessimism              0.000     6.516    
                         clock uncertainty           -0.075     6.441    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169     6.272    U_disparity_generator/temp_mem_reg[14][4]
  -------------------------------------------------------------------
                         required time                          6.272    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                 -5.286    

Slack (VIOLATED) :        -5.286ns  (required time - arrival time)
  Source:                 U_disparity_generator/j_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/temp_mem_reg[14][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 0.580ns (5.837%)  route 9.356ns (94.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 6.516 - 5.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.623     1.623    U_disparity_generator/clk_200
    SLICE_X7Y95          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  U_disparity_generator/j_reg[3]_rep__2/Q
                         net (fo=196, routed)         8.835    10.914    U_disparity_generator/j_reg[3]_rep__2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  U_disparity_generator/temp_mem[14][5]_i_1/O
                         net (fo=4, routed)           0.521    11.559    U_disparity_generator/temp_mem[14][5]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  U_disparity_generator/temp_mem_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.516     6.516    U_disparity_generator/clk_200
    SLICE_X2Y11          FDRE                                         r  U_disparity_generator/temp_mem_reg[14][5]/C
                         clock pessimism              0.000     6.516    
                         clock uncertainty           -0.075     6.441    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169     6.272    U_disparity_generator/temp_mem_reg[14][5]
  -------------------------------------------------------------------
                         required time                          6.272    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                 -5.286    

Slack (VIOLATED) :        -5.125ns  (required time - arrival time)
  Source:                 U_disparity_generator/j_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/temp_mem_reg[27][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 0.704ns (7.158%)  route 9.132ns (92.842%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 6.511 - 5.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.557     1.557    U_disparity_generator/clk_200
    SLICE_X11Y94         FDCE                                         r  U_disparity_generator/j_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456     2.013 r  U_disparity_generator/j_reg[4]_rep__1/Q
                         net (fo=174, routed)         7.764     9.777    U_disparity_generator/j_reg[4]_rep__1_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.901 f  U_disparity_generator/temp_mem[27][5]_i_2/O
                         net (fo=1, routed)           0.878    10.780    U_disparity_generator/temp_mem[27][5]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.904 r  U_disparity_generator/temp_mem[27][5]_i_1/O
                         net (fo=4, routed)           0.489    11.393    U_disparity_generator/temp_mem[27][5]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  U_disparity_generator/temp_mem_reg[27][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.511     6.511    U_disparity_generator/clk_200
    SLICE_X2Y17          FDRE                                         r  U_disparity_generator/temp_mem_reg[27][3]/C
                         clock pessimism              0.000     6.511    
                         clock uncertainty           -0.075     6.436    
    SLICE_X2Y17          FDRE (Setup_fdre_C_CE)      -0.169     6.267    U_disparity_generator/temp_mem_reg[27][3]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                 -5.125    

Slack (VIOLATED) :        -5.125ns  (required time - arrival time)
  Source:                 U_disparity_generator/j_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/temp_mem_reg[27][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.836ns  (logic 0.704ns (7.158%)  route 9.132ns (92.842%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 6.511 - 5.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.557     1.557    U_disparity_generator/clk_200
    SLICE_X11Y94         FDCE                                         r  U_disparity_generator/j_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.456     2.013 r  U_disparity_generator/j_reg[4]_rep__1/Q
                         net (fo=174, routed)         7.764     9.777    U_disparity_generator/j_reg[4]_rep__1_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.901 f  U_disparity_generator/temp_mem[27][5]_i_2/O
                         net (fo=1, routed)           0.878    10.780    U_disparity_generator/temp_mem[27][5]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.904 r  U_disparity_generator/temp_mem[27][5]_i_1/O
                         net (fo=4, routed)           0.489    11.393    U_disparity_generator/temp_mem[27][5]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  U_disparity_generator/temp_mem_reg[27][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.511     6.511    U_disparity_generator/clk_200
    SLICE_X2Y17          FDRE                                         r  U_disparity_generator/temp_mem_reg[27][5]/C
                         clock pessimism              0.000     6.511    
                         clock uncertainty           -0.075     6.436    
    SLICE_X2Y17          FDRE (Setup_fdre_C_CE)      -0.169     6.267    U_disparity_generator/temp_mem_reg[27][5]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                 -5.125    

Slack (VIOLATED) :        -5.106ns  (required time - arrival time)
  Source:                 U_disparity_generator/j_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/temp_mem_reg[159][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.704ns (7.271%)  route 8.979ns (92.729%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6.443 - 5.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.623     1.623    U_disparity_generator/clk_200
    SLICE_X7Y95          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  U_disparity_generator/j_reg[3]_rep__2/Q
                         net (fo=196, routed)         8.028    10.107    U_disparity_generator/j_reg[3]_rep__2_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.231 f  U_disparity_generator/temp_mem[159][5]_i_2/O
                         net (fo=1, routed)           0.571    10.802    U_disparity_generator/temp_mem[159][5]_i_2_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.926 r  U_disparity_generator/temp_mem[159][5]_i_1/O
                         net (fo=4, routed)           0.379    11.306    U_disparity_generator/temp_mem[159][5]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  U_disparity_generator/temp_mem_reg[159][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.443     6.443    U_disparity_generator/clk_200
    SLICE_X12Y16         FDRE                                         r  U_disparity_generator/temp_mem_reg[159][2]/C
                         clock pessimism              0.000     6.443    
                         clock uncertainty           -0.075     6.368    
    SLICE_X12Y16         FDRE (Setup_fdre_C_CE)      -0.169     6.199    U_disparity_generator/temp_mem_reg[159][2]
  -------------------------------------------------------------------
                         required time                          6.199    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 -5.106    

Slack (VIOLATED) :        -5.106ns  (required time - arrival time)
  Source:                 U_disparity_generator/j_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/temp_mem_reg[159][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.704ns (7.271%)  route 8.979ns (92.729%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6.443 - 5.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.623     1.623    U_disparity_generator/clk_200
    SLICE_X7Y95          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  U_disparity_generator/j_reg[3]_rep__2/Q
                         net (fo=196, routed)         8.028    10.107    U_disparity_generator/j_reg[3]_rep__2_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.231 f  U_disparity_generator/temp_mem[159][5]_i_2/O
                         net (fo=1, routed)           0.571    10.802    U_disparity_generator/temp_mem[159][5]_i_2_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.926 r  U_disparity_generator/temp_mem[159][5]_i_1/O
                         net (fo=4, routed)           0.379    11.306    U_disparity_generator/temp_mem[159][5]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  U_disparity_generator/temp_mem_reg[159][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.443     6.443    U_disparity_generator/clk_200
    SLICE_X12Y16         FDRE                                         r  U_disparity_generator/temp_mem_reg[159][3]/C
                         clock pessimism              0.000     6.443    
                         clock uncertainty           -0.075     6.368    
    SLICE_X12Y16         FDRE (Setup_fdre_C_CE)      -0.169     6.199    U_disparity_generator/temp_mem_reg[159][3]
  -------------------------------------------------------------------
                         required time                          6.199    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 -5.106    

Slack (VIOLATED) :        -5.106ns  (required time - arrival time)
  Source:                 U_disparity_generator/j_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/temp_mem_reg[159][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.704ns (7.271%)  route 8.979ns (92.729%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6.443 - 5.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.623     1.623    U_disparity_generator/clk_200
    SLICE_X7Y95          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  U_disparity_generator/j_reg[3]_rep__2/Q
                         net (fo=196, routed)         8.028    10.107    U_disparity_generator/j_reg[3]_rep__2_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.231 f  U_disparity_generator/temp_mem[159][5]_i_2/O
                         net (fo=1, routed)           0.571    10.802    U_disparity_generator/temp_mem[159][5]_i_2_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.926 r  U_disparity_generator/temp_mem[159][5]_i_1/O
                         net (fo=4, routed)           0.379    11.306    U_disparity_generator/temp_mem[159][5]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  U_disparity_generator/temp_mem_reg[159][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.443     6.443    U_disparity_generator/clk_200
    SLICE_X12Y16         FDRE                                         r  U_disparity_generator/temp_mem_reg[159][4]/C
                         clock pessimism              0.000     6.443    
                         clock uncertainty           -0.075     6.368    
    SLICE_X12Y16         FDRE (Setup_fdre_C_CE)      -0.169     6.199    U_disparity_generator/temp_mem_reg[159][4]
  -------------------------------------------------------------------
                         required time                          6.199    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 -5.106    

Slack (VIOLATED) :        -5.106ns  (required time - arrival time)
  Source:                 U_disparity_generator/j_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/temp_mem_reg[159][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.704ns (7.271%)  route 8.979ns (92.729%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6.443 - 5.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.623     1.623    U_disparity_generator/clk_200
    SLICE_X7Y95          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.456     2.079 r  U_disparity_generator/j_reg[3]_rep__2/Q
                         net (fo=196, routed)         8.028    10.107    U_disparity_generator/j_reg[3]_rep__2_n_0
    SLICE_X12Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.231 f  U_disparity_generator/temp_mem[159][5]_i_2/O
                         net (fo=1, routed)           0.571    10.802    U_disparity_generator/temp_mem[159][5]_i_2_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124    10.926 r  U_disparity_generator/temp_mem[159][5]_i_1/O
                         net (fo=4, routed)           0.379    11.306    U_disparity_generator/temp_mem[159][5]_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  U_disparity_generator/temp_mem_reg[159][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.443     6.443    U_disparity_generator/clk_200
    SLICE_X12Y16         FDRE                                         r  U_disparity_generator/temp_mem_reg[159][5]/C
                         clock pessimism              0.000     6.443    
                         clock uncertainty           -0.075     6.368    
    SLICE_X12Y16         FDRE (Setup_fdre_C_CE)      -0.169     6.199    U_disparity_generator/temp_mem_reg[159][5]
  -------------------------------------------------------------------
                         required time                          6.199    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                 -5.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_disparity_generator/j_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/j_reg[1]_rep__31/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.591     0.591    U_disparity_generator/clk_200
    SLICE_X7Y95          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  U_disparity_generator/j_reg[3]_rep__2/Q
                         net (fo=196, routed)         0.123     0.854    U_disparity_generator/j_reg[3]_rep__2_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I2_O)        0.045     0.899 r  U_disparity_generator/j[1]_rep__31_i_1/O
                         net (fo=1, routed)           0.000     0.899    U_disparity_generator/j[1]_rep__31_i_1_n_0
    SLICE_X6Y95          FDCE                                         r  U_disparity_generator/j_reg[1]_rep__31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.861     0.861    U_disparity_generator/clk_200
    SLICE_X6Y95          FDCE                                         r  U_disparity_generator/j_reg[1]_rep__31/C
                         clock pessimism             -0.258     0.604    
    SLICE_X6Y95          FDCE (Hold_fdce_C_D)         0.120     0.724    U_disparity_generator/j_reg[1]_rep__31
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_disparity_generator/j_reg[3]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/j_reg[1]_rep__32/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.337%)  route 0.176ns (48.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.591     0.591    U_disparity_generator/clk_200
    SLICE_X7Y95          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  U_disparity_generator/j_reg[3]_rep__2/Q
                         net (fo=196, routed)         0.176     0.908    U_disparity_generator/j_reg[3]_rep__2_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.045     0.953 r  U_disparity_generator/j[1]_rep__32_i_1/O
                         net (fo=1, routed)           0.000     0.953    U_disparity_generator/j[1]_rep__32_i_1_n_0
    SLICE_X6Y94          FDCE                                         r  U_disparity_generator/j_reg[1]_rep__32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.861     0.861    U_disparity_generator/clk_200
    SLICE_X6Y94          FDCE                                         r  U_disparity_generator/j_reg[1]_rep__32/C
                         clock pessimism             -0.255     0.607    
    SLICE_X6Y94          FDCE (Hold_fdce_C_D)         0.120     0.727    U_disparity_generator/j_reg[1]_rep__32
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_disparity_generator/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.559     0.559    U_disparity_generator/clk_200
    SLICE_X34Y37         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     0.723 r  U_disparity_generator/FSM_sequential_state_reg_reg/Q
                         net (fo=5, routed)           0.175     0.898    U_disparity_generator/FSM_sequential_state_reg_reg_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.943 r  U_disparity_generator/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000     0.943    U_disparity_generator/FSM_sequential_state_reg_i_1_n_0
    SLICE_X34Y37         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.827     0.827    U_disparity_generator/clk_200
    SLICE_X34Y37         FDCE                                         r  U_disparity_generator/FSM_sequential_state_reg_reg/C
                         clock pessimism             -0.268     0.559    
    SLICE_X34Y37         FDCE (Hold_fdce_C_D)         0.120     0.679    U_disparity_generator/FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_disparity_generator/j_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/j_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.788%)  route 0.212ns (53.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.674     0.674    U_disparity_generator/clk_200
    SLICE_X4Y105         FDCE                                         r  U_disparity_generator/j_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.141     0.815 f  U_disparity_generator/j_reg[0]_replica/Q
                         net (fo=123, routed)         0.212     1.027    U_disparity_generator/j[0]_repN
    SLICE_X3Y105         LUT6 (Prop_lut6_I3_O)        0.045     1.072 r  U_disparity_generator/j[4]_i_1/O
                         net (fo=1, routed)           0.000     1.072    U_disparity_generator/j[4]_i_1_n_0
    SLICE_X3Y105         FDCE                                         r  U_disparity_generator/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.950     0.950    U_disparity_generator/clk_200
    SLICE_X3Y105         FDCE                                         r  U_disparity_generator/j_reg[4]/C
                         clock pessimism             -0.238     0.712    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.091     0.803    U_disparity_generator/j_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_disparity_generator/j_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/j_reg[6]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.803%)  route 0.195ns (51.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.674     0.674    U_disparity_generator/clk_200
    SLICE_X4Y105         FDCE                                         r  U_disparity_generator/j_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.141     0.815 f  U_disparity_generator/j_reg[0]_replica/Q
                         net (fo=123, routed)         0.195     1.010    U_disparity_generator/j[0]_repN
    SLICE_X7Y105         LUT6 (Prop_lut6_I3_O)        0.045     1.055 r  U_disparity_generator/j[6]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.055    U_disparity_generator/j[6]_rep_i_1_n_0
    SLICE_X7Y105         FDCE                                         r  U_disparity_generator/j_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.948     0.948    U_disparity_generator/clk_200
    SLICE_X7Y105         FDCE                                         r  U_disparity_generator/j_reg[6]_rep/C
                         clock pessimism             -0.258     0.690    
    SLICE_X7Y105         FDCE (Hold_fdce_C_D)         0.091     0.781    U_disparity_generator/j_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_disparity_generator/j_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/j_reg[3]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.638%)  route 0.174ns (45.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.675     0.675    U_disparity_generator/clk_200
    SLICE_X2Y103         FDCE                                         r  U_disparity_generator/j_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     0.839 r  U_disparity_generator/j_reg[3]_rep/Q
                         net (fo=88, routed)          0.174     1.013    U_disparity_generator/j_reg[3]_rep_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I2_O)        0.045     1.058 r  U_disparity_generator/j[3]_rep__4_i_1/O
                         net (fo=1, routed)           0.000     1.058    U_disparity_generator/j[3]_rep__4_i_1_n_0
    SLICE_X3Y104         FDCE                                         r  U_disparity_generator/j_reg[3]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.950     0.950    U_disparity_generator/clk_200
    SLICE_X3Y104         FDCE                                         r  U_disparity_generator/j_reg[3]_rep__4/C
                         clock pessimism             -0.259     0.691    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.091     0.782    U_disparity_generator/j_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_disparity_generator/j_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/j_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.675     0.675    U_disparity_generator/clk_200
    SLICE_X2Y103         FDCE                                         r  U_disparity_generator/j_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     0.839 r  U_disparity_generator/j_reg[3]_rep/Q
                         net (fo=88, routed)          0.190     1.029    U_disparity_generator/j_reg[3]_rep_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.074 r  U_disparity_generator/j[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.074    U_disparity_generator/j[3]_rep_i_1_n_0
    SLICE_X2Y103         FDCE                                         r  U_disparity_generator/j_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.950     0.950    U_disparity_generator/clk_200
    SLICE_X2Y103         FDCE                                         r  U_disparity_generator/j_reg[3]_rep/C
                         clock pessimism             -0.275     0.675    
    SLICE_X2Y103         FDCE (Hold_fdce_C_D)         0.120     0.795    U_disparity_generator/j_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_disparity_generator/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/j_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.592     0.592    U_disparity_generator/clk_200
    SLICE_X1Y59          FDCE                                         r  U_disparity_generator/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDCE (Prop_fdce_C_Q)         0.141     0.733 f  U_disparity_generator/j_reg[2]/Q
                         net (fo=54, routed)          0.185     0.918    U_disparity_generator/j[2]
    SLICE_X1Y59          LUT6 (Prop_lut6_I4_O)        0.045     0.963 r  U_disparity_generator/j[2]_i_1/O
                         net (fo=1, routed)           0.000     0.963    U_disparity_generator/j[2]_i_1_n_0
    SLICE_X1Y59          FDCE                                         r  U_disparity_generator/j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.862     0.862    U_disparity_generator/clk_200
    SLICE_X1Y59          FDCE                                         r  U_disparity_generator/j_reg[2]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X1Y59          FDCE (Hold_fdce_C_D)         0.091     0.683    U_disparity_generator/j_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_disparity_generator/j_reg[2]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/j_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.371%)  route 0.224ns (54.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.674     0.674    U_disparity_generator/clk_200
    SLICE_X4Y104         FDCE                                         r  U_disparity_generator/j_reg[2]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.141     0.815 f  U_disparity_generator/j_reg[2]_rep__13/Q
                         net (fo=200, routed)         0.224     1.039    U_disparity_generator/j_reg[2]_rep__13_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.045     1.084 r  U_disparity_generator/j[7]_i_2/O
                         net (fo=1, routed)           0.000     1.084    U_disparity_generator/j[7]_i_2_n_0
    SLICE_X3Y104         FDCE                                         r  U_disparity_generator/j_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.950     0.950    U_disparity_generator/clk_200
    SLICE_X3Y104         FDCE                                         r  U_disparity_generator/j_reg[7]/C
                         clock pessimism             -0.238     0.712    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.092     0.804    U_disparity_generator/j_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_disparity_generator/j_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U_disparity_generator/j_reg[3]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - clk_200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.870%)  route 0.374ns (64.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.675     0.675    U_disparity_generator/clk_200
    SLICE_X2Y103         FDCE                                         r  U_disparity_generator/j_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     0.839 r  U_disparity_generator/j_reg[3]_rep/Q
                         net (fo=88, routed)          0.374     1.213    U_disparity_generator/j_reg[3]_rep_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.045     1.258 r  U_disparity_generator/j[3]_rep__5_i_1/O
                         net (fo=1, routed)           0.000     1.258    U_disparity_generator/j[3]_rep__5_i_1_n_0
    SLICE_X6Y97          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.863     0.863    U_disparity_generator/clk_200
    SLICE_X6Y97          FDCE                                         r  U_disparity_generator/j_reg[3]_rep__5/C
                         clock pessimism             -0.005     0.858    
    SLICE_X6Y97          FDCE (Hold_fdce_C_D)         0.120     0.978    U_disparity_generator/j_reg[3]_rep__5
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    U_clk_gene/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X55Y23     U_disparity_generator/mem_L_reg[2][129][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X41Y2      U_disparity_generator/mem_L_reg[2][129][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y22     U_disparity_generator/mem_L_reg[2][12][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y3      U_disparity_generator/mem_L_reg[2][12][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y22     U_disparity_generator/mem_L_reg[2][12][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y22     U_disparity_generator/mem_L_reg[2][12][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y22     U_disparity_generator/mem_L_reg[2][12][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X54Y19     U_disparity_generator/mem_L_reg[2][130][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y86     U_disparity_generator/mem_R_reg[2][5][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y86     U_disparity_generator/mem_R_reg[2][60][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y86     U_disparity_generator/mem_R_reg[2][60][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y86     U_disparity_generator/mem_R_reg[2][60][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y86     U_disparity_generator/mem_R_reg[2][60][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y86     U_disparity_generator/mem_R_reg[2][60][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y88     U_disparity_generator/mem_R_reg[2][63][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y88     U_disparity_generator/mem_R_reg[2][63][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y88     U_disparity_generator/mem_R_reg[2][63][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y88     U_disparity_generator/mem_R_reg[2][63][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y71     U_disparity_generator/mem_R_reg[2][61][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y71     U_disparity_generator/mem_R_reg[2][61][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y71     U_disparity_generator/mem_R_reg[2][61][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X55Y28     U_disparity_generator/mem_L_reg[2][139][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y83     U_disparity_generator/mem_R_reg[2][6][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y83     U_disparity_generator/mem_R_reg[2][6][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y83     U_disparity_generator/mem_R_reg[2][6][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y83     U_disparity_generator/mem_R_reg[2][6][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y83     U_disparity_generator/mem_R_reg[2][6][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X50Y16     U_disparity_generator/mem_L_reg[2][147][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.711ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.247ns  (logic 5.862ns (36.080%)  route 10.385ns (63.920%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 41.478 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.623     1.623    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          3.055     5.196    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.320 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=5, routed)           0.746     6.066    U_qvga_addr_decoder/D[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    11.136 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           0.777    11.914    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X54Y6          LUT4 (Prop_lut4_I2_O)        0.150    12.064 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_9/O
                         net (fo=12, routed)          5.807    17.870    U_FrameBufferRight/mem_reg_0_10_5[7]
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.478    41.478    U_FrameBufferRight/vga_clk
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.000    41.478    
                         clock uncertainty           -0.106    41.372    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    40.582    U_FrameBufferRight/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.582    
                         arrival time                         -17.870    
  -------------------------------------------------------------------
                         slack                                 22.711    

Slack (MET) :             22.885ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.088ns  (logic 5.865ns (36.456%)  route 10.223ns (63.544%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.623     1.623    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          3.055     5.196    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.320 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=5, routed)           0.746     6.066    U_qvga_addr_decoder/D[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.136 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           1.122    12.258    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X54Y2          LUT4 (Prop_lut4_I2_O)        0.153    12.411 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_8/O
                         net (fo=12, routed)          5.300    17.711    U_FrameBufferRight/mem_reg_0_10_5[8]
    RAMB36_X2Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.475    41.475    U_FrameBufferRight/vga_clk
    RAMB36_X2Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.000    41.475    
                         clock uncertainty           -0.106    41.369    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.773    40.596    U_FrameBufferRight/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.596    
                         arrival time                         -17.711    
  -------------------------------------------------------------------
                         slack                                 22.885    

Slack (MET) :             22.895ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.281ns  (logic 5.836ns (35.846%)  route 10.445ns (64.154%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.623     1.623    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          3.055     5.196    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.320 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=5, routed)           0.746     6.066    U_qvga_addr_decoder/D[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[0]_P[8])
                                                      5.070    11.136 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           1.122    12.258    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X54Y2          LUT4 (Prop_lut4_I2_O)        0.124    12.382 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12/O
                         net (fo=20, routed)          5.522    17.904    U_FrameBufferRight/ADDRBWRADDR[8]
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.471    41.471    U_FrameBufferRight/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.471    
                         clock uncertainty           -0.106    41.365    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.799    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -17.904    
  -------------------------------------------------------------------
                         slack                                 22.895    

Slack (MET) :             22.942ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.012ns  (logic 5.862ns (36.611%)  route 10.150ns (63.389%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.623     1.623    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          3.055     5.196    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.320 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=5, routed)           0.746     6.066    U_qvga_addr_decoder/D[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    11.136 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           0.777    11.914    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X54Y6          LUT4 (Prop_lut4_I2_O)        0.150    12.064 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_9/O
                         net (fo=12, routed)          5.571    17.635    U_FrameBufferRight/mem_reg_0_10_5[7]
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.473    41.473    U_FrameBufferRight/vga_clk
    RAMB36_X2Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.106    41.367    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    40.577    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.577    
                         arrival time                         -17.635    
  -------------------------------------------------------------------
                         slack                                 22.942    

Slack (MET) :             22.944ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.012ns  (logic 5.862ns (36.611%)  route 10.150ns (63.389%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.623     1.623    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          3.055     5.196    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.320 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=5, routed)           0.746     6.066    U_qvga_addr_decoder/D[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    11.136 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           0.777    11.914    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X54Y6          LUT4 (Prop_lut4_I2_O)        0.150    12.064 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_9/O
                         net (fo=12, routed)          5.571    17.635    U_FrameBufferRight/mem_reg_0_10_5[7]
    RAMB36_X2Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.475    41.475    U_FrameBufferRight/vga_clk
    RAMB36_X2Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.000    41.475    
                         clock uncertainty           -0.106    41.369    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    40.579    U_FrameBufferRight/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.579    
                         arrival time                         -17.635    
  -------------------------------------------------------------------
                         slack                                 22.944    

Slack (MET) :             22.962ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.213ns  (logic 5.836ns (35.995%)  route 10.377ns (64.005%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.623     1.623    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          3.055     5.196    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.320 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=5, routed)           0.746     6.066    U_qvga_addr_decoder/D[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[0]_P[6])
                                                      5.070    11.136 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           0.986    12.123    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X54Y2          LUT4 (Prop_lut4_I2_O)        0.124    12.247 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14/O
                         net (fo=20, routed)          5.590    17.837    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.471    41.471    U_FrameBufferRight/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.471    
                         clock uncertainty           -0.106    41.365    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.799    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -17.837    
  -------------------------------------------------------------------
                         slack                                 22.962    

Slack (MET) :             22.987ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.189ns  (logic 5.836ns (36.050%)  route 10.353ns (63.950%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.623     1.623    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          3.055     5.196    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.320 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=5, routed)           0.746     6.066    U_qvga_addr_decoder/D[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[0]_P[13])
                                                      5.070    11.136 r  U_qvga_addr_decoder/qvga_addr10/P[13]
                         net (fo=2, routed)           1.041    12.178    U_vga_controller/U_Pixel_Counter/P[13]
    SLICE_X55Y5          LUT4 (Prop_lut4_I2_O)        0.124    12.302 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7__0/O
                         net (fo=20, routed)          5.510    17.812    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.471    41.471    U_FrameBufferRight/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.471    
                         clock uncertainty           -0.106    41.365    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.799    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -17.812    
  -------------------------------------------------------------------
                         slack                                 22.987    

Slack (MET) :             23.044ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.909ns  (logic 5.862ns (36.847%)  route 10.047ns (63.153%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.623     1.623    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          3.055     5.196    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.320 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=5, routed)           0.746     6.066    U_qvga_addr_decoder/D[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[0]_P[7])
                                                      5.070    11.136 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           0.777    11.914    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X54Y6          LUT4 (Prop_lut4_I2_O)        0.150    12.064 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_9/O
                         net (fo=12, routed)          5.469    17.532    U_FrameBufferRight/mem_reg_0_10_5[7]
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.473    41.473    U_FrameBufferRight/vga_clk
    RAMB36_X1Y16         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.106    41.367    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    40.577    U_FrameBufferRight/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.577    
                         arrival time                         -17.532    
  -------------------------------------------------------------------
                         slack                                 23.044    

Slack (MET) :             23.065ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.111ns  (logic 5.836ns (36.224%)  route 10.275ns (63.776%))
  Logic Levels:           3  (DSP48E1=1 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.623     1.623    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          3.055     5.196    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.320 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=5, routed)           0.746     6.066    U_qvga_addr_decoder/D[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[0]_P[5])
                                                      5.070    11.136 r  U_qvga_addr_decoder/qvga_addr10/P[5]
                         net (fo=2, routed)           1.019    12.156    U_vga_controller/U_Pixel_Counter/P[5]
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.124    12.280 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15/O
                         net (fo=20, routed)          5.454    17.734    U_FrameBufferRight/ADDRBWRADDR[5]
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.471    41.471    U_FrameBufferRight/vga_clk
    RAMB36_X1Y14         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.471    
                         clock uncertainty           -0.106    41.365    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.799    U_FrameBufferRight/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -17.734    
  -------------------------------------------------------------------
                         slack                                 23.065    

Slack (MET) :             23.103ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.856ns  (logic 5.862ns (36.970%)  route 9.994ns (63.030%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 41.478 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.623     1.623    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     2.141 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          3.055     5.196    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124     5.320 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8/O
                         net (fo=5, routed)           0.746     6.066    U_qvga_addr_decoder/D[0]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_D[0]_P[6])
                                                      5.070    11.136 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           0.986    12.123    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X54Y2          LUT4 (Prop_lut4_I2_O)        0.150    12.273 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_5_i_10/O
                         net (fo=12, routed)          5.207    17.479    U_FrameBufferRight/mem_reg_0_10_5[6]
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457    41.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.478    41.478    U_FrameBufferRight/vga_clk
    RAMB36_X1Y17         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_9/CLKBWRCLK
                         clock pessimism              0.000    41.478    
                         clock uncertainty           -0.106    41.372    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.790    40.582    U_FrameBufferRight/mem_reg_0_9
  -------------------------------------------------------------------
                         required time                         40.582    
                         arrival time                         -17.479    
  -------------------------------------------------------------------
                         slack                                 23.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.189ns (48.038%)  route 0.204ns (51.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585     0.585    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X62Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.204     0.930    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.048     0.978 r  U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.978    U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.852     0.852    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism             -0.234     0.618    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.131     0.749    U_vga_controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.374%)  route 0.150ns (44.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585     0.585    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X63Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/Q
                         net (fo=24, routed)          0.150     0.875    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[7]
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.920 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.920    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X62Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.853     0.853    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X62Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X62Y27         FDCE (Hold_fdce_C_D)         0.092     0.690    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.639%)  route 0.204ns (52.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.585     0.585    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X62Y27         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.141     0.726 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.204     0.930    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.045     0.975 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.975    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.852     0.852    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism             -0.234     0.618    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.120     0.738    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.098%)  route 0.116ns (33.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.590     0.590    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X61Y14         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.128     0.718 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=24, routed)          0.116     0.834    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.099     0.933 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.933    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X61Y14         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.859     0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X61Y14         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.092     0.682    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.529%)  route 0.185ns (49.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.590     0.590    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X61Y13         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=14, routed)          0.185     0.916    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X61Y14         LUT5 (Prop_lut5_I3_O)        0.048     0.964 r  U_vga_controller/U_Pixel_Counter/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.964    U_vga_controller/U_Pixel_Counter/h_counter_0[8]
    SLICE_X61Y14         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.859     0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X61Y14         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                         clock pessimism             -0.254     0.605    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.107     0.712    U_vga_controller/U_Pixel_Counter/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.840%)  route 0.159ns (46.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.590     0.590    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X61Y13         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=9, routed)           0.159     0.890    U_vga_controller/U_Pixel_Counter/h_counter[4]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.935 r  U_vga_controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.935    U_vga_controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X61Y13         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.859     0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X61Y13         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X61Y13         FDCE (Hold_fdce_C_D)         0.092     0.682    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593     0.593    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y9          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.164     0.757 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.186     0.943    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X60Y9          LUT3 (Prop_lut3_I2_O)        0.043     0.986 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.986    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X60Y9          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.863     0.863    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y9          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.131     0.724    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.129%)  route 0.185ns (49.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.590     0.590    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X61Y13         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=14, routed)          0.185     0.916    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X61Y14         LUT4 (Prop_lut4_I2_O)        0.045     0.961 r  U_vga_controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.961    U_vga_controller/U_Pixel_Counter/h_counter_0[7]
    SLICE_X61Y14         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.859     0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X61Y14         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism             -0.254     0.605    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.091     0.696    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.591     0.591    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X61Y12         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.141     0.732 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/Q
                         net (fo=11, routed)          0.195     0.926    U_vga_controller/U_Pixel_Counter/h_counter[2]
    SLICE_X61Y12         LUT5 (Prop_lut5_I4_O)        0.042     0.968 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.968    U_vga_controller/U_Pixel_Counter/h_counter_0[3]
    SLICE_X61Y12         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.860     0.860    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X61Y12         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism             -0.269     0.591    
    SLICE_X61Y12         FDCE (Hold_fdce_C_D)         0.107     0.698    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.593     0.593    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y9          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.164     0.757 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.186     0.943    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X60Y9          LUT2 (Prop_lut2_I1_O)        0.045     0.988 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.988    U_vga_controller/U_Pixel_Counter/h_counter_0[0]
    SLICE_X60Y9          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.863     0.863    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y9          FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism             -0.270     0.593    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.120     0.713    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0      U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1      U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y2      U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y2      U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y9      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y9      U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y13     U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y13     U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y13     U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y13     U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y26     U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y27     U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y28     U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y27     U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y12     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y12     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y13     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y13     U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y13     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y14     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y14     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y14     U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y9      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y9      U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 1.182ns (19.594%)  route 4.851ns (80.406%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.809     5.330    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.595     7.381    U_SCCB_final_R/U_SCCB/Q[0]
    SLICE_X4Y144         LUT2 (Prop_lut2_I0_O)        0.152     7.533 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_21/O
                         net (fo=2, routed)           0.959     8.492    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_21_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I1_O)        0.326     8.818 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_14__0/O
                         net (fo=1, routed)           0.820     9.639    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_14__0_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_5__0/O
                         net (fo=1, routed)           0.897    10.660    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_5__0_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I2_O)        0.124    10.784 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0/O
                         net (fo=5, routed)           0.579    11.363    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0_n_0
    SLICE_X4Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.682    15.023    U_SCCB_final_R/U_SCCB/clk
    SLICE_X4Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y145         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 1.182ns (19.594%)  route 4.851ns (80.406%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.809     5.330    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.595     7.381    U_SCCB_final_R/U_SCCB/Q[0]
    SLICE_X4Y144         LUT2 (Prop_lut2_I0_O)        0.152     7.533 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_21/O
                         net (fo=2, routed)           0.959     8.492    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_21_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I1_O)        0.326     8.818 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_14__0/O
                         net (fo=1, routed)           0.820     9.639    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_14__0_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_5__0/O
                         net (fo=1, routed)           0.897    10.660    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_5__0_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I2_O)        0.124    10.784 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0/O
                         net (fo=5, routed)           0.579    11.363    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0_n_0
    SLICE_X4Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.682    15.023    U_SCCB_final_R/U_SCCB/clk
    SLICE_X4Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y145         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 1.182ns (19.594%)  route 4.851ns (80.406%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.809     5.330    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.595     7.381    U_SCCB_final_R/U_SCCB/Q[0]
    SLICE_X4Y144         LUT2 (Prop_lut2_I0_O)        0.152     7.533 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_21/O
                         net (fo=2, routed)           0.959     8.492    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_21_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I1_O)        0.326     8.818 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_14__0/O
                         net (fo=1, routed)           0.820     9.639    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_14__0_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_5__0/O
                         net (fo=1, routed)           0.897    10.660    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_5__0_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I2_O)        0.124    10.784 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0/O
                         net (fo=5, routed)           0.579    11.363    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0_n_0
    SLICE_X4Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.682    15.023    U_SCCB_final_R/U_SCCB/clk
    SLICE_X4Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y145         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 1.182ns (19.594%)  route 4.851ns (80.406%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.809     5.330    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.595     7.381    U_SCCB_final_R/U_SCCB/Q[0]
    SLICE_X4Y144         LUT2 (Prop_lut2_I0_O)        0.152     7.533 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_21/O
                         net (fo=2, routed)           0.959     8.492    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_21_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I1_O)        0.326     8.818 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_14__0/O
                         net (fo=1, routed)           0.820     9.639    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_14__0_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_5__0/O
                         net (fo=1, routed)           0.897    10.660    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_5__0_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I2_O)        0.124    10.784 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0/O
                         net (fo=5, routed)           0.579    11.363    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0_n_0
    SLICE_X4Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.682    15.023    U_SCCB_final_R/U_SCCB/clk
    SLICE_X4Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y145         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.182ns (19.639%)  route 4.837ns (80.361%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.809     5.330    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDCE (Prop_fdce_C_Q)         0.456     5.786 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/Q
                         net (fo=30, routed)          1.595     7.381    U_SCCB_final_R/U_SCCB/Q[0]
    SLICE_X4Y144         LUT2 (Prop_lut2_I0_O)        0.152     7.533 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_21/O
                         net (fo=2, routed)           0.959     8.492    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_21_n_0
    SLICE_X3Y145         LUT6 (Prop_lut6_I1_O)        0.326     8.818 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_14__0/O
                         net (fo=1, routed)           0.820     9.639    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_14__0_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_5__0/O
                         net (fo=1, routed)           0.897    10.660    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_5__0_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I2_O)        0.124    10.784 r  U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0/O
                         net (fo=5, routed)           0.565    11.349    U_SCCB_final_R/U_SCCB/FSM_sequential_state[4]_i_1__0_n_0
    SLICE_X1Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.683    15.024    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y145         FDCE                                         r  U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.306    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X1Y145         FDCE (Setup_fdce_C_CE)      -0.205    15.090    U_SCCB_final_R/U_SCCB/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 1.395ns (23.985%)  route 4.421ns (76.015%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.735     5.256    U_SCCB_final_L/U_SCCB/clk
    SLICE_X52Y111        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.478     5.734 r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           0.949     6.683    U_SCCB_final_L/U_SCCB/clk_cnt_reg[7]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.321     7.004 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_17/O
                         net (fo=3, routed)           0.810     7.815    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_17_n_0
    SLICE_X53Y113        LUT5 (Prop_lut5_I1_O)        0.348     8.163 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14/O
                         net (fo=6, routed)           0.866     9.029    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14_n_0
    SLICE_X54Y113        LUT6 (Prop_lut6_I5_O)        0.124     9.153 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_6/O
                         net (fo=2, routed)           0.976    10.129    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]_0
    SLICE_X53Y114        LUT5 (Prop_lut5_I3_O)        0.124    10.253 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.820    11.072    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X53Y112        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.608    14.949    U_SCCB_final_L/U_SCCB/clk
    SLICE_X53Y112        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.281    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X53Y112        FDCE (Setup_fdce_C_CE)      -0.205    14.990    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 1.395ns (23.985%)  route 4.421ns (76.015%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.735     5.256    U_SCCB_final_L/U_SCCB/clk
    SLICE_X52Y111        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.478     5.734 r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           0.949     6.683    U_SCCB_final_L/U_SCCB/clk_cnt_reg[7]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.321     7.004 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_17/O
                         net (fo=3, routed)           0.810     7.815    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_17_n_0
    SLICE_X53Y113        LUT5 (Prop_lut5_I1_O)        0.348     8.163 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14/O
                         net (fo=6, routed)           0.866     9.029    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14_n_0
    SLICE_X54Y113        LUT6 (Prop_lut6_I5_O)        0.124     9.153 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_6/O
                         net (fo=2, routed)           0.976    10.129    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]_0
    SLICE_X53Y114        LUT5 (Prop_lut5_I3_O)        0.124    10.253 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.820    11.072    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X53Y112        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.608    14.949    U_SCCB_final_L/U_SCCB/clk
    SLICE_X53Y112        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.281    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X53Y112        FDCE (Setup_fdce_C_CE)      -0.205    14.990    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             4.072ns  (required time - arrival time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.395ns (24.697%)  route 4.253ns (75.303%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.735     5.256    U_SCCB_final_L/U_SCCB/clk
    SLICE_X52Y111        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.478     5.734 r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           0.949     6.683    U_SCCB_final_L/U_SCCB/clk_cnt_reg[7]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.321     7.004 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_17/O
                         net (fo=3, routed)           0.810     7.815    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_17_n_0
    SLICE_X53Y113        LUT5 (Prop_lut5_I1_O)        0.348     8.163 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14/O
                         net (fo=6, routed)           0.866     9.029    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14_n_0
    SLICE_X54Y113        LUT6 (Prop_lut6_I5_O)        0.124     9.153 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_6/O
                         net (fo=2, routed)           0.976    10.129    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]_0
    SLICE_X53Y114        LUT5 (Prop_lut5_I3_O)        0.124    10.253 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.652    10.905    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X55Y112        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.609    14.950    U_SCCB_final_L/U_SCCB/clk
    SLICE_X55Y112        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.267    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X55Y112        FDCE (Setup_fdce_C_CE)      -0.205    14.977    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                  4.072    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.395ns (24.697%)  route 4.253ns (75.303%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.735     5.256    U_SCCB_final_L/U_SCCB/clk
    SLICE_X52Y111        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.478     5.734 r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           0.949     6.683    U_SCCB_final_L/U_SCCB/clk_cnt_reg[7]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.321     7.004 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_17/O
                         net (fo=3, routed)           0.810     7.815    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_17_n_0
    SLICE_X53Y113        LUT5 (Prop_lut5_I1_O)        0.348     8.163 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14/O
                         net (fo=6, routed)           0.866     9.029    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14_n_0
    SLICE_X54Y113        LUT6 (Prop_lut6_I5_O)        0.124     9.153 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_6/O
                         net (fo=2, routed)           0.976    10.129    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]_0
    SLICE_X53Y114        LUT5 (Prop_lut5_I3_O)        0.124    10.253 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.652    10.905    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X54Y112        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.609    14.950    U_SCCB_final_L/U_SCCB/clk
    SLICE_X54Y112        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.267    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X54Y112        FDCE (Setup_fdce_C_CE)      -0.169    15.013    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 1.395ns (25.427%)  route 4.091ns (74.573%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.735     5.256    U_SCCB_final_L/U_SCCB/clk
    SLICE_X52Y111        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.478     5.734 r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           0.949     6.683    U_SCCB_final_L/U_SCCB/clk_cnt_reg[7]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.321     7.004 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_17/O
                         net (fo=3, routed)           0.810     7.815    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_17_n_0
    SLICE_X53Y113        LUT5 (Prop_lut5_I1_O)        0.348     8.163 f  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14/O
                         net (fo=6, routed)           0.866     9.029    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_14_n_0
    SLICE_X54Y113        LUT6 (Prop_lut6_I5_O)        0.124     9.153 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_6/O
                         net (fo=2, routed)           0.976    10.129    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]_0
    SLICE_X53Y114        LUT5 (Prop_lut5_I3_O)        0.124    10.253 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1/O
                         net (fo=5, routed)           0.490    10.742    U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_1_n_0
    SLICE_X55Y114        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.608    14.949    U_SCCB_final_L/U_SCCB/clk
    SLICE_X55Y114        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.267    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X55Y114        FDCE (Setup_fdce_C_CE)      -0.205    14.976    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  4.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB/ack_error_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/ack_error_out_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.956%)  route 0.088ns (32.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.675     1.559    U_SCCB_final_R/U_SCCB/clk
    SLICE_X0Y144         FDCE                                         r  U_SCCB_final_R/U_SCCB/ack_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  U_SCCB_final_R/U_SCCB/ack_error_reg_reg/Q
                         net (fo=4, routed)           0.088     1.787    U_SCCB_final_R/ack_error_reg
    SLICE_X1Y144         LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  U_SCCB_final_R/ack_error_out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.832    U_SCCB_final_R/U_SCCB/ack_error_out_reg_reg_0
    SLICE_X1Y144         FDCE                                         r  U_SCCB_final_R/U_SCCB/ack_error_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.950     2.078    U_SCCB_final_R/U_SCCB/clk
    SLICE_X1Y144         FDCE                                         r  U_SCCB_final_R/U_SCCB/ack_error_out_reg_reg/C
                         clock pessimism             -0.506     1.572    
    SLICE_X1Y144         FDCE (Hold_fdce_C_D)         0.092     1.664    U_SCCB_final_R/U_SCCB/ack_error_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.643     1.527    U_SCCB_final_L/U_SCCB/clk
    SLICE_X55Y112        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDCE (Prop_fdce_C_Q)         0.141     1.668 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.122     1.789    U_SCCB_final_L/U_SCCB/Q[1]
    SLICE_X54Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.834 r  U_SCCB_final_L/U_SCCB/FSM_sequential_state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.834    U_SCCB_final_L/U_SCCB/state_next__0[4]
    SLICE_X54Y112        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.915     2.043    U_SCCB_final_L/U_SCCB/clk
    SLICE_X54Y112        FDCE                                         r  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/C
                         clock pessimism             -0.503     1.540    
    SLICE_X54Y112        FDCE (Hold_fdce_C_D)         0.120     1.660    U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.639     1.523    U_SCCB_final_L/U_SCCB_CONTROLUNIT/clk
    SLICE_X54Y118        FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDCE (Prop_fdce_C_Q)         0.164     1.687 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[6]/Q
                         net (fo=1, routed)           0.110     1.797    U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[7]_1[6]
    SLICE_X54Y117        LUT4 (Prop_lut4_I2_O)        0.045     1.842 r  U_SCCB_final_L/U_SCCB/shift_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.842    U_SCCB_final_L/U_SCCB/shift_reg_reg[6]_i_1_n_0
    SLICE_X54Y117        FDPE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.911     2.039    U_SCCB_final_L/U_SCCB/clk
    SLICE_X54Y117        FDPE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[6]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X54Y117        FDPE (Hold_fdpe_C_D)         0.121     1.659    U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.646     1.530    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X8Y144         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDCE (Prop_fdce_C_Q)         0.164     1.694 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[2]/Q
                         net (fo=1, routed)           0.082     1.776    U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr[2]
    SLICE_X9Y144         LUT4 (Prop_lut4_I1_O)        0.045     1.821 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/shift_reg_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    U_SCCB_final_R/U_SCCB/D[1]
    SLICE_X9Y144         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.921     2.049    U_SCCB_final_R/U_SCCB/clk
    SLICE_X9Y144         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[2]/C
                         clock pessimism             -0.506     1.543    
    SLICE_X9Y144         FDCE (Hold_fdce_C_D)         0.091     1.634    U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/clk_div_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.641     1.525    U_SCCB_final_L/U_SCCB/clk
    SLICE_X48Y114        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  U_SCCB_final_L/U_SCCB/clk_div_reg[1]/Q
                         net (fo=8, routed)           0.110     1.776    U_SCCB_final_L/U_SCCB/clk_div_reg_n_0_[1]
    SLICE_X49Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  U_SCCB_final_L/U_SCCB/clk_div[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    U_SCCB_final_L/U_SCCB/clk_div[4]
    SLICE_X49Y114        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.914     2.042    U_SCCB_final_L/U_SCCB/clk
    SLICE_X49Y114        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_div_reg[4]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X49Y114        FDCE (Hold_fdce_C_D)         0.092     1.630    U_SCCB_final_L/U_SCCB/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.646     1.530    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X9Y143         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.139     1.810    U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr[3]
    SLICE_X8Y143         LUT4 (Prop_lut4_I1_O)        0.045     1.855 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/shift_reg_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    U_SCCB_final_R/U_SCCB/D[2]
    SLICE_X8Y143         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.921     2.049    U_SCCB_final_R/U_SCCB/clk
    SLICE_X8Y143         FDCE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[3]/C
                         clock pessimism             -0.506     1.543    
    SLICE_X8Y143         FDCE (Hold_fdce_C_D)         0.121     1.664    U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.643     1.527    U_SCCB_final_L/U_SCCB/clk
    SLICE_X52Y111        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDCE (Prop_fdce_C_Q)         0.148     1.675 r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/Q
                         net (fo=6, routed)           0.071     1.746    U_SCCB_final_L/U_SCCB/clk_cnt_reg[7]
    SLICE_X52Y111        LUT6 (Prop_lut6_I4_O)        0.098     1.844 r  U_SCCB_final_L/U_SCCB/clk_cnt_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.844    U_SCCB_final_L/U_SCCB/clk_cnt_reg[8]_i_1_n_0
    SLICE_X52Y111        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.917     2.045    U_SCCB_final_L/U_SCCB/clk
    SLICE_X52Y111        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[8]/C
                         clock pessimism             -0.518     1.527    
    SLICE_X52Y111        FDCE (Hold_fdce_C_D)         0.121     1.648    U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.028%)  route 0.142ns (42.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.639     1.523    U_SCCB_final_L/U_SCCB_CONTROLUNIT/clk
    SLICE_X55Y118        FDCE                                         r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDCE (Prop_fdce_C_Q)         0.141     1.664 r  U_SCCB_final_L/U_SCCB_CONTROLUNIT/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.142     1.806    U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[7]_1[0]
    SLICE_X55Y116        LUT4 (Prop_lut4_I2_O)        0.048     1.854 r  U_SCCB_final_L/U_SCCB/shift_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    U_SCCB_final_L/U_SCCB/shift_reg_reg[0]_i_1_n_0
    SLICE_X55Y116        FDCE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.912     2.040    U_SCCB_final_L/U_SCCB/clk
    SLICE_X55Y116        FDCE                                         r  U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[0]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X55Y116        FDCE (Hold_fdce_C_D)         0.105     1.644    U_SCCB_final_L/U_SCCB/shift_reg_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_SCCB_final_L/U_SCCB/clk_100k_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_L/U_SCCB/ack_error_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.827%)  route 0.180ns (49.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.641     1.525    U_SCCB_final_L/U_SCCB/clk
    SLICE_X49Y115        FDCE                                         r  U_SCCB_final_L/U_SCCB/clk_100k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDCE (Prop_fdce_C_Q)         0.141     1.666 r  U_SCCB_final_L/U_SCCB/clk_100k_reg/Q
                         net (fo=19, routed)          0.180     1.846    U_SCCB_final_L/U_SCCB_n_0
    SLICE_X52Y115        LUT6 (Prop_lut6_I1_O)        0.045     1.891 r  U_SCCB_final_L/ack_error_reg_i_1/O
                         net (fo=1, routed)           0.000     1.891    U_SCCB_final_L/U_SCCB/ack_error_reg_reg_0
    SLICE_X52Y115        FDCE                                         r  U_SCCB_final_L/U_SCCB/ack_error_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.913     2.041    U_SCCB_final_L/U_SCCB/clk
    SLICE_X52Y115        FDCE                                         r  U_SCCB_final_L/U_SCCB/ack_error_reg_reg/C
                         clock pessimism             -0.482     1.559    
    SLICE_X52Y115        FDCE (Hold_fdce_C_D)         0.120     1.679    U_SCCB_final_L/U_SCCB/ack_error_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.645     1.529    U_SCCB_final_R/U_SCCB_CONTROLUNIT/clk
    SLICE_X8Y142         FDCE                                         r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  U_SCCB_final_R/U_SCCB_CONTROLUNIT/reg_addr_reg_reg[6]/Q
                         net (fo=1, routed)           0.141     1.834    U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[6]_0[1]
    SLICE_X8Y143         LUT4 (Prop_lut4_I1_O)        0.045     1.879 r  U_SCCB_final_R/U_SCCB/shift_reg_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.879    U_SCCB_final_R/U_SCCB/shift_reg_reg[6]_i_1__0_n_0
    SLICE_X8Y143         FDPE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.921     2.049    U_SCCB_final_R/U_SCCB/clk
    SLICE_X8Y143         FDPE                                         r  U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[6]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X8Y143         FDPE (Hold_fdpe_C_D)         0.120     1.666    U_SCCB_final_R/U_SCCB/shift_reg_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y114  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y112  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y112  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y112  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y112  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y116  U_SCCB_final_L/U_SCCB/ack_error_out_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y115  U_SCCB_final_L/U_SCCB/ack_error_reg_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X54Y115  U_SCCB_final_L/U_SCCB/bit_cnt_reg_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X54Y115  U_SCCB_final_L/U_SCCB/bit_cnt_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y114  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y112  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y112  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y112  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y112  U_SCCB_final_L/U_SCCB/FSM_sequential_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y115  U_SCCB_final_L/U_SCCB/ack_error_reg_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y116  U_SCCB_final_L/U_SCCB/bit_cnt_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y115  U_SCCB_final_L/U_SCCB/clk_100k_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y112  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y115  U_SCCB_final_L/U_SCCB/clk_div_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y111  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y111  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y111  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y111  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y111  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y111  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y111  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y111  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y111  U_SCCB_final_L/U_SCCB/clk_cnt_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y118  U_SCCB_final_L/U_SCCB_CONTROLUNIT/bit_cnt_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  clk_200_clk_wiz_0

Setup :         9604  Failing Endpoints,  Worst Slack       -6.465ns,  Total Violation   -43698.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.465ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][45][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.739ns  (logic 5.220ns (48.610%)  route 5.519ns (51.390%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 6.446 - 5.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.516     5.582    U_FrameBufferLeft/rData[7]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.706    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.086 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.086    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.751     7.056    U_rgb2gray_L/gray1_inferred__0/i__carry__0_n_7
    SLICE_X15Y20         LUT2 (Prop_lut2_I0_O)        0.295     7.351 r  U_rgb2gray_L/i___21_carry_i_2/O
                         net (fo=1, routed)           0.000     7.351    U_rgb2gray_L/i___21_carry_i_2_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.749 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.083 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           1.622     9.705    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.303    10.008 r  U_rgb2gray_L/mem_L[0][0][3]_i_8/O
                         net (fo=1, routed)           0.000    10.008    U_rgb2gray_L/mem_L[0][0][3]_i_8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.384 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.384    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.721 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/O[1]
                         net (fo=480, routed)         1.629    12.350    U_disparity_generator/D[0]
    SLICE_X57Y16         FDRE                                         r  U_disparity_generator/mem_L_reg[2][45][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.446     6.446    U_disparity_generator/clk_200
    SLICE_X57Y16         FDRE                                         r  U_disparity_generator/mem_L_reg[2][45][1]/C
                         clock pessimism             -0.085     6.361    
                         clock uncertainty           -0.226     6.135    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)       -0.249     5.886    U_disparity_generator/mem_L_reg[2][45][1]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                 -6.465    

Slack (VIOLATED) :        -6.455ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][123][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.753ns  (logic 5.220ns (48.545%)  route 5.533ns (51.455%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 6.443 - 5.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.516     5.582    U_FrameBufferLeft/rData[7]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.706    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.086 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.086    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.751     7.056    U_rgb2gray_L/gray1_inferred__0/i__carry__0_n_7
    SLICE_X15Y20         LUT2 (Prop_lut2_I0_O)        0.295     7.351 r  U_rgb2gray_L/i___21_carry_i_2/O
                         net (fo=1, routed)           0.000     7.351    U_rgb2gray_L/i___21_carry_i_2_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.749 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.083 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           1.622     9.705    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.303    10.008 r  U_rgb2gray_L/mem_L[0][0][3]_i_8/O
                         net (fo=1, routed)           0.000    10.008    U_rgb2gray_L/mem_L[0][0][3]_i_8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.384 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.384    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.721 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/O[1]
                         net (fo=480, routed)         1.643    12.365    U_disparity_generator/D[0]
    SLICE_X57Y31         FDRE                                         r  U_disparity_generator/mem_L_reg[1][123][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.443     6.443    U_disparity_generator/clk_200
    SLICE_X57Y31         FDRE                                         r  U_disparity_generator/mem_L_reg[1][123][1]/C
                         clock pessimism             -0.085     6.358    
                         clock uncertainty           -0.226     6.132    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)       -0.222     5.910    U_disparity_generator/mem_L_reg[1][123][1]
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                 -6.455    

Slack (VIOLATED) :        -6.445ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][150][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.721ns  (logic 5.220ns (48.689%)  route 5.501ns (51.311%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 6.448 - 5.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.516     5.582    U_FrameBufferLeft/rData[7]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.706    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.086 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.086    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.751     7.056    U_rgb2gray_L/gray1_inferred__0/i__carry__0_n_7
    SLICE_X15Y20         LUT2 (Prop_lut2_I0_O)        0.295     7.351 r  U_rgb2gray_L/i___21_carry_i_2/O
                         net (fo=1, routed)           0.000     7.351    U_rgb2gray_L/i___21_carry_i_2_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.749 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.083 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           1.622     9.705    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.303    10.008 r  U_rgb2gray_L/mem_L[0][0][3]_i_8/O
                         net (fo=1, routed)           0.000    10.008    U_rgb2gray_L/mem_L[0][0][3]_i_8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.384 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.384    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.721 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/O[1]
                         net (fo=480, routed)         1.612    12.333    U_disparity_generator/D[0]
    SLICE_X43Y2          FDRE                                         r  U_disparity_generator/mem_L_reg[2][150][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.448     6.448    U_disparity_generator/clk_200
    SLICE_X43Y2          FDRE                                         r  U_disparity_generator/mem_L_reg[2][150][1]/C
                         clock pessimism             -0.085     6.363    
                         clock uncertainty           -0.226     6.137    
    SLICE_X43Y2          FDRE (Setup_fdre_C_D)       -0.249     5.888    U_disparity_generator/mem_L_reg[2][150][1]
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                 -6.445    

Slack (VIOLATED) :        -6.444ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][158][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 5.139ns (47.660%)  route 5.644ns (52.340%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 6.506 - 5.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.516     5.582    U_FrameBufferLeft/rData[7]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.706    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.086 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.086    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.751     7.056    U_rgb2gray_L/gray1_inferred__0/i__carry__0_n_7
    SLICE_X15Y20         LUT2 (Prop_lut2_I0_O)        0.295     7.351 r  U_rgb2gray_L/i___21_carry_i_2/O
                         net (fo=1, routed)           0.000     7.351    U_rgb2gray_L/i___21_carry_i_2_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.749 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.083 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           1.622     9.705    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.303    10.008 r  U_rgb2gray_L/mem_L[0][0][3]_i_8/O
                         net (fo=1, routed)           0.000    10.008    U_rgb2gray_L/mem_L[0][0][3]_i_8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.384 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.384    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.640 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/O[2]
                         net (fo=480, routed)         1.754    12.394    U_disparity_generator/D[1]
    SLICE_X58Y28         FDRE                                         r  U_disparity_generator/mem_L_reg[1][158][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.506     6.506    U_disparity_generator/clk_200
    SLICE_X58Y28         FDRE                                         r  U_disparity_generator/mem_L_reg[1][158][2]/C
                         clock pessimism             -0.085     6.421    
                         clock uncertainty           -0.226     6.195    
    SLICE_X58Y28         FDRE (Setup_fdre_C_D)       -0.244     5.951    U_disparity_generator/mem_L_reg[1][158][2]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                 -6.444    

Slack (VIOLATED) :        -6.443ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][130][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.702ns  (logic 5.302ns (49.540%)  route 5.400ns (50.460%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 6.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.503     5.569    U_FrameBufferLeft/rData[7]
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.693 r  U_FrameBufferLeft/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.693    U_rgb2gray_L/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.206 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.206    U_FrameBufferLeft/CO[0]
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.460 r  U_FrameBufferLeft/i___21_carry__0_i_8/CO[0]
                         net (fo=8, routed)           0.952     7.412    U_FrameBufferLeft/i___21_carry__0_i_8_n_3
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.367     7.779 r  U_FrameBufferLeft/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.779    U_rgb2gray_L/mem_L_reg[2][158][3]_0[2]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.177 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.177    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.511 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           1.335     9.846    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X42Y20         LUT2 (Prop_lut2_I0_O)        0.303    10.149 r  U_rgb2gray_L/mem_L[0][0][3]_i_3/O
                         net (fo=1, routed)           0.000    10.149    U_rgb2gray_L/mem_L[0][0][3]_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.525 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    U_rgb2gray_L/mem_L_reg[0][0][3]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.704 r  U_rgb2gray_L/mem_L_reg[0][0][5]_i_2/CO[1]
                         net (fo=480, routed)         1.610    12.314    U_disparity_generator/D[4]
    SLICE_X48Y39         FDRE                                         r  U_disparity_generator/mem_L_reg[2][130][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.449     6.449    U_disparity_generator/clk_200
    SLICE_X48Y39         FDRE                                         r  U_disparity_generator/mem_L_reg[2][130][5]/C
                         clock pessimism             -0.085     6.364    
                         clock uncertainty           -0.226     6.138    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)       -0.266     5.872    U_disparity_generator/mem_L_reg[2][130][5]
  -------------------------------------------------------------------
                         required time                          5.872    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                 -6.443    

Slack (VIOLATED) :        -6.442ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][52][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.754ns  (logic 5.355ns (49.796%)  route 5.399ns (50.204%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 6.446 - 5.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.503     5.569    U_FrameBufferLeft/rData[7]
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.124     5.693 r  U_FrameBufferLeft/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     5.693    U_rgb2gray_L/gray1_inferred__0/i___21_carry_0[0]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.206 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.206    U_FrameBufferLeft/CO[0]
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.460 r  U_FrameBufferLeft/i___21_carry__0_i_8/CO[0]
                         net (fo=8, routed)           0.952     7.412    U_FrameBufferLeft/i___21_carry__0_i_8_n_3
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.367     7.779 r  U_FrameBufferLeft/i___21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.779    U_rgb2gray_L/mem_L_reg[2][158][3]_0[2]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.177 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.177    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.511 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__1/O[1]
                         net (fo=2, routed)           1.335     9.846    U_rgb2gray_L/gray1_inferred__0/i___21_carry__1_n_6
    SLICE_X42Y20         LUT2 (Prop_lut2_I0_O)        0.303    10.149 r  U_rgb2gray_L/mem_L[0][0][3]_i_3/O
                         net (fo=1, routed)           0.000    10.149    U_rgb2gray_L/mem_L[0][0][3]_i_3_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.525 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    U_rgb2gray_L/mem_L_reg[0][0][3]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.757 r  U_rgb2gray_L/mem_L_reg[0][0][5]_i_2/O[0]
                         net (fo=480, routed)         1.608    12.366    U_disparity_generator/D[3]
    SLICE_X45Y40         FDRE                                         r  U_disparity_generator/mem_L_reg[2][52][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.446     6.446    U_disparity_generator/clk_200
    SLICE_X45Y40         FDRE                                         r  U_disparity_generator/mem_L_reg[2][52][4]/C
                         clock pessimism             -0.085     6.361    
                         clock uncertainty           -0.226     6.135    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.211     5.924    U_disparity_generator/mem_L_reg[2][52][4]
  -------------------------------------------------------------------
                         required time                          5.924    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                 -6.442    

Slack (VIOLATED) :        -6.440ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][121][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.791ns  (logic 5.214ns (48.320%)  route 5.577ns (51.680%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 6.504 - 5.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.516     5.582    U_FrameBufferLeft/rData[7]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.706    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.086 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.086    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.751     7.056    U_rgb2gray_L/gray1_inferred__0/i__carry__0_n_7
    SLICE_X15Y20         LUT2 (Prop_lut2_I0_O)        0.295     7.351 r  U_rgb2gray_L/i___21_carry_i_2/O
                         net (fo=1, routed)           0.000     7.351    U_rgb2gray_L/i___21_carry_i_2_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.749 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.083 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           1.622     9.705    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.303    10.008 r  U_rgb2gray_L/mem_L[0][0][3]_i_8/O
                         net (fo=1, routed)           0.000    10.008    U_rgb2gray_L/mem_L[0][0][3]_i_8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.384 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.384    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.715 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/O[3]
                         net (fo=480, routed)         1.687    12.402    U_disparity_generator/D[2]
    SLICE_X62Y23         FDRE                                         r  U_disparity_generator/mem_L_reg[2][121][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.504     6.504    U_disparity_generator/clk_200
    SLICE_X62Y23         FDRE                                         r  U_disparity_generator/mem_L_reg[2][121][3]/C
                         clock pessimism             -0.085     6.419    
                         clock uncertainty           -0.226     6.193    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)       -0.230     5.963    U_disparity_generator/mem_L_reg[2][121][3]
  -------------------------------------------------------------------
                         required time                          5.963    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                 -6.440    

Slack (VIOLATED) :        -6.439ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][51][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.701ns  (logic 5.214ns (48.723%)  route 5.487ns (51.277%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 6.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.516     5.582    U_FrameBufferLeft/rData[7]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.706    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.086 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.086    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.751     7.056    U_rgb2gray_L/gray1_inferred__0/i__carry__0_n_7
    SLICE_X15Y20         LUT2 (Prop_lut2_I0_O)        0.295     7.351 r  U_rgb2gray_L/i___21_carry_i_2/O
                         net (fo=1, routed)           0.000     7.351    U_rgb2gray_L/i___21_carry_i_2_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.749 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.083 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           1.622     9.705    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.303    10.008 r  U_rgb2gray_L/mem_L[0][0][3]_i_8/O
                         net (fo=1, routed)           0.000    10.008    U_rgb2gray_L/mem_L[0][0][3]_i_8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.384 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.384    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.715 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/O[3]
                         net (fo=480, routed)         1.598    12.313    U_disparity_generator/D[2]
    SLICE_X44Y2          FDRE                                         r  U_disparity_generator/mem_L_reg[1][51][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.449     6.449    U_disparity_generator/clk_200
    SLICE_X44Y2          FDRE                                         r  U_disparity_generator/mem_L_reg[1][51][3]/C
                         clock pessimism             -0.085     6.364    
                         clock uncertainty           -0.226     6.138    
    SLICE_X44Y2          FDRE (Setup_fdre_C_D)       -0.264     5.874    U_disparity_generator/mem_L_reg[1][51][3]
  -------------------------------------------------------------------
                         required time                          5.874    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                 -6.439    

Slack (VIOLATED) :        -6.439ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][52][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 5.220ns (48.462%)  route 5.551ns (51.538%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 6.504 - 5.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.516     5.582    U_FrameBufferLeft/rData[7]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.706    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.086 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.086    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.751     7.056    U_rgb2gray_L/gray1_inferred__0/i__carry__0_n_7
    SLICE_X15Y20         LUT2 (Prop_lut2_I0_O)        0.295     7.351 r  U_rgb2gray_L/i___21_carry_i_2/O
                         net (fo=1, routed)           0.000     7.351    U_rgb2gray_L/i___21_carry_i_2_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.749 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.083 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           1.622     9.705    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.303    10.008 r  U_rgb2gray_L/mem_L[0][0][3]_i_8/O
                         net (fo=1, routed)           0.000    10.008    U_rgb2gray_L/mem_L[0][0][3]_i_8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.384 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.384    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.721 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/O[1]
                         net (fo=480, routed)         1.662    12.383    U_disparity_generator/D[0]
    SLICE_X63Y23         FDRE                                         r  U_disparity_generator/mem_L_reg[2][52][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.504     6.504    U_disparity_generator/clk_200
    SLICE_X63Y23         FDRE                                         r  U_disparity_generator/mem_L_reg[2][52][1]/C
                         clock pessimism             -0.085     6.419    
                         clock uncertainty           -0.226     6.193    
    SLICE_X63Y23         FDRE (Setup_fdre_C_D)       -0.249     5.944    U_disparity_generator/mem_L_reg[2][52][1]
  -------------------------------------------------------------------
                         required time                          5.944    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                 -6.439    

Slack (VIOLATED) :        -6.439ns  (required time - arrival time)
  Source:                 U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[2][140][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_clk_wiz_0 rise@5.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.772ns  (logic 5.220ns (48.460%)  route 5.552ns (51.540%))
  Logic Levels:           9  (CARRY4=6 LUT2=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 6.505 - 5.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.575     1.575    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.612     1.612    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y1          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     4.066 r  U_FrameBufferLeft/mem_reg_0_7/DOBDO[0]
                         net (fo=8, routed)           1.516     5.582    U_FrameBufferLeft/rData[7]
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.706 r  U_FrameBufferLeft/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.706    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_0[1]
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.086 r  U_rgb2gray_L/gray1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.086    U_rgb2gray_L/gray1_inferred__0/i__carry_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.305 r  U_rgb2gray_L/gray1_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.751     7.056    U_rgb2gray_L/gray1_inferred__0/i__carry__0_n_7
    SLICE_X15Y20         LUT2 (Prop_lut2_I0_O)        0.295     7.351 r  U_rgb2gray_L/i___21_carry_i_2/O
                         net (fo=1, routed)           0.000     7.351    U_rgb2gray_L/i___21_carry_i_2_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.749 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.749    U_rgb2gray_L/gray1_inferred__0/i___21_carry_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.083 r  U_rgb2gray_L/gray1_inferred__0/i___21_carry__0/O[1]
                         net (fo=2, routed)           1.622     9.705    U_rgb2gray_L/gray1_inferred__0/i___21_carry__0_n_6
    SLICE_X42Y19         LUT2 (Prop_lut2_I0_O)        0.303    10.008 r  U_rgb2gray_L/mem_L[0][0][3]_i_8/O
                         net (fo=1, routed)           0.000    10.008    U_rgb2gray_L/mem_L[0][0][3]_i_8_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.384 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.384    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.721 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/O[1]
                         net (fo=480, routed)         1.662    12.384    U_disparity_generator/D[0]
    SLICE_X63Y22         FDRE                                         r  U_disparity_generator/mem_L_reg[2][140][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.457     6.457    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129     3.328 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581     4.909    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        1.505     6.505    U_disparity_generator/clk_200
    SLICE_X63Y22         FDRE                                         r  U_disparity_generator/mem_L_reg[2][140][1]/C
                         clock pessimism             -0.085     6.420    
                         clock uncertainty           -0.226     6.194    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)       -0.249     5.945    U_disparity_generator/mem_L_reg[2][140][1]
  -------------------------------------------------------------------
                         required time                          5.945    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                 -6.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[1][15][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.299ns (26.705%)  route 0.821ns (73.295%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.584     0.584    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X60Y28         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     0.748 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=25, routed)          0.142     0.889    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.045     0.934 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_4/O
                         net (fo=7, routed)           0.324     1.258    U_vga_controller/U_Pixel_Counter/D[4]
    SLICE_X58Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.303 r  U_vga_controller/U_Pixel_Counter/mem_L[1][0][5]_i_3/O
                         net (fo=160, routed)         0.156     1.460    U_vga_controller/U_Pixel_Counter/mem_L[1][0][5]_i_3_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.505 r  U_vga_controller/U_Pixel_Counter/mem_L[1][15][5]_i_1/O
                         net (fo=10, routed)          0.199     1.703    U_disparity_generator/mem_R_reg[1][15][1]_0[0]
    SLICE_X58Y30         FDRE                                         r  U_disparity_generator/mem_L_reg[1][15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.854     0.854    U_disparity_generator/clk_200
    SLICE_X58Y30         FDRE                                         r  U_disparity_generator/mem_L_reg[1][15][5]/C
                         clock pessimism              0.047     0.900    
                         clock uncertainty            0.226     1.127    
    SLICE_X58Y30         FDRE (Hold_fdre_C_CE)       -0.039     1.088    U_disparity_generator/mem_L_reg[1][15][5]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.889ns (72.208%)  route 0.342ns (27.792%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.601     0.601    U_FrameBufferRight/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.186 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=12, routed)          0.342     1.528    U_rgb2gray_R/buffer2[0]
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.573 r  U_rgb2gray_R/mem_R[1][0][3]_i_16/O
                         net (fo=1, routed)           0.000     1.573    U_rgb2gray_R/mem_R[1][0][3]_i_16_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.728 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.728    U_rgb2gray_R/mem_R_reg[1][0][3]_i_7_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.767 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.767    U_rgb2gray_R/mem_R_reg[1][0][3]_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.832 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_1/O[2]
                         net (fo=480, routed)         0.000     1.832    U_disparity_generator/in_R[1]
    SLICE_X45Y67         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.823     0.823    U_disparity_generator/clk_200
    SLICE_X45Y67         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][2]/C
                         clock pessimism              0.047     0.870    
                         clock uncertainty            0.226     1.096    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.102     1.198    U_disparity_generator/mem_R_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.914ns (72.761%)  route 0.342ns (27.239%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.601     0.601    U_FrameBufferRight/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.186 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=12, routed)          0.342     1.528    U_rgb2gray_R/buffer2[0]
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.573 r  U_rgb2gray_R/mem_R[1][0][3]_i_16/O
                         net (fo=1, routed)           0.000     1.573    U_rgb2gray_R/mem_R[1][0][3]_i_16_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.728 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.728    U_rgb2gray_R/mem_R_reg[1][0][3]_i_7_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.767 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.767    U_rgb2gray_R/mem_R_reg[1][0][3]_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.857 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_1/O[1]
                         net (fo=480, routed)         0.000     1.857    U_disparity_generator/in_R[0]
    SLICE_X45Y67         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.823     0.823    U_disparity_generator/clk_200
    SLICE_X45Y67         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][1]/C
                         clock pessimism              0.047     0.870    
                         clock uncertainty            0.226     1.096    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.102     1.198    U_disparity_generator/mem_R_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.914ns (72.761%)  route 0.342ns (27.239%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.601     0.601    U_FrameBufferRight/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.186 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=12, routed)          0.342     1.528    U_rgb2gray_R/buffer2[0]
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.573 r  U_rgb2gray_R/mem_R[1][0][3]_i_16/O
                         net (fo=1, routed)           0.000     1.573    U_rgb2gray_R/mem_R[1][0][3]_i_16_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.728 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.728    U_rgb2gray_R/mem_R_reg[1][0][3]_i_7_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.767 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.767    U_rgb2gray_R/mem_R_reg[1][0][3]_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.857 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_1/O[3]
                         net (fo=480, routed)         0.000     1.857    U_disparity_generator/in_R[2]
    SLICE_X45Y67         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.823     0.823    U_disparity_generator/clk_200
    SLICE_X45Y67         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][3]/C
                         clock pessimism              0.047     0.870    
                         clock uncertainty            0.226     1.096    
    SLICE_X45Y67         FDRE (Hold_fdre_C_D)         0.102     1.198    U_disparity_generator/mem_R_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.917ns (72.826%)  route 0.342ns (27.174%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.601     0.601    U_FrameBufferRight/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.186 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=12, routed)          0.342     1.528    U_rgb2gray_R/buffer2[0]
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.573 r  U_rgb2gray_R/mem_R[1][0][3]_i_16/O
                         net (fo=1, routed)           0.000     1.573    U_rgb2gray_R/mem_R[1][0][3]_i_16_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.728 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.728    U_rgb2gray_R/mem_R_reg[1][0][3]_i_7_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.767 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.767    U_rgb2gray_R/mem_R_reg[1][0][3]_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.806 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.806    U_rgb2gray_R/mem_R_reg[1][0][3]_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.860 r  U_rgb2gray_R/mem_R_reg[1][0][5]_i_1/O[0]
                         net (fo=480, routed)         0.000     1.860    U_disparity_generator/in_R[3]
    SLICE_X45Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.822     0.822    U_disparity_generator/clk_200
    SLICE_X45Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][4]/C
                         clock pessimism              0.047     0.869    
                         clock uncertainty            0.226     1.095    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.102     1.197    U_disparity_generator/mem_R_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_R_reg[0][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.907ns (72.609%)  route 0.342ns (27.391%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.601     0.601    U_FrameBufferRight/vga_clk
    RAMB36_X1Y13         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.186 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=12, routed)          0.342     1.528    U_rgb2gray_R/buffer2[0]
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.573 r  U_rgb2gray_R/mem_R[1][0][3]_i_16/O
                         net (fo=1, routed)           0.000     1.573    U_rgb2gray_R/mem_R[1][0][3]_i_16_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.728 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.728    U_rgb2gray_R/mem_R_reg[1][0][3]_i_7_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.767 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.767    U_rgb2gray_R/mem_R_reg[1][0][3]_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.806 r  U_rgb2gray_R/mem_R_reg[1][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.806    U_rgb2gray_R/mem_R_reg[1][0][3]_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     1.850 r  U_rgb2gray_R/mem_R_reg[1][0][5]_i_1/CO[1]
                         net (fo=480, routed)         0.000     1.850    U_disparity_generator/in_R[4]
    SLICE_X45Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.822     0.822    U_disparity_generator/clk_200
    SLICE_X45Y68         FDRE                                         r  U_disparity_generator/mem_R_reg[0][0][5]/C
                         clock pessimism              0.047     0.869    
                         clock uncertainty            0.226     1.095    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.091     1.186    U_disparity_generator/mem_R_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.888ns (63.268%)  route 0.516ns (36.732%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.603     0.603    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.188 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          0.516     1.704    U_rgb2gray_L/buffer1[1]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.749 r  U_rgb2gray_L/mem_L[0][0][3]_i_16/O
                         net (fo=1, routed)           0.000     1.749    U_rgb2gray_L/mem_L[0][0][3]_i_16_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.901 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.901    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.941 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.941    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.007 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/O[2]
                         net (fo=480, routed)         0.000     2.007    U_disparity_generator/D[1]
    SLICE_X42Y20         FDRE                                         r  U_disparity_generator/mem_L_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.822     0.822    U_disparity_generator/clk_200
    SLICE_X42Y20         FDRE                                         r  U_disparity_generator/mem_L_reg[0][0][2]/C
                         clock pessimism              0.047     0.868    
                         clock uncertainty            0.226     1.095    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.130     1.225    U_disparity_generator/mem_L_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.911ns (63.860%)  route 0.516ns (36.140%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.603     0.603    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.188 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          0.516     1.704    U_rgb2gray_L/buffer1[1]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.749 r  U_rgb2gray_L/mem_L[0][0][3]_i_16/O
                         net (fo=1, routed)           0.000     1.749    U_rgb2gray_L/mem_L[0][0][3]_i_16_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.901 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.901    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.941 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.941    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.030 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/O[1]
                         net (fo=480, routed)         0.000     2.030    U_disparity_generator/D[0]
    SLICE_X42Y20         FDRE                                         r  U_disparity_generator/mem_L_reg[0][0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.822     0.822    U_disparity_generator/clk_200
    SLICE_X42Y20         FDRE                                         r  U_disparity_generator/mem_L_reg[0][0][1]/C
                         clock pessimism              0.047     0.868    
                         clock uncertainty            0.226     1.095    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.130     1.225    U_disparity_generator/mem_L_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.913ns (63.910%)  route 0.516ns (36.090%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.603     0.603    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.188 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          0.516     1.704    U_rgb2gray_L/buffer1[1]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.749 r  U_rgb2gray_L/mem_L[0][0][3]_i_16/O
                         net (fo=1, routed)           0.000     1.749    U_rgb2gray_L/mem_L[0][0][3]_i_16_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.901 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.901    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.941 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.941    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.032 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/O[3]
                         net (fo=480, routed)         0.000     2.032    U_disparity_generator/D[2]
    SLICE_X42Y20         FDRE                                         r  U_disparity_generator/mem_L_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.822     0.822    U_disparity_generator/clk_200
    SLICE_X42Y20         FDRE                                         r  U_disparity_generator/mem_L_reg[0][0][3]/C
                         clock pessimism              0.047     0.868    
                         clock uncertainty            0.226     1.095    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.130     1.225    U_disparity_generator/mem_L_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_disparity_generator/mem_L_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.915ns (63.961%)  route 0.516ns (36.039%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.549     0.549    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.603     0.603    U_FrameBufferLeft/vga_clk
    RAMB36_X1Y3          RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     1.188 r  U_FrameBufferLeft/mem_reg_0_1/DOBDO[0]
                         net (fo=13, routed)          0.516     1.704    U_rgb2gray_L/buffer1[1]
    SLICE_X42Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.749 r  U_rgb2gray_L/mem_L[0][0][3]_i_16/O
                         net (fo=1, routed)           0.000     1.749    U_rgb2gray_L/mem_L[0][0][3]_i_16_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.901 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.901    U_rgb2gray_L/mem_L_reg[0][0][3]_i_7_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.941 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.941    U_rgb2gray_L/mem_L_reg[0][0][3]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.981 r  U_rgb2gray_L/mem_L_reg[0][0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.981    U_rgb2gray_L/mem_L_reg[0][0][3]_i_1_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.034 r  U_rgb2gray_L/mem_L_reg[0][0][5]_i_2/O[0]
                         net (fo=480, routed)         0.000     2.034    U_disparity_generator/D[3]
    SLICE_X42Y21         FDRE                                         r  U_disparity_generator/mem_L_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.817     0.817    U_clk_gene/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375    -0.559 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -0.029    U_clk_gene/inst/clk_200_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=5532, routed)        0.821     0.821    U_disparity_generator/clk_200
    SLICE_X42Y21         FDRE                                         r  U_disparity_generator/mem_L_reg[0][0][4]/C
                         clock pessimism              0.047     0.867    
                         clock uncertainty            0.226     1.094    
    SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.130     1.224    U_disparity_generator/mem_L_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.810    





