{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyPtb6EtoEVDbEhGih911val",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/radhikaparmar5591/Monk9tecK_VLSI_INTERNSHIP_TASKS/blob/main/VLSI_ASIC_LAB.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 14,
      "metadata": {
        "id": "rKvV8ur3onwb",
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 336
        },
        "outputId": "22ea9e7d-e19e-4b63-c579-8b4bab306576"
      },
      "outputs": [
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<IPython.core.display.HTML object>"
            ],
            "text/html": [
              "<h3>Downloading LibreLane…</a>"
            ]
          },
          "metadata": {}
        },
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0\n",
            "100 9487k    0 9487k    0     0  7319k      0 --:--:--  0:00:01 --:--:-- 15.6M\n"
          ]
        },
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<IPython.core.display.HTML object>"
            ],
            "text/html": [
              "<h3>Downloading LibreLane's dependencies…</a>"
            ]
          },
          "metadata": {}
        },
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "warning: 'install' is a deprecated alias for 'add'\n",
            "warning: 'colab-env' is already added\n"
          ]
        },
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<IPython.core.display.HTML object>"
            ],
            "text/html": [
              "<h3>Downloading Python dependencies using PIP…</a>"
            ]
          },
          "metadata": {}
        },
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<IPython.core.display.HTML object>"
            ],
            "text/html": [
              "<h3>Downloading PDK…</a>"
            ]
          },
          "metadata": {}
        },
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [],
            "text/html": [
              "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\"></pre>\n"
            ]
          },
          "metadata": {}
        },
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "Version 0fe599b2afb6708d281543108caf8310912f54af enabled for the sky130 PDK.\n"
            ],
            "text/html": [
              "<pre style=\"white-space:pre;overflow-x:auto;line-height:normal;font-family:Menlo,'DejaVu Sans Mono',consolas,'Courier New',monospace\">Version 0fe599b2afb6708d281543108caf8310912f54af enabled for the sky130 PDK.\n",
              "</pre>\n"
            ]
          },
          "metadata": {}
        },
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<IPython.core.display.HTML object>"
            ],
            "text/html": [
              "<h3>⭕️ Done.</a>"
            ]
          },
          "metadata": {}
        }
      ],
      "source": [
        "# @title Setup Nix {display-mode: \"form\"}\n",
        "# @markdown <img src=\"https://raw.githubusercontent.com/NixOS/nixos-artwork/51a27e4a011e95cb559e37d32c44cf89b50f5154/logo/nix-snowflake-colours.svg\" width=\"32\"/>\n",
        "# @markdown\n",
        "# @markdown Nix is a package manager with an emphasis on reproducible builds,\n",
        "# @markdown and it is the primary method for installing LibreLane.\n",
        "# @markdown\n",
        "# @markdown This step installs the Nix package manager and enables the\n",
        "# @markdown FOSSi Foundation Nix Cache.\n",
        "# @markdown\n",
        "# @markdown If you're not in a Colab, this just sets the environment variables.\n",
        "# @markdown You will need to install Nix and enable flakes on your own following\n",
        "# @markdown [this guide](https://librelane.readthedocs.io/en/stable/getting_started/common/nix_installation/index.html).\n",
        "import os\n",
        "from pathlib import Path\n",
        "import subprocess\n",
        "import sys\n",
        "import shutil\n",
        "import tempfile\n",
        "\n",
        "os.environ[\"LOCALE_ARCHIVE\"] = \"/usr/lib/locale/locale-archive\"\n",
        "\n",
        "if \"google.colab\" in sys.modules:\n",
        "    if shutil.which(\"nix-env\") is None:\n",
        "        with tempfile.TemporaryDirectory() as d:\n",
        "            d = Path(d)\n",
        "            installer_path = d / \"nix\"\n",
        "            !curl --proto '=https' --tlsv1.2 -sSf -L https://install.determinate.systems/nix > {installer_path}\n",
        "            with subprocess.Popen(\n",
        "                [\n",
        "                    \"bash\",\n",
        "                    installer_path,\n",
        "                    \"install\",\n",
        "                    \"--prefer-upstream-nix\",\n",
        "                    \"--no-confirm\",\n",
        "                    \"--extra-conf\",\n",
        "                    \"extra-substituters = https://nix-cache.fossi-foundation.org\\nextra-trusted-public-keys = nix-cache.fossi-foundation.org:3+K59iFwXqKsL7BNu6Guy0v+uTlwsxYQxjspXzqLYQs=\\n\",\n",
        "                ],\n",
        "                stdout=subprocess.PIPE,\n",
        "                stderr=subprocess.STDOUT,\n",
        "                encoding=\"utf8\",\n",
        "            ) as p:\n",
        "                for line in p.stdout:\n",
        "                    print(line, end=\"\")\n",
        "else:\n",
        "    if shutil.which(\"nix-env\") is None:\n",
        "        raise RuntimeError(\"Nix is not installed!\")\n",
        "\n",
        "os.environ[\"PATH\"] = f\"/nix/var/nix/profiles/default/bin/:{os.getenv('PATH')}\"\n",
        "# @title Get LibreLane {display-mode: \"form\"}\n",
        "# @markdown Click the ▷ button to download and install LibreLane.\n",
        "# @markdown\n",
        "# @markdown This will install LibreLane's tool dependencies using Nix,\n",
        "# @markdown and LibreLane itself using PIP.\n",
        "# @markdown\n",
        "# @markdown Note that `python3-tk` may need to be installed using your OS's\n",
        "# @markdown package manager.\n",
        "import os\n",
        "import subprocess\n",
        "import IPython\n",
        "\n",
        "librelane_version = \"latest\"  # @param {key:\"LibreLane Version\", type:\"string\"}\n",
        "\n",
        "if librelane_version == \"latest\":\n",
        "    librelane_version = \"main\"\n",
        "\n",
        "pdk_root = \"~/.ciel\"  # @param {key:\"PDK Root\", type:\"string\"}\n",
        "\n",
        "pdk_root = os.path.expanduser(pdk_root)\n",
        "\n",
        "pdk = \"sky130\"  # @param {key:\"PDK (without the variant)\", type:\"string\"}\n",
        "\n",
        "librelane_ipynb_path = os.path.join(os.getcwd(), \"librelane_ipynb\")\n",
        "\n",
        "display(IPython.display.HTML(\"<h3>Downloading LibreLane…</a>\"))\n",
        "\n",
        "\n",
        "TESTING_LOCALLY = False\n",
        "!rm -rf {librelane_ipynb_path}\n",
        "!mkdir -p {librelane_ipynb_path}\n",
        "if TESTING_LOCALLY:\n",
        "    !ln -s {os.getcwd()} {librelane_ipynb_path}\n",
        "else:\n",
        "    !curl -L \"https://github.com/librelane/librelane/tarball/{librelane_version}\" | tar -xzC {librelane_ipynb_path} --strip-components 1\n",
        "\n",
        "try:\n",
        "    import tkinter\n",
        "except ImportError:\n",
        "    if \"google.colab\" in sys.modules:\n",
        "        !sudo apt-get install python-tk\n",
        "\n",
        "try:\n",
        "    import tkinter\n",
        "except ImportError as e:\n",
        "    display(\n",
        "        IPython.display.HTML(\n",
        "            '<h3 style=\"color: #800020\";>❌ Failed to import the <code>tkinter</code> library for Python, which is required to load PDK configuration values. Make sure <code>python3-tk</code> or equivalent is installed on your system.</a>'\n",
        "        )\n",
        "    )\n",
        "    raise e from None\n",
        "\n",
        "\n",
        "display(IPython.display.HTML(\"<h3>Downloading LibreLane's dependencies…</a>\"))\n",
        "try:\n",
        "    with subprocess.Popen(\n",
        "        [\n",
        "            \"nix\",\n",
        "            \"profile\",\n",
        "            \"install\",\n",
        "            \".#colab-env\",\n",
        "        ],\n",
        "        cwd=librelane_ipynb_path,\n",
        "        stdout=subprocess.PIPE,\n",
        "        stderr=subprocess.STDOUT,\n",
        "        encoding=\"utf8\",\n",
        "    ) as p:\n",
        "        for line in p.stdout:\n",
        "            print(line, end=\"\")\n",
        "except subprocess.CalledProcessError as e:\n",
        "    display(\n",
        "        IPython.display.HTML(\n",
        "            '<h3 style=\"color: #800020\";>❌ Failed to install binary dependencies using Nix…</h3>'\n",
        "        )\n",
        "    )\n",
        "\n",
        "display(IPython.display.HTML(\"<h3>Downloading Python dependencies using PIP…</a>\"))\n",
        "try:\n",
        "    subprocess.check_call(\n",
        "        [\"pip3\", \"install\", \".\"],\n",
        "        cwd=librelane_ipynb_path,\n",
        "    )\n",
        "except subprocess.CalledProcessError as e:\n",
        "    display(\n",
        "        IPython.display.HTML(\n",
        "            '<h3 style=\"color: #800020\";>❌ Failed to install Python dependencies using PIP…</h3>'\n",
        "        )\n",
        "    )\n",
        "    raise e from None\n",
        "\n",
        "display(IPython.display.HTML(\"<h3>Downloading PDK…</a>\"))\n",
        "import ciel\n",
        "from ciel.source import StaticWebDataSource\n",
        "\n",
        "ciel.enable(\n",
        "    ciel.get_ciel_home(pdk_root),\n",
        "    pdk,\n",
        "    open(\n",
        "        os.path.join(librelane_ipynb_path, \"librelane\", \"open_pdks_rev\"),\n",
        "        encoding=\"utf8\",\n",
        "    )\n",
        "    .read()\n",
        "    .strip(),\n",
        "    data_source=StaticWebDataSource(\"https://fossi-foundation.github.io/ciel-releases\"),\n",
        ")\n",
        "\n",
        "sys.path.insert(0, librelane_ipynb_path)\n",
        "display(IPython.display.HTML(\"<h3>⭕️ Done.</a>\"))\n",
        "\n",
        "import logging\n",
        "\n",
        "# Remove the stupid default colab logging handler\n",
        "logging.getLogger().handlers.clear()\n"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%%writefile spm.v\n",
        "module spm(clk, rst, x, y, p);\n",
        "    parameter size = 32;\n",
        "    input clk, rst;\n",
        "    input y;\n",
        "    input[size-1:0] x;\n",
        "    output p;\n",
        "\n",
        "    wire[size-1:1] pp;\n",
        "    wire[size-1:0] xy;\n",
        "\n",
        "    genvar i;\n",
        "\n",
        "    CSADD csa0 (.clk(clk), .rst(rst), .x(x[0]&y), .y(pp[1]), .sum(p));\n",
        "    generate for(i=1; i<size-1; i=i+1) begin\n",
        "        CSADD csa (.clk(clk), .rst(rst), .x(x[i]&y), .y(pp[i+1]), .sum(pp[i]));\n",
        "    end endgenerate\n",
        "    TCMP tcmp (.clk(clk), .rst(rst), .a(x[size-1]&y), .s(pp[size-1]));\n",
        "\n",
        "endmodule\n",
        "\n",
        "module TCMP(clk, rst, a, s);\n",
        "    input clk, rst;\n",
        "    input a;\n",
        "    output reg s;\n",
        "\n",
        "    reg z;\n",
        "\n",
        "    always @(posedge clk or posedge rst) begin\n",
        "        if (rst) begin\n",
        "            //Reset logic goes here.\n",
        "            s <= 1'b0;\n",
        "            z <= 1'b0;\n",
        "        end\n",
        "        else begin\n",
        "            //Sequential logic goes here.\n",
        "            z <= a | z;\n",
        "            s <= a ^ z;\n",
        "        end\n",
        "    end\n",
        "endmodule\n",
        "\n",
        "module CSADD(clk, rst, x, y, sum);\n",
        "    input clk, rst;\n",
        "    input x, y;\n",
        "    output reg sum;\n",
        "\n",
        "    reg sc;\n",
        "\n",
        "    // Half Adders logic\n",
        "    wire hsum1, hco1;\n",
        "    assign hsum1 = y ^ sc;\n",
        "    assign hco1 = y & sc;\n",
        "\n",
        "    wire hsum2, hco2;\n",
        "    assign hsum2 = x ^ hsum1;\n",
        "    assign hco2 = x & hsum1;\n",
        "\n",
        "    always @(posedge clk or posedge rst) begin\n",
        "        if (rst) begin\n",
        "            //Reset logic goes here.\n",
        "            sum <= 1'b0;\n",
        "            sc <= 1'b0;\n",
        "        end\n",
        "        else begin\n",
        "            //Sequential logic goes here.\n",
        "            sum <= hsum2;\n",
        "            sc <= hco1 ^ hco2;\n",
        "        end\n",
        "    end\n",
        "endmodule\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "tpJrXVQHpM8p",
        "outputId": "22ff99b2-a94e-4a30-92a5-855799fdecf2"
      },
      "execution_count": 15,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Overwriting spm.v\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "from librelane.config import Config\n",
        "\n",
        "Config.interactive(\n",
        "    \"spm\",\n",
        "    PDK=\"sky130A\",\n",
        "    CLOCK_PORT=\"clk\",\n",
        "    CLOCK_NET=\"clk\",\n",
        "    CLOCK_PERIOD=10,\n",
        "    PRIMARY_GDSII_STREAMOUT_TOOL=\"klayout\",\n",
        ")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 1000
        },
        "id": "1ESZjDxCt7wU",
        "outputId": "30cab164-d2d1-434a-d9ad-5f6e3103006c"
      },
      "execution_count": 16,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "{'STD_CELL_LIBRARY': 'sky130_fd_sc_hd', 'VDD_PIN': 'VPWR', 'VDD_PIN_VOLTAGE': Decimal('1.80'), 'GND_PIN': 'VGND', 'WIRE_LENGTH_THRESHOLD': None, 'TECH_LEFS': {'nom_*': Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef'), 'min_*': Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__min.tlef'), 'max_*': Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__max.tlef')}, 'GPIO_PADS_LEF': [Path('/root/.ciel/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef'), Path('/root/.ciel/sky130A/libs.ref/sky130_fd_io/lef/sky130_ef_io.lef')], 'GPIO_PADS_LEF_CORE_SIDE': [Path('/root/.ciel/sky130A/libs.tech/openlane/custom_cells/lef/sky130_fd_io_core.lef'), Path('/root/.ciel/sky130A/libs.tech/openlane/custom_cells/lef/sky130_ef_io_core.lef')], 'GPIO_PADS_VERILOG': [Path('/root/.ciel/sky130A/libs.ref/sky130_fd_io/verilog/sky130_ef_io.v')], 'GPIO_PAD_CELLS': ['sky130_fd_io*', 'sky130_ef_io*'], 'PRIMARY_GDSII_STREAMOUT_TOOL': 'klayout', 'DEFAULT_MAX_TRAN': None, 'SIGNAL_WIRE_RC_LAYERS': None, 'CLOCK_WIRE_RC_LAYERS': None, 'DEFAULT_CORNER': 'nom_tt_025C_1v80', 'STA_CORNERS': ['nom_tt_025C_1v80', 'nom_ss_100C_1v60', 'nom_ff_n40C_1v95', 'min_tt_025C_1v80', 'min_ss_100C_1v60', 'min_ff_n40C_1v95', 'max_tt_025C_1v80', 'max_ss_100C_1v60', 'max_ff_n40C_1v95'], 'FP_TRACKS_INFO': Path('/root/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tracks.info'), 'FP_TAPCELL_DIST': Decimal('13'), 'FP_IO_HLAYER': 'met3', 'FP_IO_VLAYER': 'met2', 'RT_MIN_LAYER': 'met1', 'RT_MAX_LAYER': 'met5', 'SCL_GROUND_PINS': ['VGND', 'VNB'], 'SCL_POWER_PINS': ['VPWR', 'VPB'], 'TRISTATE_CELLS': ['sky130_fd_sc_hd__ebuf*'], 'FILL_CELL': ['sky130_fd_sc_hd__fill*'], 'DECAP_CELL': ['sky130_ef_sc_hd__decap_12', 'sky130_fd_sc_hd__decap_8', 'sky130_fd_sc_hd__decap_6', 'sky130_fd_sc_hd__decap_4', 'sky130_fd_sc_hd__decap_3'], 'LIB': {'*_tt_025C_1v80': [Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib')], '*_ss_100C_1v60': [Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib')], '*_ff_n40C_1v95': [Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib')]}, 'CELL_LEFS': [Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef'), Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef')], 'CELL_GDS': [Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds')], 'CELL_VERILOG_MODELS': [Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v'), Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v')], 'CELL_BB_VERILOG_MODELS': [Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd__blackbox.v'), Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd__blackbox_pp.v')], 'CELL_SPICE_MODELS': [Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice'), Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_12.spice'), Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_4.spice'), Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_8.spice'), Path('/root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice')], 'SYNTH_EXCLUDED_CELL_FILE': Path('/root/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/no_synth.cells'), 'PNR_EXCLUDED_CELL_FILE': Path('/root/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/drc_exclude.cells'), 'OUTPUT_CAP_LOAD': Decimal('33.442'), 'MAX_FANOUT_CONSTRAINT': 10, 'MAX_TRANSITION_CONSTRAINT': Decimal('0.75'), 'MAX_CAPACITANCE_CONSTRAINT': Decimal('0.2'), 'CLOCK_UNCERTAINTY_CONSTRAINT': Decimal('0.25'), 'CLOCK_TRANSITION_CONSTRAINT': Decimal('0.1499999999999999944488848768742172978818416595458984375'), 'TIME_DERATING_CONSTRAINT': Decimal('5'), 'IO_DELAY_CONSTRAINT': Decimal('20'), 'SYNTH_DRIVING_CELL': 'sky130_fd_sc_hd__inv_2/Y', 'SYNTH_CLK_DRIVING_CELL': None, 'SYNTH_TIEHI_CELL': 'sky130_fd_sc_hd__conb_1/HI', 'SYNTH_TIELO_CELL': 'sky130_fd_sc_hd__conb_1/LO', 'SYNTH_BUFFER_CELL': 'sky130_fd_sc_hd__buf_2/A/X', 'WELLTAP_CELL': 'sky130_fd_sc_hd__tapvpwrvgnd_1', 'ENDCAP_CELL': 'sky130_fd_sc_hd__decap_3', 'PLACE_SITE': 'unithd', 'CELL_PAD_EXCLUDE': ['sky130_fd_sc_hd__tap*', 'sky130_fd_sc_hd__decap*', 'sky130_ef_sc_hd__decap*', 'sky130_fd_sc_hd__fill*'], 'DIODE_CELL': 'sky130_fd_sc_hd__diode_2/DIODE', 'DESIGN_DIR': Path('.'), 'PDK_ROOT': Path('/root/.ciel'), 'DESIGN_NAME': 'spm', 'PDK': 'sky130A', 'CLOCK_PERIOD': Decimal('10'), 'CLOCK_PORT': 'clk', 'CLOCK_NET': 'clk', 'VDD_NETS': None, 'GND_NETS': None, 'DIE_AREA': None, 'EXTRA_EXCLUDED_CELLS': None, 'MACROS': None, 'EXTRA_LEFS': None, 'EXTRA_VERILOG_MODELS': None, 'EXTRA_SPICE_MODELS': None, 'EXTRA_LIBS': None, 'EXTRA_GDS_FILES': None, 'FALLBACK_SDC_FILE': Path('/content/librelane_ipynb/librelane/scripts/base.sdc'), 'meta': Meta(version=1, flow=None, substituting_steps=None, step=None, librelane_version='2.4.12')}"
            ],
            "text/markdown": "\n### Interactive Configuration\n#### Initial Values\n\n<br />\n\n```yaml\nCELL_BB_VERILOG_MODELS:\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd__blackbox.v\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd__blackbox_pp.v\nCELL_GDS:\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds\nCELL_LEFS:\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef\nCELL_PAD_EXCLUDE:\n- sky130_fd_sc_hd__tap*\n- sky130_fd_sc_hd__decap*\n- sky130_ef_sc_hd__decap*\n- sky130_fd_sc_hd__fill*\nCELL_SPICE_MODELS:\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_12.spice\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_4.spice\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_8.spice\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice\nCELL_VERILOG_MODELS:\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v\n- /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v\nCLOCK_NET: clk\nCLOCK_PERIOD: 10\nCLOCK_PORT: clk\nCLOCK_TRANSITION_CONSTRAINT: 0.15\nCLOCK_UNCERTAINTY_CONSTRAINT: 0.25\nCLOCK_WIRE_RC_LAYERS: null\nDECAP_CELL:\n- sky130_ef_sc_hd__decap_12\n- sky130_fd_sc_hd__decap_8\n- sky130_fd_sc_hd__decap_6\n- sky130_fd_sc_hd__decap_4\n- sky130_fd_sc_hd__decap_3\nDEFAULT_CORNER: nom_tt_025C_1v80\nDEFAULT_MAX_TRAN: null\nDESIGN_DIR: .\nDESIGN_NAME: spm\nDIE_AREA: null\nDIODE_CELL: sky130_fd_sc_hd__diode_2/DIODE\nENDCAP_CELL: sky130_fd_sc_hd__decap_3\nEXTRA_EXCLUDED_CELLS: null\nEXTRA_GDS_FILES: null\nEXTRA_LEFS: null\nEXTRA_LIBS: null\nEXTRA_SPICE_MODELS: null\nEXTRA_VERILOG_MODELS: null\nFALLBACK_SDC_FILE: /content/librelane_ipynb/librelane/scripts/base.sdc\nFILL_CELL:\n- sky130_fd_sc_hd__fill*\nFP_IO_HLAYER: met3\nFP_IO_VLAYER: met2\nFP_TAPCELL_DIST: 13\nFP_TRACKS_INFO: /root/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tracks.info\nGND_NETS: null\nGND_PIN: VGND\nGPIO_PADS_LEF:\n- /root/.ciel/sky130A/libs.ref/sky130_fd_io/lef/sky130_fd_io.lef\n- /root/.ciel/sky130A/libs.ref/sky130_fd_io/lef/sky130_ef_io.lef\nGPIO_PADS_LEF_CORE_SIDE:\n- /root/.ciel/sky130A/libs.tech/openlane/custom_cells/lef/sky130_fd_io_core.lef\n- /root/.ciel/sky130A/libs.tech/openlane/custom_cells/lef/sky130_ef_io_core.lef\nGPIO_PADS_VERILOG:\n- /root/.ciel/sky130A/libs.ref/sky130_fd_io/verilog/sky130_ef_io.v\nGPIO_PAD_CELLS:\n- sky130_fd_io*\n- sky130_ef_io*\nIO_DELAY_CONSTRAINT: 20\nLIB:\n  '*_ff_n40C_1v95':\n  - /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib\n  '*_ss_100C_1v60':\n  - /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib\n  '*_tt_025C_1v80':\n  - /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib\nMACROS: null\nMAX_CAPACITANCE_CONSTRAINT: 0.2\nMAX_FANOUT_CONSTRAINT: 10\nMAX_TRANSITION_CONSTRAINT: 0.75\nOUTPUT_CAP_LOAD: 33.442\nPDK: sky130A\nPDK_ROOT: /root/.ciel\nPLACE_SITE: unithd\nPNR_EXCLUDED_CELL_FILE: /root/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/drc_exclude.cells\nPRIMARY_GDSII_STREAMOUT_TOOL: klayout\nRT_MAX_LAYER: met5\nRT_MIN_LAYER: met1\nSCL_GROUND_PINS:\n- VGND\n- VNB\nSCL_POWER_PINS:\n- VPWR\n- VPB\nSIGNAL_WIRE_RC_LAYERS: null\nSTA_CORNERS:\n- nom_tt_025C_1v80\n- nom_ss_100C_1v60\n- nom_ff_n40C_1v95\n- min_tt_025C_1v80\n- min_ss_100C_1v60\n- min_ff_n40C_1v95\n- max_tt_025C_1v80\n- max_ss_100C_1v60\n- max_ff_n40C_1v95\nSTD_CELL_LIBRARY: sky130_fd_sc_hd\nSYNTH_BUFFER_CELL: sky130_fd_sc_hd__buf_2/A/X\nSYNTH_CLK_DRIVING_CELL: null\nSYNTH_DRIVING_CELL: sky130_fd_sc_hd__inv_2/Y\nSYNTH_EXCLUDED_CELL_FILE: /root/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/no_synth.cells\nSYNTH_TIEHI_CELL: sky130_fd_sc_hd__conb_1/HI\nSYNTH_TIELO_CELL: sky130_fd_sc_hd__conb_1/LO\nTECH_LEFS:\n  max_*: /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__max.tlef\n  min_*: /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__min.tlef\n  nom_*: /root/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef\nTIME_DERATING_CONSTRAINT: 5\nTRISTATE_CELLS:\n- sky130_fd_sc_hd__ebuf*\nVDD_NETS: null\nVDD_PIN: VPWR\nVDD_PIN_VOLTAGE: 1.8\nWELLTAP_CELL: sky130_fd_sc_hd__tapvpwrvgnd_1\nWIRE_LENGTH_THRESHOLD: null\nmeta:\n  flow: null\n  librelane_version: 2.4.12\n  step: null\n  substituting_steps: null\n  version: 1\n\n```\n"
          },
          "metadata": {},
          "execution_count": 16
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "Design Synthatic\n"
      ],
      "metadata": {
        "id": "tJEaWypCulIz"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "from librelane.steps import Step"
      ],
      "metadata": {
        "id": "e2p9tp13udgb"
      },
      "execution_count": 23,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from librelane.state import State\n",
        "\n",
        "synthesis = Synthesis(\n",
        "    VERILOG_FILES=[\"./spm.v\"],\n",
        "    state_in=State(),\n",
        ")\n",
        "synthesis.start()"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 211
        },
        "id": "mx9PLbAZvABc",
        "outputId": "ec3e904e-4090-4fc2-eba3-1f83417c430d"
      },
      "execution_count": 24,
      "outputs": [
        {
          "output_type": "error",
          "ename": "NameError",
          "evalue": "name 'Synthesis' is not defined",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mNameError\u001b[0m                                 Traceback (most recent call last)",
            "\u001b[0;32m/tmp/ipython-input-3439194535.py\u001b[0m in \u001b[0;36m<cell line: 0>\u001b[0;34m()\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[0;32mfrom\u001b[0m \u001b[0mlibrelane\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstate\u001b[0m \u001b[0;32mimport\u001b[0m \u001b[0mState\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      2\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 3\u001b[0;31m synthesis = Synthesis(\n\u001b[0m\u001b[1;32m      4\u001b[0m     \u001b[0mVERILOG_FILES\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m\"./spm.v\"\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      5\u001b[0m     \u001b[0mstate_in\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0mState\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mNameError\u001b[0m: name 'Synthesis' is not defined"
          ]
        }
      ]
    }
  ]
}