
****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/aragorn/Documents/FPGA/led_brightness_ver/led_brightness_ver.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/aragorn/Documents/FPGA/led_brightness_ver/led_brightness_ver.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Oct  1 14:17:01 2018. For additional details about this file, please refer to the WebTalk help file at /home/aragorn/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:05 . Memory (MB): peak = 398.277 ; gain = 0.000 ; free physical = 2525 ; free virtual = 8474
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  1 14:17:01 2018...
