Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr  2 16:31:36 2025
| Host         : LAPTOP-TDOO2BO6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'fir_fpga_FIR_AXI_0_1'

1. Summary
----------

SUCCESS in the conversion of fir_fpga_FIR_AXI_0_1 (xilinx.com:user:FIR_AXI:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr  2 16:15:37 2025
| Host         : LAPTOP-TDOO2BO6 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'fir_fpga_FIR_AXI_0_0'

1. Summary
----------

SUCCESS in the conversion of fir_fpga_FIR_AXI_0_0 (xilinx.com:user:FIR_AXI:1.0 (Rev. 1)) to Vivado generation flows.

