$date
	Sat Oct 22 23:56:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#649910
b1101 &
b1101 %
1$
b1101 !
1"
#649911
0"
#649914
b101000 &
b101000 %
#649918
b10100 &
b10100 %
#649922
b1010 &
b1010 %
#649926
b101 &
b101 %
#649930
b10000 &
b10000 %
#649934
b1000 &
b1000 %
#649938
b100 &
b100 %
#649942
b10 &
b10 %
#649946
b1 &
b1 %
1#
#649950
b0 &
0#
b0 %
0$
#1656836
b1100 !
1"
#1656838
b1100 &
b1100 %
1$
#1656839
0"
#1656842
b110 &
b110 %
#1656846
b11 &
b11 %
#1656850
b1010 &
b1010 %
#1656854
b101 &
b101 %
#1656858
b10000 &
b10000 %
#1656862
b1000 &
b1000 %
#1656866
b100 &
b100 %
#1656870
b10 &
b10 %
#1656874
b1 &
b1 %
1#
#1656878
b0 &
0#
b0 %
0$
#2694909
b111 !
1"
#2694910
b111 &
b111 %
1$
#2694911
0"
#2694914
b10110 &
b10110 %
#2694918
b1011 &
b1011 %
#2694922
b100010 &
b100010 %
#2694926
b10001 &
b10001 %
#2694930
b110100 &
b110100 %
#2694934
b11010 &
b11010 %
#2694938
b1101 &
b1101 %
#2694942
b101000 &
b101000 %
#2694946
b10100 &
b10100 %
#2694950
b1010 &
b1010 %
#2694954
b101 &
b101 %
#2694958
b10000 &
b10000 %
#2694962
b1000 &
b1000 %
#2694966
b100 &
b100 %
#2694970
b10 &
b10 %
#2694974
b1 &
1#
b1 %
#2694978
b0 &
b0 %
0#
0$
#4500012
