EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 3
Title "TeToLogic"
Date "2021-11-10"
Rev ""
Comp "IEEE Sudent Branch 1019"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 850  2300 0    787  Italic 157
Progetto TTL
Text Notes 1000 3200 0    315  Italic 0
IEEE Student Branch 1019, University of Brescia
Wire Notes Line
	950  3650 15800 3650
Wire Notes Line
	950  4000 15800 4000
Text Notes 950  3900 0    157  ~ 0
Rev.
Text Notes 1750 3900 0    157  ~ 0
Date
Text Notes 2700 3900 0    157  ~ 0
Revision Description
Wire Notes Line
	1600 3650 1600 10000
Wire Notes Line
	2650 3650 2650 10000
Text Notes 1100 4250 0    157  ~ 0
0
Text Notes 1750 4250 0    157  ~ 0
10/11
Text Notes 2850 4250 0    157  ~ 0
Creazione progetto, Prima progettazione del generatore di clock e clk multiplexer
Wire Notes Line
	950  4300 15800 4300
$Sheet
S 16700 11300 800  200 
U 618C41DF
F0 "Hierarchy" 157
F1 "BlockDiagram.sch" 157
$EndSheet
$EndSCHEMATC
