// Seed: 84123636
module module_0 (
    id_1
);
  input wire id_1;
  uwire id_2, id_3;
  tri id_4;
  id_5 :
  assert property (@(id_3 or posedge -1) this) id_2 = id_3;
  localparam real id_6 = id_5 >> 'h0;
  assign module_1.type_13 = 0;
  wire id_7;
  wire id_8, id_9, id_10;
  always id_2 = -1;
  wire id_11 = id_5;
  parameter id_12 = -1 == id_2;
  for (id_13 = -1 & id_4 && id_4; -1; id_3 = -1) wire id_14;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    input wire id_3,
    input wand id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    input supply0 id_8,
    input tri0 id_9
);
  wire id_11;
  and primCall (id_5, id_11, id_6);
  module_0 modCall_1 (id_11);
endmodule
