// Seed: 3336603323
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input uwire id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    output wire id_8
);
  wire id_10;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    output wor id_5,
    input tri1 id_6,
    output supply1 id_7,
    output supply0 id_8,
    input wor id_9,
    input wire id_10,
    output wand id_11,
    output tri id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15
);
  wor  id_17;
  wire id_18;
  always @(1 or posedge id_17) begin
    #1;
  end
  always @(negedge (1) or id_2) id_5 = id_2;
  module_0(
      id_4, id_11, id_6, id_2, id_2, id_3, id_3, id_10, id_11
  );
  wire id_19;
endmodule
