Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Aug  6 21:30:48 2017
| Host         : Anny running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |              66 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              13 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------+------------------+------------------+----------------+
|  pause_reg_i_2_n_0   |                                   |                  |                1 |              1 |
|  reset_BUFG          |                                   |                  |                1 |              1 |
|  btSpeedGen/beatFreq | playerCtrl_01/ibeat[5]_i_1__0_n_0 | reset_BUFG       |                1 |              6 |
|  btSpeedGen/beatFreq | playerCtrl_00/ibeat[6]_i_1_n_0    | reset_BUFG       |                2 |              7 |
|  clk_IBUF_BUFG       |                                   |                  |                6 |             12 |
|  clk_IBUF_BUFG       |                                   | reset_BUFG       |               18 |             66 |
+----------------------+-----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 6      |                     1 |
| 7      |                     1 |
| 12     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


