<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv</a>
time_elapsed: 0.095s
</pre>
<pre class="log">
user_time: 0.069634
system_time: 0.025514
ram_usage: 11900

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:1</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
checker my_check(logic clk, active);
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:1</a>: syntax error, unexpected IDENTIFIER
checker my_check(logic clk, active);
        ^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:1</a>: syntax error, unexpected &#39;)&#39;, expecting &#39;,&#39; or &#39;;&#39;
checker my_check(logic clk, active);
                                  ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:3</a>: syntax error, unexpected always_ff
always_ff @(posedge clk) begin
^~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:6</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;covergroup&#39;
covergroup cg_active @(posedge clk);
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:7</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
cp_active : coverpoint active
            ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:9</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
bins idle = { 1&#39;b0 };
^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:10</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
bins active = { 1&#39;b1 };
^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;coverpoint&#39;
cp_active_d1 : coverpoint active_d1
               ^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
bins idle = { 1&#39;b0 };
^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:15</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;bins&#39;
bins active = { 1&#39;b1 };
^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:18</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endgroup&#39;
endgroup
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:19</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;new&#39;
cg_active cg_active_1 = new();
                        ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p493.sv:20</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
endchecker : my_check
^~~~~~~~~~
%Error: Exiting due to 14 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>