//
//	dataram_2k2way_xilinx : Xilinx DATA-RAM for 2k per way - 2 way
//
//	$Id: \$
//	mips_repository_id: dataram_2k2way_xilinx.v, v 3.3 
//


//	mips_start_of_legal_notice
//	***************************************************************************
//	Unpublished work (c) MIPS Technologies, Inc.  All rights reserved. 
//	Unpublished rights reserved under the copyright laws of the United States
//	of America and other countries.
//	
//	MIPS TECHNOLOGIES PROPRIETARY / RESTRICTED CONFIDENTIAL - HEIGHTENED
//	STANDARD OF CARE REQUIRED AS PER CONTRACT
//	
//	This code is confidential and proprietary to MIPS Technologies, Inc. ("MIPS
//	Technologies") and may be disclosed only as permitted in writing by MIPS
//	Technologies.  Any copying, reproducing, modifying, use or disclosure of
//	this code (in whole or in part) that is not expressly permitted in writing
//	by MIPS Technologies is strictly prohibited.  At a minimum, this code is
//	protected under trade secret, unfair competition and copyright laws. 
//	Violations thereof may result in criminal penalties and fines.
//	
//	MIPS Technologies reserves the right to change the code to improve
//	function, design or otherwise.	MIPS Technologies does not assume any
//	liability arising out of the application or use of this code, or of any
//	error or omission in such code.  Any warranties, whether express,
//	statutory, implied or otherwise, including but not limited to the implied
//	warranties of merchantability or fitness for a particular purpose, are
//	excluded.  Except as expressly provided in any written license agreement
//	from MIPS Technologies, the furnishing of this code does not give recipient
//	any license to any intellectual property rights, including any patent
//	rights, that cover this code.
//	
//	This code shall not be exported, reexported, transferred, or released,
//	directly or indirectly, in violation of the law of any country or
//	international law, regulation, treaty, Executive Order, statute, amendments
//	or supplements thereto.  Should a conflict arise regarding the export,
//	reexport, transfer, or release of this code, the laws of the United States
//	of America shall be the governing law.
//	
//	This code may only be disclosed to the United States government
//	("Government"), or to Government users, with prior written consent from
//	MIPS Technologies.  This code constitutes one or more of the following:
//	commercial computer software, commercial computer software documentation or
//	other commercial items.  If the user of this code, or any related
//	documentation of any kind, including related technical data or manuals, is
//	an agency, department, or other entity of the Government, the use,
//	duplication, reproduction, release, modification, disclosure, or transfer
//	of this code, or any related documentation of any kind, is restricted in
//	accordance with Federal Acquisition Regulation 12.212 for civilian agencies
//	and Defense Federal Acquisition Regulation Supplement 227.7202 for military
//	agencies.  The use of this code by the Government is further restricted in
//	accordance with the terms of the license agreement(s) and/or applicable
//	contract terms and conditions covering this code from MIPS Technologies.
//	
//	
//	
//	***************************************************************************
//	mips_end_of_legal_notice
//	

`include "m14k_const.vh"
module dataram_1k2way_xilinx(
	clk,
	line_idx,
	rd_str,
	wr_str,
        early_ce, 
	rd_mask,
	wr_mask,
	wr_data,
	rd_data,
	bist_to,
	bist_from);


	/* Inputs */
	input		clk;		// Clock
	input [7:0]	line_idx;	// Read Array Index

	input 		rd_str;		// Read Strobe
	input 		wr_str;		// Write Strobe

	input [1:0]	rd_mask;	// Read Mask
	input [7:0]	wr_mask;	// Write Mask
	input [31:0]	wr_data;		// Data for Tag Write
	input [0:0]	bist_to;

        input                                   early_ce;

	/* Outputs */
	output [63:0]	rd_data;		// output from read
	output [0:0]	bist_from;


	assign bist_from[0] = 1'b0;

	wire    [1:0]   wr_mask2;
        assign wr_mask2 = {|wr_mask[7:4], |wr_mask[3:0]};

	wire	[1:0]	en;
`ifdef M14K_EARLY_RAM_CE
        assign  en = {2{early_ce}};
`else
        assign  en = ({2{wr_str}} & wr_mask2) | ({2{rd_str}} & rd_mask[1:0]);
`endif

	// 512 x 8
	RAMB2K_S8 ram__data_inst0 (
		.WE	(wr_str && wr_mask[0]),
		.EN	(en[0]),
		.RST	(1'b0),
		.CLK	(clk),
		.ADDR	(line_idx),
		.DI	(wr_data[7:0]),
		.DO	(rd_data[7:0])
		);

	RAMB2K_S8 ram__data_inst1 (
		.WE	(wr_str && wr_mask[1]),
		.EN	(en[0]),
		.RST	(1'b0),
		.CLK	(clk),
		.ADDR	(line_idx),
		.DI	(wr_data[15:8]),
		.DO	(rd_data[15:8])
		);

	RAMB2K_S8 ram__data_inst2 (
		.WE	(wr_str && wr_mask[2]),
		.EN	(en[0]),
		.RST	(1'b0),
		.CLK	(clk),
		.ADDR	(line_idx),
		.DI	(wr_data[23:16]),
		.DO	(rd_data[23:16])
		);

	RAMB2K_S8 ram__data_inst3 (
		.WE	(wr_str && wr_mask[3]),
		.EN	(en[0]),
		.RST	(1'b0),
		.CLK	(clk),
		.ADDR	(line_idx),
		.DI	(wr_data[31:24]),
		.DO	(rd_data[31:24])
		);

	RAMB2K_S8 ram__data_inst4 (
		.WE	(wr_str && wr_mask[4]),
		.EN	(en[1]),
		.RST	(1'b0),
		.CLK	(clk),
		.ADDR	(line_idx),
		.DI	(wr_data[7:0]),
		.DO	(rd_data[39:32])
		);

	RAMB2K_S8 ram__data_inst5 (
		.WE	(wr_str && wr_mask[5]),
		.EN	(en[1]),
		.RST	(1'b0),
		.CLK	(clk),
		.ADDR	(line_idx),
		.DI	(wr_data[15:8]),
		.DO	(rd_data[47:40])
		);

	RAMB2K_S8 ram__data_inst6 (
		.WE	(wr_str && wr_mask[6]),
		.EN	(en[1]),
		.RST	(1'b0),
		.CLK	(clk),
		.ADDR	(line_idx),
		.DI	(wr_data[23:16]),
		.DO	(rd_data[55:48])
		);

	RAMB2K_S8 ram__data_inst7 (
		.WE	(wr_str && wr_mask[7]),
		.EN	(en[1]),
		.RST	(1'b0),
		.CLK	(clk),
		.ADDR	(line_idx),
		.DI	(wr_data[31:24]),
		.DO	(rd_data[63:56])
		);

endmodule



