<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Experience - Mahesh Kaushik Srihasam</title>
    <link rel="stylesheet" href="styles.css">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700;800&display=swap" rel="stylesheet">
</head>
<body>
    <nav class="navbar">
        <div class="nav-container">
            <h1 class="nav-logo">Mahesh Kaushik Srihasam</h1>
            <ul class="nav-menu">
                <li><a href="index.html" class="nav-link">Home</a></li>
                <li><a href="index.html#about" class="nav-link">About</a></li>
                <li><a href="projects.html" class="nav-link">Projects</a></li>
                <li><a href="experience.html" class="nav-link active">Experience</a></li>
                <li><a href="education.html" class="nav-link">Education</a></li>
                <li><a href="index.html#contact" class="nav-link">Contact</a></li>
            </ul>
            <div class="hamburger">
                <span></span>
                <span></span>
                <span></span>
            </div>
        </div>
    </nav>

    <section class="page-hero">
        <div class="container">
            <div class="breadcrumb">
                <a href="index.html">Home</a>
                <i class="fas fa-chevron-right"></i>
                <span>Experience</span>
            </div>
            <h1>Work Experience</h1>
            <p>My professional journey in VLSI Engineering and Design Verification</p>
        </div>
    </section>

    <section class="experience-list">
        <div class="container">
            <div class="experience-grid">
                <div class="experience-item">
                    <div class="experience-header">
                        <div class="experience-icon">
                            <i class="fas fa-microchip"></i>
                        </div>
                        <div class="experience-meta">
                            <h3>ASIC Design Engineer</h3>
                            <div class="company-info">
                                <span class="company">Western Semiconductor</span>
                                <span class="duration">Jul 2025 - Present</span>
                                <span class="location">Tempe, Arizona</span>
                            </div>
                        </div>
                    </div>
                    <div class="experience-summary">
                        <p>Developing comprehensive UVM-based verification environments for Power Management Units and ASIC designs. Leading verification efforts for complex digital systems with focus on coverage closure and functional validation.</p>
                    </div>
                    <div class="experience-highlights">
                        <div class="highlight">
                            <i class="fas fa-check-circle"></i>
                            <span>UVM-based verification environment development</span>
                        </div>
                        <div class="highlight">
                            <i class="fas fa-check-circle"></i>
                            <span>>95% code coverage achievement</span>
                        </div>
                        <div class="highlight">
                            <i class="fas fa-check-circle"></i>
                            <span>Modular testcase design with reusable agents</span>
                        </div>
                    </div>
                    <div class="experience-tech">
                        <span class="tech-tag">ASIC Design</span>
                        <span class="tech-tag">UVM</span>
                        <span class="tech-tag">SystemVerilog</span>
                        <span class="tech-tag">C++</span>
                    </div>
                    <a href="experience-details/asic-design-engineer.html" class="experience-link">View Full Details <i class="fas fa-arrow-right"></i></a>
                </div>

                <div class="experience-item">
                    <div class="experience-header">
                        <div class="experience-icon">
                            <i class="fas fa-code"></i>
                        </div>
                        <div class="experience-meta">
                            <h3>RTL Design Engineer (Co-op)</h3>
                            <div class="company-info">
                                <span class="company">Western Semiconductor</span>
                                <span class="duration">Jan 2025 - May 2025</span>
                                <span class="location">Tempe, Arizona</span>
                            </div>
                        </div>
                    </div>
                    <div class="experience-summary">
                        <p>Designed and validated real-time image processing systems on FPGA platforms. Developed custom asynchronous FIFO designs and implemented complex signal processing algorithms with focus on performance optimization.</p>
                    </div>
                    <div class="experience-highlights">
                        <div class="highlight">
                            <i class="fas fa-check-circle"></i>
                            <span>Real-time Sobel edge detection system</span>
                        </div>
                        <div class="highlight">
                            <i class="fas fa-check-circle"></i>
                            <span>Custom 64K depth asynchronous FIFO design</span>
                        </div>
                        <div class="highlight">
                            <i class="fas fa-check-circle"></i>
                            <span>1.4Î¼s end-to-end latency achievement</span>
                        </div>
                    </div>
                    <div class="experience-tech">
                        <span class="tech-tag">RTL Design</span>
                        <span class="tech-tag">SystemVerilog</span>
                        <span class="tech-tag">Xilinx Vivado</span>
                        <span class="tech-tag">FPGA</span>
                    </div>
                    <a href="experience-details/rtl-design-engineer.html" class="experience-link">View Full Details <i class="fas fa-arrow-right"></i></a>
                </div>
            </div>
        </div>
    </section>

    <footer>
        <div class="container">
            <div class="footer-content">
                <div class="footer-left">
                    <h3>Mahesh Kaushik Srihasam</h3>
                    <p>Graduate Electrical Engineer | RTL Design & Digital Verification</p>
                </div>
                <div class="footer-right">
                    <p>&copy; 2024 Mahesh Kaushik Srihasam. All rights reserved.</p>
                </div>
            </div>
        </div>
    </footer>

    <script src="script.js"></script>
</body>
</html>
