===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.9699 seconds

  ----Wall Time----  ----Name----
    4.3484 ( 11.8%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.6011 (  9.7%)    Parse modules
    0.7219 (  2.0%)    Verify circuit
   19.3442 ( 52.3%)  'firrtl.circuit' Pipeline
    1.5194 (  4.1%)    'firrtl.module' Pipeline
    1.4095 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1100 (  0.3%)      LowerCHIRRTLPass
    0.1127 (  0.3%)    InferWidths
    0.8879 (  2.4%)    InferResets
    0.0489 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0865 (  0.2%)    WireDFT
    0.1002 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7888 (  2.1%)    LowerFIRRTLTypes
    8.0901 ( 21.9%)    'firrtl.module' Pipeline
    0.9301 (  2.5%)      ExpandWhens
    0.0211 (  0.1%)      RemoveInvalid
    6.6758 ( 18.1%)      Canonicalizer
    0.4631 (  1.3%)      InferReadWrite
    0.6063 (  1.6%)    Inliner
    1.1569 (  3.1%)    IMConstProp
    0.0611 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0639 (  0.2%)    BlackBoxReader
    0.0639 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.8877 ( 13.2%)    'firrtl.module' Pipeline
    4.8877 ( 13.2%)      Canonicalizer
    0.4459 (  1.2%)    RemoveUnusedPorts
    0.0614 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4433 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.0309 ( 10.9%)  LowerFIRRTLToHW
    0.0685 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.2456 ( 11.5%)  'hw.module' Pipeline
    0.9112 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.6839 (  7.3%)    Canonicalizer
    0.6505 (  1.8%)    HWCleanup
    0.8139 (  2.2%)  'hw.module' Pipeline
    0.0789 (  0.2%)    HWLegalizeModules
    0.7349 (  2.0%)    PrettifyVerilog
    3.9820 ( 10.8%)  ExportVerilog
    0.0024 (  0.0%)  Rest
   36.9699 (100.0%)  Total

{
  totalTime: 37.001,
  maxMemory: 741314560
}
