<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="InterfaceBoard.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="InterfaceBoard.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="InterfaceBoard.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="InterfaceBoard.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="InterfaceBoard.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InterfaceBoard.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="InterfaceBoard.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="InterfaceBoard.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="InterfaceBoard.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InterfaceBoard_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="InterfaceBoard_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InterfaceBoard_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InterfaceBoard_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="InterfaceBoard_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="InterfaceBoard_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1480959621" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1480959621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481660594" xil_pn:in_ck="2731425150789505098" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1481660594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Debounce.vhd"/>
      <outfile xil_pn:name="Frame_Receiver.vhd"/>
      <outfile xil_pn:name="Frame_Transmitter.vhd"/>
      <outfile xil_pn:name="InterfaceBoard.vhd"/>
      <outfile xil_pn:name="InterfaceBoard_tb.vhd"/>
      <outfile xil_pn:name="Interface_Board_Main_State_Machine.vhd"/>
      <outfile xil_pn:name="UART_Receiver.vhd"/>
      <outfile xil_pn:name="UART_Transmitter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1480959621" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-717178037188983602" xil_pn:start_ts="1480959621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480959621" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2124470008107595916" xil_pn:start_ts="1480959621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480959621" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1165003668197212275" xil_pn:start_ts="1480959621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481660594" xil_pn:in_ck="2731425150789505098" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1481660594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Debounce.vhd"/>
      <outfile xil_pn:name="Frame_Receiver.vhd"/>
      <outfile xil_pn:name="Frame_Transmitter.vhd"/>
      <outfile xil_pn:name="InterfaceBoard.vhd"/>
      <outfile xil_pn:name="InterfaceBoard_tb.vhd"/>
      <outfile xil_pn:name="Interface_Board_Main_State_Machine.vhd"/>
      <outfile xil_pn:name="UART_Receiver.vhd"/>
      <outfile xil_pn:name="UART_Transmitter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1481660595" xil_pn:in_ck="2731425150789505098" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2506688002315576270" xil_pn:start_ts="1481660594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="InterfaceBoard_tb_beh.prj"/>
      <outfile xil_pn:name="InterfaceBoard_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1481660596" xil_pn:in_ck="7690480642874657821" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3091990607846598825" xil_pn:start_ts="1481660595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="InterfaceBoard_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1480956213" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5005461055179644612" xil_pn:start_ts="1480956213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480956213" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1165003668197212275" xil_pn:start_ts="1480956213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480956213" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1480956213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480956213" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2144025487398769018" xil_pn:start_ts="1480956213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480956213" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859450356" xil_pn:start_ts="1480956213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480956213" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2557677781621923267" xil_pn:start_ts="1480956213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481660557" xil_pn:in_ck="6866536876660413196" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2354829187181729054" xil_pn:start_ts="1481660547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="InterfaceBoard.lso"/>
      <outfile xil_pn:name="InterfaceBoard.ngc"/>
      <outfile xil_pn:name="InterfaceBoard.ngr"/>
      <outfile xil_pn:name="InterfaceBoard.prj"/>
      <outfile xil_pn:name="InterfaceBoard.stx"/>
      <outfile xil_pn:name="InterfaceBoard.syr"/>
      <outfile xil_pn:name="InterfaceBoard.xst"/>
      <outfile xil_pn:name="InterfaceBoard_tb_beh.prj"/>
      <outfile xil_pn:name="InterfaceBoard_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
