// Seed: 1122905920
module module_0 (
    output wire id_0,
    input wand id_1,
    input supply0 id_2,
    input supply0 id_3
);
  assign module_2.id_4 = 0;
  assign module_1.id_1 = 0;
  assign id_0 = (id_3);
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wor id_3
);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1
  );
endmodule
module module_2 #(
    parameter id_22 = 32'd83,
    parameter id_4  = 32'd38
) (
    input supply1 id_0,
    input tri id_1
    , id_30,
    output uwire id_2,
    input tri0 id_3,
    input uwire _id_4,
    output uwire id_5,
    input wand id_6,
    output wand id_7,
    output tri id_8,
    input wor id_9,
    input wand id_10,
    output wire id_11,
    input tri id_12
    , id_31,
    output tri id_13
    , id_32,
    input supply1 id_14,
    input wire id_15,
    output wire id_16,
    output wor id_17,
    input tri0 id_18,
    input tri id_19,
    input tri id_20,
    output wor id_21,
    output uwire _id_22,
    input supply0 id_23,
    input wire id_24,
    output tri id_25,
    input supply1 id_26,
    input uwire id_27,
    output wire id_28
);
  wire id_33[|  id_4 : id_22];
  module_0 modCall_1 (
      id_8,
      id_1,
      id_20,
      id_15
  );
  assign id_32 = id_9 / id_31 ? id_19 : -1;
endmodule
