#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jul 30 03:11:07 2024
# Process ID: 3350490
# Current directory: /net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/state_buffer_kernel/xsim_script.tcl}
# Log file: /net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/xsim.log
# Journal file: /net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/xsim.jou
# Running On: vlsipool-j12.eecs.umich.edu, OS: Linux, CPU Frequency: 4000.000 MHz, CPU Physical cores: 6, Host memory: 269799 MB
#-----------------------------------------------------------
source xsim.dir/state_buffer_kernel/xsim_script.tcl
# xsim {state_buffer_kernel} -autoloadwcfg -tclbatch {state_buffer_kernel.tcl}
Time resolution is 1 ps
source state_buffer_kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 37 [n/a] @ "113000"
// RTL Simulation : 1 / 37 [n/a] @ "138000"
// RTL Simulation : 2 / 37 [n/a] @ "158000"
// RTL Simulation : 3 / 37 [n/a] @ "178000"
// RTL Simulation : 4 / 37 [n/a] @ "198000"
// RTL Simulation : 5 / 37 [n/a] @ "218000"
// RTL Simulation : 6 / 37 [n/a] @ "238000"
// RTL Simulation : 7 / 37 [n/a] @ "258000"
// RTL Simulation : 8 / 37 [n/a] @ "278000"
// RTL Simulation : 9 / 37 [n/a] @ "298000"
// RTL Simulation : 10 / 37 [n/a] @ "318000"
// RTL Simulation : 11 / 37 [n/a] @ "338000"
// RTL Simulation : 12 / 37 [n/a] @ "358000"
// RTL Simulation : 13 / 37 [n/a] @ "378000"
// RTL Simulation : 14 / 37 [n/a] @ "398000"
// RTL Simulation : 15 / 37 [n/a] @ "418000"
// RTL Simulation : 16 / 37 [n/a] @ "438000"
// RTL Simulation : 17 / 37 [n/a] @ "458000"
// RTL Simulation : 18 / 37 [n/a] @ "478000"
// RTL Simulation : 19 / 37 [n/a] @ "498000"
// RTL Simulation : 20 / 37 [n/a] @ "518000"
// RTL Simulation : 21 / 37 [n/a] @ "583000"
// RTL Simulation : 22 / 37 [n/a] @ "2133000"
// RTL Simulation : 23 / 37 [n/a] @ "2163000"
// RTL Simulation : 24 / 37 [n/a] @ "2193000"
// RTL Simulation : 25 / 37 [n/a] @ "2223000"
// RTL Simulation : 26 / 37 [n/a] @ "2243000"
// RTL Simulation : 27 / 37 [n/a] @ "2273000"
// RTL Simulation : 28 / 37 [n/a] @ "2303000"
// RTL Simulation : 29 / 37 [n/a] @ "2333000"
// RTL Simulation : 30 / 37 [n/a] @ "2353000"
// RTL Simulation : 31 / 37 [n/a] @ "2383000"
// RTL Simulation : 32 / 37 [n/a] @ "2403000"
// RTL Simulation : 33 / 37 [n/a] @ "2433000"
// RTL Simulation : 34 / 37 [n/a] @ "2463000"
// RTL Simulation : 35 / 37 [n/a] @ "2493000"
// RTL Simulation : 36 / 37 [n/a] @ "2523000"
// RTL Simulation : 37 / 37 [n/a] @ "2543000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2572500 ps : File "/net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/state_buffer_kernel.autotb.v" Line 473
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 30 03:11:11 2024...
