
# Arty S7/50 Board

In this directory, two files are present:

* `arty_s7_50_board.vhd`: board top-level file

* `risxc.xdc`: XDC file

Please complete the following steps:

* Create a new Vivado project with a sensible name

* During creation, add all VHDL file from the `rtl` directory (execpt testbenches). Make sure to **copy** the files.

* Add the board top-level file. Make sure to **copy** the file.

* Add the XDC file to the constraints directory. Make sure to **copy** the file.

* A default synthesis and implementation are provided at creation time

* Synthesize the design
