Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr  2 14:44:42 2023
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name syth_timing_1 -file D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/IMP/timing_report_syth.txt -rpx D:/FPGA_study/projects/0010_HDMI_Display_STA/vivado_proj/STA_report/IMP/timing_syns_1.rpx
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

sys_rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

tmds_clk_p
tmds_data_0_p
tmds_data_1_p
tmds_data_2_p

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.565        0.000                      0                  170       -0.109       -1.774                     18                  170        0.833        0.000                       0                   135  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk          {0.000 10.000}       20.000          50.000          
  pixel_clk      {0.000 6.667}        13.333          75.000          
  pll_clkfb_out  {0.000 10.000}       20.000          50.000          
  ser_clk        {0.000 1.333}        2.667           375.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                            7.000        0.000                       0                     1  
  pixel_clk            9.480        0.000                      0                  123        0.120        0.000                      0                  123        6.167        0.000                       0                   105  
  pll_clkfb_out                                                                                                                                                   18.408        0.000                       0                     3  
  ser_clk              0.709        0.000                      0                   28        0.132        0.000                      0                   28        0.833        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pixel_clk     ser_clk             0.565        0.000                      0                   20       -0.109       -1.774                     18                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pixel_clk          pixel_clk               11.193        0.000                      0                   19        0.703        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                                       
(none)         pll_clkfb_out                 
(none)         ser_clk                       
(none)                        pixel_clk      
(none)                        ser_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751               PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633               PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000                PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000                PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000                PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000                PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.480ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.852ns (24.322%)  route 2.651ns (75.678%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/Q
                         net (fo=5, unplaced)         0.685    -1.240    u_display_hvscan/u1_display_control/vs_cnt[4]
                                                                      r  u_display_hvscan/u1_display_control/px[10]_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.245    -0.995 r  u_display_hvscan/u1_display_control/px[10]_i_7/O
                         net (fo=1, unplaced)         0.582    -0.413    u_display_hvscan/u1_display_control/px[10]_i_7_n_0
                                                                      r  u_display_hvscan/u1_display_control/px[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    -0.308 r  u_display_hvscan/u1_display_control/px[10]_i_2/O
                         net (fo=12, unplaced)        0.986     0.678    u_display_hvscan/u1_display_control/rd_en31_in
                                                                      r  u_display_hvscan/u1_display_control/de_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     0.783 r  u_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=6, unplaced)         0.398     1.181    u_display_hvscan/u2_display_buffer/E[0]
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Setup_fdce_C_CE)      -0.165    10.661    u_display_hvscan/u2_display_buffer/rgb_data_reg[14]
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  9.480    

Slack (MET) :             9.480ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.852ns (24.322%)  route 2.651ns (75.678%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/Q
                         net (fo=5, unplaced)         0.685    -1.240    u_display_hvscan/u1_display_control/vs_cnt[4]
                                                                      r  u_display_hvscan/u1_display_control/px[10]_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.245    -0.995 r  u_display_hvscan/u1_display_control/px[10]_i_7/O
                         net (fo=1, unplaced)         0.582    -0.413    u_display_hvscan/u1_display_control/px[10]_i_7_n_0
                                                                      r  u_display_hvscan/u1_display_control/px[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    -0.308 r  u_display_hvscan/u1_display_control/px[10]_i_2/O
                         net (fo=12, unplaced)        0.986     0.678    u_display_hvscan/u1_display_control/rd_en31_in
                                                                      r  u_display_hvscan/u1_display_control/de_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     0.783 r  u_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=6, unplaced)         0.398     1.181    u_display_hvscan/u2_display_buffer/E[0]
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Setup_fdce_C_CE)      -0.165    10.661    u_display_hvscan/u2_display_buffer/rgb_data_reg[15]
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  9.480    

Slack (MET) :             9.480ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.852ns (24.322%)  route 2.651ns (75.678%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/Q
                         net (fo=5, unplaced)         0.685    -1.240    u_display_hvscan/u1_display_control/vs_cnt[4]
                                                                      r  u_display_hvscan/u1_display_control/px[10]_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.245    -0.995 r  u_display_hvscan/u1_display_control/px[10]_i_7/O
                         net (fo=1, unplaced)         0.582    -0.413    u_display_hvscan/u1_display_control/px[10]_i_7_n_0
                                                                      r  u_display_hvscan/u1_display_control/px[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    -0.308 r  u_display_hvscan/u1_display_control/px[10]_i_2/O
                         net (fo=12, unplaced)        0.986     0.678    u_display_hvscan/u1_display_control/rd_en31_in
                                                                      r  u_display_hvscan/u1_display_control/de_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     0.783 r  u_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=6, unplaced)         0.398     1.181    u_display_hvscan/u2_display_buffer/E[0]
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Setup_fdce_C_CE)      -0.165    10.661    u_display_hvscan/u2_display_buffer/rgb_data_reg[20]
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  9.480    

Slack (MET) :             9.480ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.852ns (24.322%)  route 2.651ns (75.678%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/Q
                         net (fo=5, unplaced)         0.685    -1.240    u_display_hvscan/u1_display_control/vs_cnt[4]
                                                                      r  u_display_hvscan/u1_display_control/px[10]_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.245    -0.995 r  u_display_hvscan/u1_display_control/px[10]_i_7/O
                         net (fo=1, unplaced)         0.582    -0.413    u_display_hvscan/u1_display_control/px[10]_i_7_n_0
                                                                      r  u_display_hvscan/u1_display_control/px[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    -0.308 r  u_display_hvscan/u1_display_control/px[10]_i_2/O
                         net (fo=12, unplaced)        0.986     0.678    u_display_hvscan/u1_display_control/rd_en31_in
                                                                      r  u_display_hvscan/u1_display_control/de_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     0.783 r  u_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=6, unplaced)         0.398     1.181    u_display_hvscan/u2_display_buffer/E[0]
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Setup_fdce_C_CE)      -0.165    10.661    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  9.480    

Slack (MET) :             9.480ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.852ns (24.322%)  route 2.651ns (75.678%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  u_display_hvscan/u1_display_control/vs_cnt_reg[4]/Q
                         net (fo=5, unplaced)         0.685    -1.240    u_display_hvscan/u1_display_control/vs_cnt[4]
                                                                      r  u_display_hvscan/u1_display_control/px[10]_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.245    -0.995 r  u_display_hvscan/u1_display_control/px[10]_i_7/O
                         net (fo=1, unplaced)         0.582    -0.413    u_display_hvscan/u1_display_control/px[10]_i_7_n_0
                                                                      r  u_display_hvscan/u1_display_control/px[10]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    -0.308 r  u_display_hvscan/u1_display_control/px[10]_i_2/O
                         net (fo=12, unplaced)        0.986     0.678    u_display_hvscan/u1_display_control/rd_en31_in
                                                                      r  u_display_hvscan/u1_display_control/de_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     0.783 r  u_display_hvscan/u1_display_control/de_i_1/O
                         net (fo=6, unplaced)         0.398     1.181    u_display_hvscan/u2_display_buffer/E[0]
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Setup_fdce_C_CE)      -0.165    10.661    u_display_hvscan/u2_display_buffer/rgb_data_reg[7]
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -1.181    
  -------------------------------------------------------------------
                         slack                                  9.480    

Slack (MET) :             10.039ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.839ns (28.499%)  route 2.105ns (71.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 f  u_display_hvscan/u1_display_control/hs_cnt_reg[15]/Q
                         net (fo=2, unplaced)         0.668    -1.257    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[15]
                                                                      f  u_display_hvscan/u1_display_control/c0_reg1_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -1.025 f  u_display_hvscan/u1_display_control/c0_reg1_i_2/O
                         net (fo=6, unplaced)         0.614    -0.411    u_display_hvscan/u1_display_control/c0_reg1_i_2_n_0
                                                                      f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    -0.306 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, unplaced)        0.403     0.097    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
                                                                      f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     0.202 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, unplaced)        0.420     0.622    u_display_hvscan/u1_display_control/vs_cnt0
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[0]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Setup_fdce_C_CE)      -0.165    10.661    u_display_hvscan/u1_display_control/vs_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                 10.039    

Slack (MET) :             10.039ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.839ns (28.499%)  route 2.105ns (71.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 f  u_display_hvscan/u1_display_control/hs_cnt_reg[15]/Q
                         net (fo=2, unplaced)         0.668    -1.257    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[15]
                                                                      f  u_display_hvscan/u1_display_control/c0_reg1_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -1.025 f  u_display_hvscan/u1_display_control/c0_reg1_i_2/O
                         net (fo=6, unplaced)         0.614    -0.411    u_display_hvscan/u1_display_control/c0_reg1_i_2_n_0
                                                                      f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    -0.306 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, unplaced)        0.403     0.097    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
                                                                      f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     0.202 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, unplaced)        0.420     0.622    u_display_hvscan/u1_display_control/vs_cnt0
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[10]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Setup_fdce_C_CE)      -0.165    10.661    u_display_hvscan/u1_display_control/vs_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                 10.039    

Slack (MET) :             10.039ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.839ns (28.499%)  route 2.105ns (71.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 f  u_display_hvscan/u1_display_control/hs_cnt_reg[15]/Q
                         net (fo=2, unplaced)         0.668    -1.257    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[15]
                                                                      f  u_display_hvscan/u1_display_control/c0_reg1_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -1.025 f  u_display_hvscan/u1_display_control/c0_reg1_i_2/O
                         net (fo=6, unplaced)         0.614    -0.411    u_display_hvscan/u1_display_control/c0_reg1_i_2_n_0
                                                                      f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    -0.306 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, unplaced)        0.403     0.097    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
                                                                      f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     0.202 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, unplaced)        0.420     0.622    u_display_hvscan/u1_display_control/vs_cnt0
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[11]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Setup_fdce_C_CE)      -0.165    10.661    u_display_hvscan/u1_display_control/vs_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                 10.039    

Slack (MET) :             10.039ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.839ns (28.499%)  route 2.105ns (71.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 f  u_display_hvscan/u1_display_control/hs_cnt_reg[15]/Q
                         net (fo=2, unplaced)         0.668    -1.257    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[15]
                                                                      f  u_display_hvscan/u1_display_control/c0_reg1_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -1.025 f  u_display_hvscan/u1_display_control/c0_reg1_i_2/O
                         net (fo=6, unplaced)         0.614    -0.411    u_display_hvscan/u1_display_control/c0_reg1_i_2_n_0
                                                                      f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    -0.306 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, unplaced)        0.403     0.097    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
                                                                      f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     0.202 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, unplaced)        0.420     0.622    u_display_hvscan/u1_display_control/vs_cnt0
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[12]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Setup_fdce_C_CE)      -0.165    10.661    u_display_hvscan/u1_display_control/vs_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                 10.039    

Slack (MET) :             10.039ns  (required time - arrival time)
  Source:                 u_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u1_display_control/vs_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.839ns (28.499%)  route 2.105ns (71.501%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/hs_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 f  u_display_hvscan/u1_display_control/hs_cnt_reg[15]/Q
                         net (fo=2, unplaced)         0.668    -1.257    u_display_hvscan/u1_display_control/hs_cnt_reg_n_0_[15]
                                                                      f  u_display_hvscan/u1_display_control/c0_reg1_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -1.025 f  u_display_hvscan/u1_display_control/c0_reg1_i_2/O
                         net (fo=6, unplaced)         0.614    -0.411    u_display_hvscan/u1_display_control/c0_reg1_i_2_n_0
                                                                      f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    -0.306 f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_3/O
                         net (fo=17, unplaced)        0.403     0.097    u_display_hvscan/u1_display_control/vs_cnt[15]_i_3_n_0
                                                                      f  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     0.202 r  u_display_hvscan/u1_display_control/vs_cnt[15]_i_1/O
                         net (fo=16, unplaced)        0.420     0.622    u_display_hvscan/u1_display_control/vs_cnt0
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/vs_cnt_reg[13]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Setup_fdce_C_CE)      -0.165    10.661    u_display_hvscan/u1_display_control/vs_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                 10.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/d_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.245ns (67.304%)  route 0.119ns (32.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[7]/Q
                         net (fo=1, unplaced)         0.119    -0.596    u_display_hvscan/u2_display_buffer/rgb_data[7]
                                                                      r  u_display_hvscan/u2_display_buffer/d_reg1[6]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.498 r  u_display_hvscan/u2_display_buffer/d_reg1[6]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.498    u_HDMI/u_encoder_0/d_reg1_reg[6]_0
                         FDCE                                         r  u_HDMI/u_encoder_0/d_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Hold_fdce_C_D)         0.099    -0.618    u_HDMI/u_encoder_0/d_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_0/d_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_0/d_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.245ns (67.304%)  route 0.119ns (32.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/d_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_encoder_0/d_reg1_reg[6]/Q
                         net (fo=1, unplaced)         0.119    -0.596    u_HDMI/u_encoder_0/d_reg1[6]
                                                                      r  u_HDMI/u_encoder_0/d_reg2[6]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.498 r  u_HDMI/u_encoder_0/d_reg2[6]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.498    u_HDMI/u_encoder_0/d_reg2[6]_i_1_n_0
                         FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/d_reg2_reg[6]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Hold_fdce_C_D)         0.099    -0.618    u_HDMI/u_encoder_0/d_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_2/d_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.245ns (67.304%)  route 0.119ns (32.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[20]/Q
                         net (fo=1, unplaced)         0.119    -0.596    u_display_hvscan/u2_display_buffer/rgb_data[20]
                                                                      r  u_display_hvscan/u2_display_buffer/d_reg1[4]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.498 r  u_display_hvscan/u2_display_buffer/d_reg1[4]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.498    u_HDMI/u_encoder_2/d_reg1_reg[6]_0[0]
                         FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_2/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[4]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Hold_fdce_C_D)         0.099    -0.618    u_HDMI/u_encoder_2/d_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_2/d_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_2/d_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.245ns (67.304%)  route 0.119ns (32.696%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_encoder_2/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_encoder_2/d_reg1_reg[4]/Q
                         net (fo=1, unplaced)         0.119    -0.596    u_HDMI/u_encoder_2/d_reg1_reg_n_0_[4]
                                                                      r  u_HDMI/u_encoder_2/d_reg2[4]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.498 r  u_HDMI/u_encoder_2/d_reg2[4]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.498    u_HDMI/u_encoder_2/d_reg2[4]_i_1_n_0
                         FDCE                                         r  u_HDMI/u_encoder_2/d_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_2/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_2/d_reg2_reg[4]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Hold_fdce_C_D)         0.099    -0.618    u_HDMI/u_encoder_2/d_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_2/d_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.248ns (67.572%)  route 0.119ns (32.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/Q
                         net (fo=1, unplaced)         0.119    -0.596    u_display_hvscan/u2_display_buffer/rgb_data[23]
                                                                      r  u_display_hvscan/u2_display_buffer/d_reg1[6]_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.101    -0.495 r  u_display_hvscan/u2_display_buffer/d_reg1[6]_i_1__0/O
                         net (fo=1, unplaced)         0.000    -0.495    u_HDMI/u_encoder_2/d_reg1_reg[6]_0[1]
                         FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_2/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[6]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Hold_fdce_C_D)         0.099    -0.618    u_HDMI/u_encoder_2/d_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_HDMI/u_encoder_2/d_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_2/d_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.248ns (67.572%)  route 0.119ns (32.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_encoder_2/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_2/d_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_encoder_2/d_reg1_reg[6]/Q
                         net (fo=1, unplaced)         0.119    -0.596    u_HDMI/u_encoder_2/d_reg1_reg_n_0_[6]
                                                                      r  u_HDMI/u_encoder_2/d_reg2[6]_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.101    -0.495 r  u_HDMI/u_encoder_2/d_reg2[6]_i_1__0/O
                         net (fo=1, unplaced)         0.000    -0.495    u_HDMI/u_encoder_2/d_reg2[6]_i_1__0_n_0
                         FDCE                                         r  u_HDMI/u_encoder_2/d_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_2/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_2/d_reg2_reg[6]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Hold_fdce_C_D)         0.099    -0.618    u_HDMI/u_encoder_2/d_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/px_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.245ns (64.493%)  route 0.135ns (35.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 f  u_display_hvscan/u1_display_control/px_reg[10]/Q
                         net (fo=6, unplaced)         0.135    -0.580    u_display_hvscan/u1_display_control/px[10]
                                                                      f  u_display_hvscan/u1_display_control/rgb_data[14]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.482 r  u_display_hvscan/u1_display_control/rgb_data[14]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.482    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]_0[1]
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Hold_fdce_C_D)         0.099    -0.618    u_display_hvscan/u2_display_buffer/rgb_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/px_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.245ns (64.493%)  route 0.135ns (35.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_display_hvscan/u1_display_control/px_reg[9]/Q
                         net (fo=6, unplaced)         0.135    -0.580    u_display_hvscan/u1_display_control/px[9]
                                                                      r  u_display_hvscan/u1_display_control/rgb_data[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.482 r  u_display_hvscan/u1_display_control/rgb_data[15]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.482    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]_0[2]
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[15]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Hold_fdce_C_D)         0.099    -0.618    u_display_hvscan/u2_display_buffer/rgb_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_display_hvscan/u1_display_control/px_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.245ns (64.493%)  route 0.135ns (35.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_display_hvscan/u1_display_control/CLK
                         FDCE                                         r  u_display_hvscan/u1_display_control/px_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_display_hvscan/u1_display_control/px_reg[9]/Q
                         net (fo=6, unplaced)         0.135    -0.580    u_display_hvscan/u1_display_control/px[9]
                                                                      r  u_display_hvscan/u1_display_control/rgb_data[23]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.482 r  u_display_hvscan/u1_display_control/rgb_data[23]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.482    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]_0[4]
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[23]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Hold_fdce_C_D)         0.099    -0.618    u_display_hvscan/u2_display_buffer/rgb_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.147ns (53.659%)  route 0.127ns (46.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_display_hvscan/u2_display_buffer/CLK
                         FDCE                                         r  u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_display_hvscan/u2_display_buffer/rgb_data_reg[14]/Q
                         net (fo=1, unplaced)         0.127    -0.588    u_HDMI/u_encoder_1/rgb_data[0]
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Hold_fdce_C_D)        -0.009    -0.726    u_HDMI/u_encoder_1/d_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            1.592         13.333      11.741               clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         13.333      12.084               PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333               display_en_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333               u_HDMI/u_encoder_0/c0_reg1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333               u_HDMI/u_encoder_0/c1_reg2_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333               u_HDMI/u_encoder_0/cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333               u_HDMI/u_encoder_0/cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333               u_HDMI/u_encoder_0/cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333               u_HDMI/u_encoder_0/cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         13.333      12.333               u_HDMI/u_encoder_0/d_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       13.333      146.667              PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167                display_en_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167                display_en_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/c0_reg1_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/c0_reg1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/c1_reg2_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/c1_reg2_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167                display_en_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/c0_reg1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/c1_reg2_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/d_reg1_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/q_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167                u_HDMI/u_encoder_0/q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfb_out
  To Clock:  pll_clkfb_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfb_out
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408               clkout_fb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751               PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751               PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633               PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000              PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ser_clk
  To Clock:  ser_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.397ns (38.079%)  route 0.646ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 0.862 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.646    -2.260    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.863 r  u_HDMI/u_serializer_0/dout_even_reg/Q
                         net (fo=1, unplaced)         0.646    -1.217    u_HDMI/u_serializer_0/dout_even
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613     0.862    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
                         clock pessimism             -0.488     0.374    
                         clock uncertainty           -0.039     0.336    
    OLOGIC_X1Y114        ODDR (Setup_oddr_C_D1)      -0.844    -0.508    u_HDMI/u_serializer_0/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_0/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.397ns (38.079%)  route 0.646ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 0.862 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.646    -2.260    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.863 r  u_HDMI/u_serializer_0/dout_odd_reg/Q
                         net (fo=1, unplaced)         0.646    -1.217    u_HDMI/u_serializer_0/dout_odd
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613     0.862    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
                         clock pessimism             -0.488     0.374    
                         clock uncertainty           -0.039     0.336    
    OLOGIC_X1Y114        ODDR (Setup_oddr_C_D2)      -0.844    -0.508    u_HDMI/u_serializer_0/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.397ns (38.079%)  route 0.646ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 0.862 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.646    -2.260    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.863 r  u_HDMI/u_serializer_1/dout_even_reg/Q
                         net (fo=1, unplaced)         0.646    -1.217    u_HDMI/u_serializer_1/dout_even
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613     0.862    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
                         clock pessimism             -0.488     0.374    
                         clock uncertainty           -0.039     0.336    
    OLOGIC_X1Y130        ODDR (Setup_oddr_C_D1)      -0.844    -0.508    u_HDMI/u_serializer_1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.397ns (38.079%)  route 0.646ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 0.862 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.646    -2.260    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.863 r  u_HDMI/u_serializer_1/dout_odd_reg/Q
                         net (fo=1, unplaced)         0.646    -1.217    u_HDMI/u_serializer_1/dout_odd
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613     0.862    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
                         clock pessimism             -0.488     0.374    
                         clock uncertainty           -0.039     0.336    
    OLOGIC_X1Y130        ODDR (Setup_oddr_C_D2)      -0.844    -0.508    u_HDMI/u_serializer_1/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.397ns (38.079%)  route 0.646ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 0.862 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.646    -2.260    u_HDMI/u_serializer_2/CLK
                         FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.863 r  u_HDMI/u_serializer_2/dout_even_reg/Q
                         net (fo=1, unplaced)         0.646    -1.217    u_HDMI/u_serializer_2/dout_even
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613     0.862    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C
                         clock pessimism             -0.488     0.374    
                         clock uncertainty           -0.039     0.336    
    OLOGIC_X1Y116        ODDR (Setup_oddr_C_D1)      -0.844    -0.508    u_HDMI/u_serializer_2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_2/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.397ns (38.079%)  route 0.646ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 0.862 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.646    -2.260    u_HDMI/u_serializer_2/CLK
                         FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.863 r  u_HDMI/u_serializer_2/dout_odd_reg/Q
                         net (fo=1, unplaced)         0.646    -1.217    u_HDMI/u_serializer_2/dout_odd
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613     0.862    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C
                         clock pessimism             -0.488     0.374    
                         clock uncertainty           -0.039     0.336    
    OLOGIC_X1Y116        ODDR (Setup_oddr_C_D2)      -0.844    -0.508    u_HDMI/u_serializer_2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_3/dout_even_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.397ns (38.079%)  route 0.646ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 0.862 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.646    -2.260    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.863 r  u_HDMI/u_serializer_3/dout_even_reg/Q
                         net (fo=1, unplaced)         0.646    -1.217    u_HDMI/u_serializer_3/dout_even
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613     0.862    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
                         clock pessimism             -0.488     0.374    
                         clock uncertainty           -0.039     0.336    
    OLOGIC_X1Y122        ODDR (Setup_oddr_C_D1)      -0.844    -0.508    u_HDMI/u_serializer_3/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_3/dout_odd_reg/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.397ns (38.079%)  route 0.646ns (61.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 0.862 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.646    -2.260    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.863 r  u_HDMI/u_serializer_3/dout_odd_reg/Q
                         net (fo=1, unplaced)         0.646    -1.217    u_HDMI/u_serializer_3/dout_odd
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613     0.862    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
                         clock pessimism             -0.488     0.374    
                         clock uncertainty           -0.039     0.336    
    OLOGIC_X1Y122        ODDR (Setup_oddr_C_D2)      -0.844    -0.508    u_HDMI/u_serializer_3/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.734ns (44.893%)  route 0.901ns (55.107%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.646    -2.260    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.863 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, unplaced)         0.554    -1.309    u_HDMI/u_encoder_1/Q[1]
                                                                      r  u_HDMI/u_encoder_1/dout_even_i_2__0/I2
                         LUT6 (Prop_lut6_I2_O)        0.232    -1.077 r  u_HDMI/u_encoder_1/dout_even_i_2__0/O
                         net (fo=1, unplaced)         0.347    -0.730    u_HDMI/u_encoder_1/dout_even_i_2__0_n_0
                                                                      r  u_HDMI/u_encoder_1/dout_even_i_1__1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105    -0.625 r  u_HDMI/u_encoder_1/dout_even_i_1__1/O
                         net (fo=1, unplaced)         0.000    -0.625    u_HDMI/u_serializer_1/dout_even_reg0
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism             -0.488     0.262    
                         clock uncertainty           -0.039     0.223    
                         FDCE (Setup_fdce_C_D)        0.043     0.266    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - ser_clk rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.734ns (44.893%)  route 0.901ns (55.107%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.260ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.646    -2.260    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.863 r  u_HDMI/u_serializer_1/counter_reg[1]/Q
                         net (fo=5, unplaced)         0.554    -1.309    u_HDMI/u_encoder_1/Q[1]
                                                                      r  u_HDMI/u_encoder_1/dout_odd_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.232    -1.077 r  u_HDMI/u_encoder_1/dout_odd_i_2/O
                         net (fo=1, unplaced)         0.347    -0.730    u_HDMI/u_encoder_1/dout_odd_i_2_n_0
                                                                      r  u_HDMI/u_encoder_1/dout_odd_i_1__1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105    -0.625 r  u_HDMI/u_encoder_1/dout_odd_i_1__1/O
                         net (fo=1, unplaced)         0.000    -0.625    u_HDMI/u_serializer_1/dout_odd_reg0
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism             -0.488     0.262    
                         clock uncertainty           -0.039     0.223    
                         FDCE (Setup_fdce_C_D)        0.043     0.266    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.174%)  route 0.131ns (34.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.192    -0.784    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.637 f  u_HDMI/u_serializer_3/counter_reg[0]/Q
                         net (fo=4, unplaced)         0.131    -0.506    u_HDMI/u_serializer_3/counter[0]
                                                                      f  u_HDMI/u_serializer_3/dout_even_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.408 r  u_HDMI/u_serializer_3/dout_even_i_1__0/O
                         net (fo=1, unplaced)         0.000    -0.408    u_HDMI/u_serializer_3/dout_even_reg0
                         FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/dout_even_reg/C
                         clock pessimism             -0.188    -0.639    
                         FDCE (Hold_fdce_C_D)         0.099    -0.540    u_HDMI/u_serializer_3/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.174%)  route 0.131ns (34.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.192    -0.784    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.637 f  u_HDMI/u_serializer_3/counter_reg[2]/Q
                         net (fo=4, unplaced)         0.131    -0.506    u_HDMI/u_serializer_3/counter[2]
                                                                      f  u_HDMI/u_serializer_3/dout_odd_i_1__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.408 r  u_HDMI/u_serializer_3/dout_odd_i_1__0/O
                         net (fo=1, unplaced)         0.000    -0.408    u_HDMI/u_serializer_3/dout_odd_reg0
                         FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/dout_odd_reg/C
                         clock pessimism             -0.188    -0.639    
                         FDCE (Hold_fdce_C_D)         0.099    -0.540    u_HDMI/u_serializer_3/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.245ns (56.139%)  route 0.191ns (43.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.192    -0.784    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.637 r  u_HDMI/u_serializer_0/counter_reg[2]/Q
                         net (fo=4, unplaced)         0.191    -0.446    u_HDMI/u_serializer_0/counter[2]
                                                                      r  u_HDMI/u_serializer_0/counter[2]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    -0.348 r  u_HDMI/u_serializer_0/counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.348    u_HDMI/u_serializer_0/counter[2]_i_1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C
                         clock pessimism             -0.188    -0.639    
                         FDCE (Hold_fdce_C_D)         0.099    -0.540    u_HDMI/u_serializer_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.245ns (56.139%)  route 0.191ns (43.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.192    -0.784    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.637 r  u_HDMI/u_serializer_1/counter_reg[2]/Q
                         net (fo=4, unplaced)         0.191    -0.446    u_HDMI/u_serializer_1/Q[2]
                                                                      r  u_HDMI/u_serializer_1/counter[2]_i_1__1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    -0.348 r  u_HDMI/u_serializer_1/counter[2]_i_1__1/O
                         net (fo=1, unplaced)         0.000    -0.348    u_HDMI/u_serializer_1/counter[2]_i_1__1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
                         clock pessimism             -0.188    -0.639    
                         FDCE (Hold_fdce_C_D)         0.099    -0.540    u_HDMI/u_serializer_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_2/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.245ns (56.139%)  route 0.191ns (43.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.192    -0.784    u_HDMI/u_serializer_2/CLK
                         FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.637 r  u_HDMI/u_serializer_2/counter_reg[2]/Q
                         net (fo=4, unplaced)         0.191    -0.446    u_HDMI/u_serializer_2/Q[2]
                                                                      r  u_HDMI/u_serializer_2/counter[2]_i_1__2/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    -0.348 r  u_HDMI/u_serializer_2/counter[2]_i_1__2/O
                         net (fo=1, unplaced)         0.000    -0.348    u_HDMI/u_serializer_2/counter[2]_i_1__2_n_0
                         FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_2/CLK
                         FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
                         clock pessimism             -0.188    -0.639    
                         FDCE (Hold_fdce_C_D)         0.099    -0.540    u_HDMI/u_serializer_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.245ns (56.139%)  route 0.191ns (43.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.192    -0.784    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.637 f  u_HDMI/u_serializer_3/counter_reg[0]/Q
                         net (fo=4, unplaced)         0.191    -0.446    u_HDMI/u_serializer_3/counter[0]
                                                                      f  u_HDMI/u_serializer_3/counter[0]_i_1__0/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    -0.348 r  u_HDMI/u_serializer_3/counter[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000    -0.348    u_HDMI/u_serializer_3/counter[0]_i_1__0_n_0
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
                         clock pessimism             -0.188    -0.639    
                         FDCE (Hold_fdce_C_D)         0.099    -0.540    u_HDMI/u_serializer_3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.245ns (56.139%)  route 0.191ns (43.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.192    -0.784    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.637 r  u_HDMI/u_serializer_3/counter_reg[0]/Q
                         net (fo=4, unplaced)         0.191    -0.446    u_HDMI/u_serializer_3/counter[0]
                                                                      r  u_HDMI/u_serializer_3/counter[1]_i_1__0/I2
                         LUT4 (Prop_lut4_I2_O)        0.098    -0.348 r  u_HDMI/u_serializer_3/counter[1]_i_1__0/O
                         net (fo=1, unplaced)         0.000    -0.348    u_HDMI/u_serializer_3/counter[1]_i_1__0_n_0
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[1]/C
                         clock pessimism             -0.188    -0.639    
                         FDCE (Hold_fdce_C_D)         0.099    -0.540    u_HDMI/u_serializer_3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_3/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.245ns (56.139%)  route 0.191ns (43.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.192    -0.784    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.637 r  u_HDMI/u_serializer_3/counter_reg[2]/Q
                         net (fo=4, unplaced)         0.191    -0.446    u_HDMI/u_serializer_3/counter[2]
                                                                      r  u_HDMI/u_serializer_3/counter[2]_i_1__0/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    -0.348 r  u_HDMI/u_serializer_3/counter[2]_i_1__0/O
                         net (fo=1, unplaced)         0.000    -0.348    u_HDMI/u_serializer_3/counter[2]_i_1__0_n_0
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[2]/C
                         clock pessimism             -0.188    -0.639    
                         FDCE (Hold_fdce_C_D)         0.099    -0.540    u_HDMI/u_serializer_3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.245ns (55.885%)  route 0.193ns (44.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.192    -0.784    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.637 f  u_HDMI/u_serializer_0/counter_reg[0]/Q
                         net (fo=5, unplaced)         0.193    -0.444    u_HDMI/u_serializer_0/Q[0]
                                                                      f  u_HDMI/u_serializer_0/counter[0]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.098    -0.346 r  u_HDMI/u_serializer_0/counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.346    u_HDMI/u_serializer_0/counter[0]_i_1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
                         clock pessimism             -0.188    -0.639    
                         FDCE (Hold_fdce_C_D)         0.099    -0.540    u_HDMI/u_serializer_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - ser_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.245ns (55.885%)  route 0.193ns (44.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.192    -0.784    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.637 r  u_HDMI/u_serializer_0/counter_reg[0]/Q
                         net (fo=5, unplaced)         0.193    -0.444    u_HDMI/u_serializer_0/Q[0]
                                                                      r  u_HDMI/u_serializer_0/counter[1]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098    -0.346 r  u_HDMI/u_serializer_0/counter[1]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.346    u_HDMI/u_serializer_0/counter[1]_i_1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
                         clock pessimism             -0.188    -0.639    
                         FDCE (Hold_fdce_C_D)         0.099    -0.540    u_HDMI/u_serializer_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ser_clk
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I             n/a            1.592         2.667       1.074                     clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y114  u_HDMI/u_serializer_0/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y116  u_HDMI/u_serializer_2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y130  u_HDMI/u_serializer_1/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         2.667       1.193      OLOGIC_X1Y122  u_HDMI/u_serializer_3/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.667       1.418                     PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667                     u_HDMI/u_serializer_0/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667                     u_HDMI/u_serializer_0/counter_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667                     u_HDMI/u_serializer_0/counter_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         2.667       1.667                     u_HDMI/u_serializer_0/dout_even_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.667       157.333                   PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_0/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_0/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_0/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_0/dout_even_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_0/dout_odd_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_1/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_1/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_1/dout_even_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_1/dout_odd_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_0/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_0/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_0/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_0/dout_even_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_0/dout_odd_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_1/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_1/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_1/dout_even_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         1.333       0.833                     u_HDMI/u_serializer_1/dout_odd_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  ser_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
Hold  :           18  Failing Endpoints,  Worst Slack       -0.109ns,  Total Violation       -1.774ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.734ns (39.462%)  route 1.126ns (60.538%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  u_HDMI/u_encoder_1/q_reg[6]/Q
                         net (fo=1, unplaced)         0.779    -1.146    u_HDMI/u_encoder_1/grn_out[6]
                                                                      r  u_HDMI/u_encoder_1/dout_even_i_2__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.232    -0.914 r  u_HDMI/u_encoder_1/dout_even_i_2__0/O
                         net (fo=1, unplaced)         0.347    -0.567    u_HDMI/u_encoder_1/dout_even_i_2__0_n_0
                                                                      r  u_HDMI/u_encoder_1/dout_even_i_1__1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105    -0.462 r  u_HDMI/u_encoder_1/dout_even_i_1__1/O
                         net (fo=1, unplaced)         0.000    -0.462    u_HDMI/u_serializer_1/dout_even_reg0
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C
                         clock pessimism             -0.528     0.221    
                         clock uncertainty           -0.161     0.061    
                         FDCE (Setup_fdce_C_D)        0.043     0.104    u_HDMI/u_serializer_1/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.734ns (39.462%)  route 1.126ns (60.538%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  u_HDMI/u_encoder_1/q_reg[7]/Q
                         net (fo=1, unplaced)         0.779    -1.146    u_HDMI/u_encoder_1/grn_out[7]
                                                                      r  u_HDMI/u_encoder_1/dout_odd_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.232    -0.914 r  u_HDMI/u_encoder_1/dout_odd_i_2/O
                         net (fo=1, unplaced)         0.347    -0.567    u_HDMI/u_encoder_1/dout_odd_i_2_n_0
                                                                      r  u_HDMI/u_encoder_1/dout_odd_i_1__1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105    -0.462 r  u_HDMI/u_encoder_1/dout_odd_i_1__1/O
                         net (fo=1, unplaced)         0.000    -0.462    u_HDMI/u_serializer_1/dout_odd_reg0
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C
                         clock pessimism             -0.528     0.221    
                         clock uncertainty           -0.161     0.061    
                         FDCE (Setup_fdce_C_D)        0.043     0.104    u_HDMI/u_serializer_1/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_0/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.734ns (42.232%)  route 1.004ns (57.768%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  u_HDMI/u_encoder_0/q_reg[4]/Q
                         net (fo=1, unplaced)         0.657    -1.268    u_HDMI/u_encoder_0/blu_out[4]
                                                                      r  u_HDMI/u_encoder_0/dout_even_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -1.036 r  u_HDMI/u_encoder_0/dout_even_i_2/O
                         net (fo=1, unplaced)         0.347    -0.689    u_HDMI/u_serializer_0/dout_even_reg_0
                                                                      r  u_HDMI/u_serializer_0/dout_even_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.105    -0.584 r  u_HDMI/u_serializer_0/dout_even_i_1/O
                         net (fo=1, unplaced)         0.000    -0.584    u_HDMI/u_serializer_0/dout_even_reg0
                         FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C
                         clock pessimism             -0.528     0.221    
                         clock uncertainty           -0.161     0.061    
                         FDCE (Setup_fdce_C_D)        0.043     0.104    u_HDMI/u_serializer_0/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_2/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_even_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.734ns (42.232%)  route 1.004ns (57.768%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_HDMI/u_encoder_2/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  u_HDMI/u_encoder_2/q_reg[4]/Q
                         net (fo=1, unplaced)         0.657    -1.268    u_HDMI/u_encoder_2/red_out[4]
                                                                      r  u_HDMI/u_encoder_2/dout_even_i_2__1/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -1.036 r  u_HDMI/u_encoder_2/dout_even_i_2__1/O
                         net (fo=1, unplaced)         0.347    -0.689    u_HDMI/u_encoder_2/dout_even_i_2__1_n_0
                                                                      r  u_HDMI/u_encoder_2/dout_even_i_1__2/I2
                         LUT5 (Prop_lut5_I2_O)        0.105    -0.584 r  u_HDMI/u_encoder_2/dout_even_i_1__2/O
                         net (fo=1, unplaced)         0.000    -0.584    u_HDMI/u_serializer_2/dout_even_reg0
                         FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_2/CLK
                         FDCE                                         r  u_HDMI/u_serializer_2/dout_even_reg/C
                         clock pessimism             -0.528     0.221    
                         clock uncertainty           -0.161     0.061    
                         FDCE (Setup_fdce_C_D)        0.043     0.104    u_HDMI/u_serializer_2/dout_even_reg
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 u_HDMI/u_encoder_2/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.734ns (42.232%)  route 1.004ns (57.768%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    u_HDMI/u_encoder_2/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  u_HDMI/u_encoder_2/q_reg[7]/Q
                         net (fo=1, unplaced)         0.657    -1.268    u_HDMI/u_encoder_2/red_out[7]
                                                                      r  u_HDMI/u_encoder_2/dout_odd_i_2__0/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -1.036 r  u_HDMI/u_encoder_2/dout_odd_i_2__0/O
                         net (fo=1, unplaced)         0.347    -0.689    u_HDMI/u_encoder_2/dout_odd_i_2__0_n_0
                                                                      r  u_HDMI/u_encoder_2/dout_odd_i_1__2/I2
                         LUT5 (Prop_lut5_I2_O)        0.105    -0.584 r  u_HDMI/u_encoder_2/dout_odd_i_1__2/O
                         net (fo=1, unplaced)         0.000    -0.584    u_HDMI/u_serializer_2/dout_odd_reg0
                         FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_2/CLK
                         FDCE                                         r  u_HDMI/u_serializer_2/dout_odd_reg/C
                         clock pessimism             -0.528     0.221    
                         clock uncertainty           -0.161     0.061    
                         FDCE (Setup_fdce_C_D)        0.043     0.104    u_HDMI/u_serializer_2/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.734ns (47.693%)  route 0.805ns (52.307%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.458    -1.467    u_HDMI/u_serializer_0/display_en
                                                                      r  u_HDMI/u_serializer_0/dout_odd_i_2__1/I0
                         LUT2 (Prop_lut2_I0_O)        0.232    -1.235 r  u_HDMI/u_serializer_0/dout_odd_i_2__1/O
                         net (fo=1, unplaced)         0.347    -0.888    u_HDMI/u_serializer_0/dout_odd_i_2__1_n_0
                                                                      r  u_HDMI/u_serializer_0/dout_odd_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.105    -0.783 r  u_HDMI/u_serializer_0/dout_odd_i_1/O
                         net (fo=1, unplaced)         0.000    -0.783    u_HDMI/u_serializer_0/dout_odd_reg0
                         FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C
                         clock pessimism             -0.528     0.221    
                         clock uncertainty           -0.161     0.061    
                         FDCE (Setup_fdce_C_D)        0.043     0.104    u_HDMI/u_serializer_0/dout_odd_reg
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.629ns (45.514%)  route 0.753ns (54.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.753    -1.172    u_HDMI/u_serializer_0/display_en
                                                                      r  u_HDMI/u_serializer_0/counter[0]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -0.940 r  u_HDMI/u_serializer_0/counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.940    u_HDMI/u_serializer_0/counter[0]_i_1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
                         clock pessimism             -0.528     0.221    
                         clock uncertainty           -0.161     0.061    
                         FDCE (Setup_fdce_C_D)        0.043     0.104    u_HDMI/u_serializer_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.629ns (45.514%)  route 0.753ns (54.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.753    -1.172    u_HDMI/u_serializer_0/display_en
                                                                      r  u_HDMI/u_serializer_0/counter[2]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -0.940 r  u_HDMI/u_serializer_0/counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.940    u_HDMI/u_serializer_0/counter[2]_i_1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C
                         clock pessimism             -0.528     0.221    
                         clock uncertainty           -0.161     0.061    
                         FDCE (Setup_fdce_C_D)        0.043     0.104    u_HDMI/u_serializer_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.629ns (45.514%)  route 0.753ns (54.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.753    -1.172    u_HDMI/u_serializer_1/display_en
                                                                      r  u_HDMI/u_serializer_1/counter[0]_i_1__1/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -0.940 r  u_HDMI/u_serializer_1/counter[0]_i_1__1/O
                         net (fo=1, unplaced)         0.000    -0.940    u_HDMI/u_serializer_1/counter[0]_i_1__1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C
                         clock pessimism             -0.528     0.221    
                         clock uncertainty           -0.161     0.061    
                         FDCE (Setup_fdce_C_D)        0.043     0.104    u_HDMI/u_serializer_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (ser_clk rise@2.667ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.629ns (45.514%)  route 0.753ns (54.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 0.750 - 2.667 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.753    -1.172    u_HDMI/u_serializer_1/display_en
                                                                      r  u_HDMI/u_serializer_1/counter[2]_i_1__1/I0
                         LUT5 (Prop_lut5_I0_O)        0.232    -0.940 r  u_HDMI/u_serializer_1/counter[2]_i_1__1/O
                         net (fo=1, unplaced)         0.000    -0.940    u_HDMI/u_serializer_1/counter[2]_i_1__1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    2.667     2.667 r  
    U18                                               0.000     2.667 r  sys_clk (IN)
                         net (fo=0)                   0.000     2.667    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     4.030 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     4.469    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -0.441 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613     0.172    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077     0.249 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501     0.750    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
                         clock pessimism             -0.528     0.221    
                         clock uncertainty           -0.161     0.061    
                         FDCE (Setup_fdce_C_D)        0.043     0.104    u_HDMI/u_serializer_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  1.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.219%)  route 0.149ns (37.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_serializer_0/ser_en_reg_0
                         FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, unplaced)        0.149    -0.566    u_HDMI/u_serializer_0/ser_en
                                                                      r  u_HDMI/u_serializer_0/counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.468 r  u_HDMI/u_serializer_0/counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.468    u_HDMI/u_serializer_0/counter[0]_i_1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C
                         clock pessimism             -0.168    -0.619    
                         clock uncertainty            0.161    -0.458    
                         FDCE (Hold_fdce_C_D)         0.099    -0.359    u_HDMI/u_serializer_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.219%)  route 0.149ns (37.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_serializer_0/ser_en_reg_0
                         FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, unplaced)        0.149    -0.566    u_HDMI/u_serializer_0/ser_en
                                                                      r  u_HDMI/u_serializer_0/counter[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.468 r  u_HDMI/u_serializer_0/counter[1]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.468    u_HDMI/u_serializer_0/counter[1]_i_1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C
                         clock pessimism             -0.168    -0.619    
                         clock uncertainty            0.161    -0.458    
                         FDCE (Hold_fdce_C_D)         0.099    -0.359    u_HDMI/u_serializer_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_0/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.219%)  route 0.149ns (37.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_serializer_0/ser_en_reg_0
                         FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, unplaced)        0.149    -0.566    u_HDMI/u_serializer_0/ser_en
                                                                      r  u_HDMI/u_serializer_0/counter[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.468 r  u_HDMI/u_serializer_0/counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.468    u_HDMI/u_serializer_0/counter[2]_i_1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C
                         clock pessimism             -0.168    -0.619    
                         clock uncertainty            0.161    -0.458    
                         FDCE (Hold_fdce_C_D)         0.099    -0.359    u_HDMI/u_serializer_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.219%)  route 0.149ns (37.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_serializer_0/ser_en_reg_0
                         FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, unplaced)        0.149    -0.566    u_HDMI/u_serializer_1/ser_en
                                                                      r  u_HDMI/u_serializer_1/counter[0]_i_1__1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.468 r  u_HDMI/u_serializer_1/counter[0]_i_1__1/O
                         net (fo=1, unplaced)         0.000    -0.468    u_HDMI/u_serializer_1/counter[0]_i_1__1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C
                         clock pessimism             -0.168    -0.619    
                         clock uncertainty            0.161    -0.458    
                         FDCE (Hold_fdce_C_D)         0.099    -0.359    u_HDMI/u_serializer_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.219%)  route 0.149ns (37.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_serializer_0/ser_en_reg_0
                         FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, unplaced)        0.149    -0.566    u_HDMI/u_serializer_1/ser_en
                                                                      r  u_HDMI/u_serializer_1/counter[1]_i_1__1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.468 r  u_HDMI/u_serializer_1/counter[1]_i_1__1/O
                         net (fo=1, unplaced)         0.000    -0.468    u_HDMI/u_serializer_1/counter[1]_i_1__1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C
                         clock pessimism             -0.168    -0.619    
                         clock uncertainty            0.161    -0.458    
                         FDCE (Hold_fdce_C_D)         0.099    -0.359    u_HDMI/u_serializer_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_1/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.219%)  route 0.149ns (37.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_serializer_0/ser_en_reg_0
                         FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, unplaced)        0.149    -0.566    u_HDMI/u_serializer_1/ser_en
                                                                      r  u_HDMI/u_serializer_1/counter[2]_i_1__1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.468 r  u_HDMI/u_serializer_1/counter[2]_i_1__1/O
                         net (fo=1, unplaced)         0.000    -0.468    u_HDMI/u_serializer_1/counter[2]_i_1__1_n_0
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C
                         clock pessimism             -0.168    -0.619    
                         clock uncertainty            0.161    -0.458    
                         FDCE (Hold_fdce_C_D)         0.099    -0.359    u_HDMI/u_serializer_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.219%)  route 0.149ns (37.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_serializer_0/ser_en_reg_0
                         FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, unplaced)        0.149    -0.566    u_HDMI/u_serializer_2/ser_en
                                                                      r  u_HDMI/u_serializer_2/counter[0]_i_1__2/I4
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.468 r  u_HDMI/u_serializer_2/counter[0]_i_1__2/O
                         net (fo=1, unplaced)         0.000    -0.468    u_HDMI/u_serializer_2/counter[0]_i_1__2_n_0
                         FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_2/CLK
                         FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[0]/C
                         clock pessimism             -0.168    -0.619    
                         clock uncertainty            0.161    -0.458    
                         FDCE (Hold_fdce_C_D)         0.099    -0.359    u_HDMI/u_serializer_2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.219%)  route 0.149ns (37.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_serializer_0/ser_en_reg_0
                         FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, unplaced)        0.149    -0.566    u_HDMI/u_serializer_2/ser_en
                                                                      r  u_HDMI/u_serializer_2/counter[1]_i_1__2/I3
                         LUT4 (Prop_lut4_I3_O)        0.098    -0.468 r  u_HDMI/u_serializer_2/counter[1]_i_1__2/O
                         net (fo=1, unplaced)         0.000    -0.468    u_HDMI/u_serializer_2/counter[1]_i_1__2_n_0
                         FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_2/CLK
                         FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[1]/C
                         clock pessimism             -0.168    -0.619    
                         clock uncertainty            0.161    -0.458    
                         FDCE (Hold_fdce_C_D)         0.099    -0.359    u_HDMI/u_serializer_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_2/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.219%)  route 0.149ns (37.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_serializer_0/ser_en_reg_0
                         FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, unplaced)        0.149    -0.566    u_HDMI/u_serializer_2/ser_en
                                                                      r  u_HDMI/u_serializer_2/counter[2]_i_1__2/I4
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.468 r  u_HDMI/u_serializer_2/counter[2]_i_1__2/O
                         net (fo=1, unplaced)         0.000    -0.468    u_HDMI/u_serializer_2/counter[2]_i_1__2_n_0
                         FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_2/CLK
                         FDCE                                         r  u_HDMI/u_serializer_2/counter_reg[2]/C
                         clock pessimism             -0.168    -0.619    
                         clock uncertainty            0.161    -0.458    
                         FDCE (Hold_fdce_C_D)         0.099    -0.359    u_HDMI/u_serializer_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 u_HDMI/u_serializer_0/ser_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_serializer_3/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             ser_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ser_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.219%)  route 0.149ns (37.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    u_HDMI/u_serializer_0/ser_en_reg_0
                         FDCE                                         r  u_HDMI/u_serializer_0/ser_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  u_HDMI/u_serializer_0/ser_en_reg/Q
                         net (fo=20, unplaced)        0.149    -0.566    u_HDMI/u_serializer_3/ser_en
                                                                      r  u_HDMI/u_serializer_3/counter[0]_i_1__0/I4
                         LUT5 (Prop_lut5_I4_O)        0.098    -0.468 r  u_HDMI/u_serializer_3/counter[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000    -0.468    u_HDMI/u_serializer_3/counter[0]_i_1__0_n_0
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_3/CLK
                         FDCE                                         r  u_HDMI/u_serializer_3/counter_reg[0]/C
                         clock pessimism             -0.168    -0.619    
                         clock uncertainty            0.161    -0.458    
                         FDCE (Hold_fdce_C_D)         0.099    -0.359    u_HDMI/u_serializer_3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                 -0.109    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.629ns (37.710%)  route 1.039ns (62.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.336    -1.589    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.232    -1.357 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.703    -0.654    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[1]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Recov_fdce_C_CLR)     -0.287    10.539    u_HDMI/u_encoder_1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.629ns (37.710%)  route 1.039ns (62.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.336    -1.589    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.232    -1.357 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.703    -0.654    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[2]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Recov_fdce_C_CLR)     -0.287    10.539    u_HDMI/u_encoder_1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.629ns (37.710%)  route 1.039ns (62.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.336    -1.589    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.232    -1.357 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.703    -0.654    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[3]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Recov_fdce_C_CLR)     -0.287    10.539    u_HDMI/u_encoder_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.629ns (37.710%)  route 1.039ns (62.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.336    -1.589    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.232    -1.357 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.703    -0.654    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[4]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Recov_fdce_C_CLR)     -0.287    10.539    u_HDMI/u_encoder_1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.629ns (37.710%)  route 1.039ns (62.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.336    -1.589    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.232    -1.357 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.703    -0.654    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Recov_fdce_C_CLR)     -0.287    10.539    u_HDMI/u_encoder_1/d_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.629ns (37.710%)  route 1.039ns (62.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.336    -1.589    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.232    -1.357 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.703    -0.654    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Recov_fdce_C_CLR)     -0.287    10.539    u_HDMI/u_encoder_1/d_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.629ns (37.710%)  route 1.039ns (62.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.336    -1.589    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.232    -1.357 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.703    -0.654    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[1]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Recov_fdce_C_CLR)     -0.287    10.539    u_HDMI/u_encoder_1/d_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.629ns (37.710%)  route 1.039ns (62.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.336    -1.589    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.232    -1.357 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.703    -0.654    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[3]/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Recov_fdce_C_CLR)     -0.287    10.539    u_HDMI/u_encoder_1/d_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg1_reg/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.629ns (37.710%)  route 1.039ns (62.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.336    -1.589    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.232    -1.357 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.703    -0.654    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/de_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/de_reg1_reg/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Recov_fdce_C_CLR)     -0.287    10.539    u_HDMI/u_encoder_1/de_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 11.193    

Slack (MET) :             11.193ns  (required time - arrival time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg2_reg/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (pixel_clk rise@13.333ns - pixel_clk rise@0.000ns)
  Data Path Delay:        1.668ns  (logic 0.629ns (37.710%)  route 1.039ns (62.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 11.355 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.322ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.013    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.650    -3.636 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.991    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.085    -2.906 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.584    -2.322    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397    -1.925 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.336    -1.589    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.232    -1.357 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.703    -0.654    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/de_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.333    13.333 r  
    U18                                               0.000    13.333 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.333    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.697 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    15.136    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    10.225 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    10.839    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    10.916 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    11.355    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/de_reg2_reg/C
                         clock pessimism             -0.488    10.867    
                         clock uncertainty           -0.041    10.826    
                         FDCE (Recov_fdce_C_CLR)     -0.287    10.539    u_HDMI/u_encoder_1/de_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                 11.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[1]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.245ns (32.226%)  route 0.515ns (67.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.167    -0.548    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.450 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349    -0.102    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[1]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.805    u_HDMI/u_encoder_1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[2]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.245ns (32.226%)  route 0.515ns (67.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.167    -0.548    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.450 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349    -0.102    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[2]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.805    u_HDMI/u_encoder_1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.245ns (32.226%)  route 0.515ns (67.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.167    -0.548    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.450 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349    -0.102    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[3]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.805    u_HDMI/u_encoder_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/cnt_reg[4]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.245ns (32.226%)  route 0.515ns (67.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.167    -0.548    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.450 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349    -0.102    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[4]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.805    u_HDMI/u_encoder_1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.245ns (32.226%)  route 0.515ns (67.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.167    -0.548    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.450 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349    -0.102    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.805    u_HDMI/u_encoder_1/d_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.245ns (32.226%)  route 0.515ns (67.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.167    -0.548    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.450 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349    -0.102    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.805    u_HDMI/u_encoder_1/d_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.245ns (32.226%)  route 0.515ns (67.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.167    -0.548    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.450 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349    -0.102    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[1]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.805    u_HDMI/u_encoder_1/d_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.245ns (32.226%)  route 0.515ns (67.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.167    -0.548    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.450 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349    -0.102    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[3]/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.805    u_HDMI/u_encoder_1/d_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg1_reg/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.245ns (32.226%)  route 0.515ns (67.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.167    -0.548    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.450 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349    -0.102    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/de_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/de_reg1_reg/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.805    u_HDMI/u_encoder_1/de_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 display_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_HDMI/u_encoder_1/de_reg2_reg/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.245ns (32.226%)  route 0.515ns (67.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.380    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.702    -1.322 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.002    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -0.976 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.114    -0.862    pixel_clk
                         FDCE                                         r  display_en_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.715 r  display_en_reg/Q
                         net (fo=87, unplaced)        0.167    -0.548    u_HDMI/u_encoder_1/display_en
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.450 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349    -0.102    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/de_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/de_reg2_reg/C
                         clock pessimism             -0.188    -0.717    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.805    u_HDMI/u_encoder_1/de_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.703    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.277ns  (logic 3.986ns (75.534%)  route 1.291ns (24.466%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.646     2.845    u_HDMI/u_serializer_1/AR[0]
    OLOGIC_X1Y130                                                     r  u_HDMI/u_serializer_1/ODDR_inst/R
    OLOGIC_X1Y130        ODDR (SetClr_oddr_R_Q)       0.792     3.637 f  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     3.637    u_HDMI/u_serializer_1/dout
    K19                                                               f  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_OB)    1.641     5.277 r  u_HDMI/u_serializer_1/OBUFDS_inst/OB
                         net (fo=0)                   0.000     5.277    tmds_data_1_n
    J19                                                               r  tmds_data_1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.276ns  (logic 3.985ns (75.529%)  route 1.291ns (24.471%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.646     2.845    u_HDMI/u_serializer_1/AR[0]
    OLOGIC_X1Y130                                                     r  u_HDMI/u_serializer_1/ODDR_inst/R
    OLOGIC_X1Y130        ODDR (SetClr_oddr_R_Q)       0.792     3.637 f  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     3.637    u_HDMI/u_serializer_1/dout
    K19                                                               f  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_O)     1.640     5.276 f  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     5.276    tmds_data_1_p
    K19                                                               f  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.243ns  (logic 3.951ns (75.372%)  route 1.291ns (24.628%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.646     2.845    u_HDMI/u_serializer_3/AR[0]
    OLOGIC_X1Y122                                                     r  u_HDMI/u_serializer_3/ODDR_inst/R
    OLOGIC_X1Y122        ODDR (SetClr_oddr_R_Q)       0.792     3.637 f  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     3.637    u_HDMI/u_serializer_3/dout
    J18                                                               f  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_OB)    1.606     5.243 r  u_HDMI/u_serializer_3/OBUFDS_inst/OB
                         net (fo=0)                   0.000     5.243    tmds_clk_n
    H18                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.242ns  (logic 3.950ns (75.367%)  route 1.291ns (24.633%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.646     2.845    u_HDMI/u_serializer_3/AR[0]
    OLOGIC_X1Y122                                                     r  u_HDMI/u_serializer_3/ODDR_inst/R
    OLOGIC_X1Y122        ODDR (SetClr_oddr_R_Q)       0.792     3.637 f  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     3.637    u_HDMI/u_serializer_3/dout
    J18                                                               f  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_O)     1.605     5.242 f  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     5.242    tmds_clk_p
    J18                                                               f  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.239ns  (logic 3.948ns (75.355%)  route 1.291ns (24.645%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.646     2.845    u_HDMI/u_serializer_2/AR[0]
    OLOGIC_X1Y116                                                     r  u_HDMI/u_serializer_2/ODDR_inst/R
    OLOGIC_X1Y116        ODDR (SetClr_oddr_R_Q)       0.792     3.637 f  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     3.637    u_HDMI/u_serializer_2/dout
    J20                                                               f  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_OB)    1.602     5.239 r  u_HDMI/u_serializer_2/OBUFDS_inst/OB
                         net (fo=0)                   0.000     5.239    tmds_data_2_n
    H20                                                               r  tmds_data_2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.238ns  (logic 3.947ns (75.351%)  route 1.291ns (24.649%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.646     2.845    u_HDMI/u_serializer_2/AR[0]
    OLOGIC_X1Y116                                                     r  u_HDMI/u_serializer_2/ODDR_inst/R
    OLOGIC_X1Y116        ODDR (SetClr_oddr_R_Q)       0.792     3.637 f  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     3.637    u_HDMI/u_serializer_2/dout
    J20                                                               f  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_O)     1.601     5.238 f  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     5.238    tmds_data_2_p
    J20                                                               f  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.219ns  (logic 3.928ns (75.261%)  route 1.291ns (24.739%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.646     2.845    u_HDMI/u_serializer_0/AR[0]
    OLOGIC_X1Y114                                                     r  u_HDMI/u_serializer_0/ODDR_inst/R
    OLOGIC_X1Y114        ODDR (SetClr_oddr_R_Q)       0.792     3.637 f  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     3.637    u_HDMI/u_serializer_0/dout
    G19                                                               f  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_OB)    1.582     5.219 r  u_HDMI/u_serializer_0/OBUFDS_inst/OB
                         net (fo=0)                   0.000     5.219    tmds_data_0_n
    G20                                                               r  tmds_data_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.218ns  (logic 3.927ns (75.256%)  route 1.291ns (24.744%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.646     2.845    u_HDMI/u_serializer_0/AR[0]
    OLOGIC_X1Y114                                                     r  u_HDMI/u_serializer_0/ODDR_inst/R
    OLOGIC_X1Y114        ODDR (SetClr_oddr_R_Q)       0.792     3.637 f  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     3.637    u_HDMI/u_serializer_0/dout
    G19                                                               f  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_O)     1.581     5.218 f  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     5.218    tmds_data_0_p
    G19                                                               f  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.415ns (68.844%)  route 0.640ns (31.156%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_0/AR[0]
    OLOGIC_X1Y114                                                     r  u_HDMI/u_serializer_0/ODDR_inst/R
    OLOGIC_X1Y114        ODDR (SetClr_oddr_R_Q)       0.301     1.271 f  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.271    u_HDMI/u_serializer_0/dout
    G19                                                               f  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_O)     0.784     2.055 f  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.055    tmds_data_0_p
    G19                                                               f  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.416ns (68.859%)  route 0.640ns (31.141%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_0/AR[0]
    OLOGIC_X1Y114                                                     r  u_HDMI/u_serializer_0/ODDR_inst/R
    OLOGIC_X1Y114        ODDR (SetClr_oddr_R_Q)       0.301     1.271 f  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.271    u_HDMI/u_serializer_0/dout
    G19                                                               f  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_OB)    0.785     2.056 r  u_HDMI/u_serializer_0/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.056    tmds_data_0_n
    G20                                                               r  tmds_data_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.435ns (69.142%)  route 0.640ns (30.858%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_2/AR[0]
    OLOGIC_X1Y116                                                     r  u_HDMI/u_serializer_2/ODDR_inst/R
    OLOGIC_X1Y116        ODDR (SetClr_oddr_R_Q)       0.301     1.271 f  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.271    u_HDMI/u_serializer_2/dout
    J20                                                               f  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_O)     0.804     2.075 f  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.075    tmds_data_2_p
    J20                                                               f  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.436ns (69.157%)  route 0.640ns (30.843%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_2/AR[0]
    OLOGIC_X1Y116                                                     r  u_HDMI/u_serializer_2/ODDR_inst/R
    OLOGIC_X1Y116        ODDR (SetClr_oddr_R_Q)       0.301     1.271 f  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.271    u_HDMI/u_serializer_2/dout
    J20                                                               f  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_OB)    0.805     2.076 r  u_HDMI/u_serializer_2/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.076    tmds_data_2_n
    H20                                                               r  tmds_data_2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.438ns (69.194%)  route 0.640ns (30.806%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_3/AR[0]
    OLOGIC_X1Y122                                                     r  u_HDMI/u_serializer_3/ODDR_inst/R
    OLOGIC_X1Y122        ODDR (SetClr_oddr_R_Q)       0.301     1.271 f  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.271    u_HDMI/u_serializer_3/dout
    J18                                                               f  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.078 f  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.078    tmds_clk_p
    J18                                                               f  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.439ns (69.209%)  route 0.640ns (30.791%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_3/AR[0]
    OLOGIC_X1Y122                                                     r  u_HDMI/u_serializer_3/ODDR_inst/R
    OLOGIC_X1Y122        ODDR (SetClr_oddr_R_Q)       0.301     1.271 f  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.271    u_HDMI/u_serializer_3/dout
    J18                                                               f  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.079 r  u_HDMI/u_serializer_3/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.079    tmds_clk_n
    H18                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.473ns (69.695%)  route 0.640ns (30.305%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_1/AR[0]
    OLOGIC_X1Y130                                                     r  u_HDMI/u_serializer_1/ODDR_inst/R
    OLOGIC_X1Y130        ODDR (SetClr_oddr_R_Q)       0.301     1.271 f  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.271    u_HDMI/u_serializer_1/dout
    K19                                                               f  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.113 f  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.113    tmds_data_1_p
    K19                                                               f  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            tmds_data_1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.474ns (69.710%)  route 0.640ns (30.290%))
  Logic Levels:           4  (IBUF=1 LUT1=1 OBUFDS=1 ODDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_1/AR[0]
    OLOGIC_X1Y130                                                     r  u_HDMI/u_serializer_1/ODDR_inst/R
    OLOGIC_X1Y130        ODDR (SetClr_oddr_R_Q)       0.301     1.271 f  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.271    u_HDMI/u_serializer_1/dout
    K19                                                               f  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.114 r  u_HDMI/u_serializer_1/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.114    tmds_data_1_n
    J19                                                               r  tmds_data_1_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clkfb_out
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'pll_clkfb_out'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.029ns (4.640%)  route 0.596ns (95.360%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfb_out fall edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454    10.454 f  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259    10.713    sys_clk_IBUF
                                                                      f  PLLE2_BASE_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.867     8.846 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.337     9.183    pll_clkfb_out
                                                                      f  clkout_fb_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     9.212 f  clkout_fb_buf/O
                         net (fo=1, unplaced)         0.259     9.471    pll_clkfb_in
                         PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'pll_clkfb_out'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.129ns  (logic 0.077ns (6.818%)  route 1.052ns (93.182%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clkfb_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.613    -2.495    pll_clkfb_out
                                                                      r  clkout_fb_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout_fb_buf/O
                         net (fo=1, unplaced)         0.439    -1.979    pll_clkfb_in
                         PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ser_clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 1.184ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     2.046    sys_clk_IBUF
                                                                      f  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867     0.179 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.516    pll_clk_out_1
                                                                      f  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     0.545 f  clkout2_buf/O
                         net (fo=24, unplaced)        0.337     0.882    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         f  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.204     1.086 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.086    u_HDMI/u_serializer_1/dout
    K19                                                               r  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_OB)    0.980     2.066 r  u_HDMI/u_serializer_1/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.066    tmds_data_1_n
    J19                                                               r  tmds_data_1_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.183ns  (logic 1.183ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     2.046    sys_clk_IBUF
                                                                      f  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867     0.179 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.516    pll_clk_out_1
                                                                      f  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     0.545 f  clkout2_buf/O
                         net (fo=24, unplaced)        0.337     0.882    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         f  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.204     1.086 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.086    u_HDMI/u_serializer_1/dout
    K19                                                               r  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_O)     0.979     2.065 r  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.065    tmds_data_1_p
    K19                                                               r  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.149ns  (logic 1.149ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     2.046    sys_clk_IBUF
                                                                      f  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867     0.179 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.516    pll_clk_out_1
                                                                      f  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     0.545 f  clkout2_buf/O
                         net (fo=24, unplaced)        0.337     0.882    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         f  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.204     1.086 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.086    u_HDMI/u_serializer_3/dout
    J18                                                               r  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_OB)    0.945     2.032 r  u_HDMI/u_serializer_3/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.032    tmds_clk_n
    H18                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.148ns  (logic 1.148ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     2.046    sys_clk_IBUF
                                                                      f  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867     0.179 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.516    pll_clk_out_1
                                                                      f  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     0.545 f  clkout2_buf/O
                         net (fo=24, unplaced)        0.337     0.882    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         f  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.204     1.086 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.086    u_HDMI/u_serializer_3/dout
    J18                                                               r  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_O)     0.944     2.031 r  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.031    tmds_clk_p
    J18                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.146ns  (logic 1.146ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     2.046    sys_clk_IBUF
                                                                      f  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867     0.179 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.516    pll_clk_out_1
                                                                      f  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     0.545 f  clkout2_buf/O
                         net (fo=24, unplaced)        0.337     0.882    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         f  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.204     1.086 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.086    u_HDMI/u_serializer_2/dout
    J20                                                               r  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_OB)    0.942     2.028 r  u_HDMI/u_serializer_2/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.028    tmds_data_2_n
    H20                                                               r  tmds_data_2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.145ns  (logic 1.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     2.046    sys_clk_IBUF
                                                                      f  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867     0.179 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.516    pll_clk_out_1
                                                                      f  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     0.545 f  clkout2_buf/O
                         net (fo=24, unplaced)        0.337     0.882    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         f  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.204     1.086 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.086    u_HDMI/u_serializer_2/dout
    J20                                                               r  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_O)     0.941     2.027 r  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.027    tmds_data_2_p
    J20                                                               r  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.126ns  (logic 1.126ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     2.046    sys_clk_IBUF
                                                                      f  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867     0.179 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.516    pll_clk_out_1
                                                                      f  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     0.545 f  clkout2_buf/O
                         net (fo=24, unplaced)        0.337     0.882    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         f  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.204     1.086 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.086    u_HDMI/u_serializer_0/dout
    G19                                                               r  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_OB)    0.922     2.008 r  u_HDMI/u_serializer_0/OBUFDS_inst/OB
                         net (fo=0)                   0.000     2.008    tmds_data_0_n
    G20                                                               r  tmds_data_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.125ns  (logic 1.125ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk fall edge)    1.333     1.333 f  
    U18                                               0.000     1.333 f  sys_clk (IN)
                         net (fo=0)                   0.000     1.333    sys_clk
    U18                                                               f  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     1.787 f  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     2.046    sys_clk_IBUF
                                                                      f  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867     0.179 f  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.516    pll_clk_out_1
                                                                      f  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     0.545 f  clkout2_buf/O
                         net (fo=24, unplaced)        0.337     0.882    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         f  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.204     1.086 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, estimated)        0.000     1.086    u_HDMI/u_serializer_0/dout
    G19                                                               r  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_O)     0.921     2.007 r  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     2.007    tmds_data_0_p
    G19                                                               r  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.815ns  (logic 1.815ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613    -1.804    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.363    -1.441 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, estimated)        0.000    -1.441    u_HDMI/u_serializer_0/dout
    G19                                                               r  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_O)     1.452     0.010 r  u_HDMI/u_serializer_0/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.010    tmds_data_0_p
    G19                                                               r  tmds_data_0_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_0_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.816ns  (logic 1.816ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613    -1.804    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.363    -1.441 r  u_HDMI/u_serializer_0/ODDR_inst/Q
                         net (fo=1, estimated)        0.000    -1.441    u_HDMI/u_serializer_0/dout
    G19                                                               r  u_HDMI/u_serializer_0/OBUFDS_inst/I
    G19                  OBUFDS (Prop_obufds_I_OB)    1.453     0.011 r  u_HDMI/u_serializer_0/OBUFDS_inst/OB
                         net (fo=0)                   0.000     0.011    tmds_data_0_n
    G20                                                               r  tmds_data_0_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.835ns  (logic 1.835ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613    -1.804    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.363    -1.441 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, estimated)        0.000    -1.441    u_HDMI/u_serializer_2/dout
    J20                                                               r  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_O)     1.472     0.030 r  u_HDMI/u_serializer_2/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.030    tmds_data_2_p
    J20                                                               r  tmds_data_2_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_2/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_2_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.836ns  (logic 1.836ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613    -1.804    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y116        ODDR (Prop_oddr_C_Q)         0.363    -1.441 r  u_HDMI/u_serializer_2/ODDR_inst/Q
                         net (fo=1, estimated)        0.000    -1.441    u_HDMI/u_serializer_2/dout
    J20                                                               r  u_HDMI/u_serializer_2/OBUFDS_inst/I
    J20                  OBUFDS (Prop_obufds_I_OB)    1.473     0.031 r  u_HDMI/u_serializer_2/OBUFDS_inst/OB
                         net (fo=0)                   0.000     0.031    tmds_data_2_n
    H20                                                               r  tmds_data_2_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.838ns  (logic 1.838ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613    -1.804    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.363    -1.441 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, estimated)        0.000    -1.441    u_HDMI/u_serializer_3/dout
    J18                                                               r  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_O)     1.475     0.034 r  u_HDMI/u_serializer_3/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.034    tmds_clk_p
    J18                                                               r  tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_3/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.839ns  (logic 1.839ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613    -1.804    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        ODDR (Prop_oddr_C_Q)         0.363    -1.441 r  u_HDMI/u_serializer_3/ODDR_inst/Q
                         net (fo=1, estimated)        0.000    -1.441    u_HDMI/u_serializer_3/dout
    J18                                                               r  u_HDMI/u_serializer_3/OBUFDS_inst/I
    J18                  OBUFDS (Prop_obufds_I_OB)    1.476     0.035 r  u_HDMI/u_serializer_3/OBUFDS_inst/OB
                         net (fo=0)                   0.000     0.035    tmds_clk_n
    H18                                                               r  tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.873ns  (logic 1.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613    -1.804    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.363    -1.441 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, estimated)        0.000    -1.441    u_HDMI/u_serializer_1/dout
    K19                                                               r  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_O)     1.510     0.068 r  u_HDMI/u_serializer_1/OBUFDS_inst/O
                         net (fo=0)                   0.000     0.068    tmds_data_1_p
    K19                                                               r  tmds_data_1_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDMI/u_serializer_1/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            tmds_data_1_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.874ns  (logic 1.874ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.613    -1.804    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        ODDR (Prop_oddr_C_Q)         0.363    -1.441 r  u_HDMI/u_serializer_1/ODDR_inst/Q
                         net (fo=1, estimated)        0.000    -1.441    u_HDMI/u_serializer_1/dout
    K19                                                               r  u_HDMI/u_serializer_1/OBUFDS_inst/I
    K19                  OBUFDS (Prop_obufds_I_OB)    1.511     0.069 r  u_HDMI/u_serializer_1/OBUFDS_inst/OB
                         net (fo=0)                   0.000     0.069    tmds_data_1_n
    J19                                                               r  tmds_data_1_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  pixel_clk

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            display_en_reg/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_serializer_2/R0
                         FDCE                                         f  display_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    -1.979    pixel_clk
                         FDCE                                         r  display_en_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_0/c0_reg1_reg/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_encoder_0/AR[0]
                         FDCE                                         f  u_HDMI/u_encoder_0/c0_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    -1.979    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/c0_reg1_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_0/c0_reg2_reg/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_encoder_0/AR[0]
                         FDCE                                         f  u_HDMI/u_encoder_0/c0_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    -1.979    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/c0_reg2_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_0/c1_reg1_reg/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_encoder_0/AR[0]
                         FDCE                                         f  u_HDMI/u_encoder_0/c1_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    -1.979    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/c1_reg1_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_0/c1_reg2_reg/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_encoder_0/AR[0]
                         FDCE                                         f  u_HDMI/u_encoder_0/c1_reg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    -1.979    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/c1_reg2_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_encoder_0/AR[0]
                         FDCE                                         f  u_HDMI/u_encoder_0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    -1.979    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_0/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_encoder_0/AR[0]
                         FDCE                                         f  u_HDMI/u_encoder_0/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    -1.979    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_0/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_encoder_0/AR[0]
                         FDCE                                         f  u_HDMI/u_encoder_0/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    -1.979    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_0/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_encoder_0/AR[0]
                         FDCE                                         f  u_HDMI/u_encoder_0/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    -1.979    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_0/d_reg1_reg[6]/CLR
                            (recovery check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_encoder_0/AR[0]
                         FDCE                                         f  u_HDMI/u_encoder_0/d_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.439    -1.979    u_HDMI/u_encoder_0/q_reg[9]_1
                         FDCE                                         r  u_HDMI/u_encoder_0/d_reg1_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_en_reg/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.000ns (0.000%)  route 0.320ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.040ns
    Phase Error              (PE):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         PLLE2_ADV                    0.000     0.000 r  PLLE2_BASE_inst/LOCKED
                         net (fo=1, unplaced)         0.320     0.320    pll_locked
                         FDCE                                         r  display_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    pixel_clk
                         FDCE                                         r  display_en_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/cnt_reg[1]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.330ns (33.046%)  route 0.669ns (66.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_1/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349     0.999    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/cnt_reg[2]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.330ns (33.046%)  route 0.669ns (66.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_1/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349     0.999    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/cnt_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.330ns (33.046%)  route 0.669ns (66.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_1/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349     0.999    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/cnt_reg[4]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.330ns (33.046%)  route 0.669ns (66.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_1/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349     0.999    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/cnt_reg[4]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.330ns (33.046%)  route 0.669ns (66.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_1/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349     0.999    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.330ns (33.046%)  route 0.669ns (66.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_1/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349     0.999    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg1_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.330ns (33.046%)  route 0.669ns (66.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_1/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349     0.999    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.330ns (33.046%)  route 0.669ns (66.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_1/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349     0.999    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/d_reg2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/d_reg2_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_encoder_1/de_reg1_reg/CLR
                            (removal check against rising-edge clock pixel_clk  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.330ns (33.046%)  route 0.669ns (66.954%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_1/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_1/de_reg1_i_1__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_1/de_reg1_i_1__0/O
                         net (fo=19, unplaced)        0.349     0.999    u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0
                         FDCE                                         f  u_HDMI/u_encoder_1/de_reg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_0
                                                                      r  clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout1_buf/O
                         net (fo=103, unplaced)       0.259    -0.529    u_HDMI/u_encoder_1/q_reg[9]_0
                         FDCE                                         r  u_HDMI/u_encoder_1/de_reg1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ser_clk

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_serializer_0/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501    -1.917    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_serializer_0/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501    -1.917    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_serializer_0/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501    -1.917    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_serializer_0/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_0/dout_even_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501    -1.917    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_serializer_0/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_0/dout_odd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501    -1.917    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_1/counter_reg[0]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_serializer_1/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_1/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501    -1.917    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_1/counter_reg[1]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_serializer_1/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501    -1.917    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_1/counter_reg[2]/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_serializer_1/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501    -1.917    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_1/dout_even_reg/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_serializer_1/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_1/dout_even_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501    -1.917    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_even_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_1/dout_odd_reg/CLR
                            (recovery check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 1.554ns (52.751%)  route 1.392ns (47.249%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.646     2.094    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     2.199 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.746     2.945    u_HDMI/u_serializer_1/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_1/dout_odd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.363     1.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     1.802    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.910    -3.108 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.613    -2.495    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.077    -2.418 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.501    -1.917    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/dout_odd_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/ODDR_inst/R
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.330ns (34.016%)  route 0.640ns (65.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_0/AR[0]
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
    OLOGIC_X1Y114        ODDR                                         r  u_HDMI/u_serializer_0/ODDR_inst/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_1/ODDR_inst/R
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.330ns (34.016%)  route 0.640ns (65.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_1/AR[0]
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_1/CLK
    OLOGIC_X1Y130        ODDR                                         r  u_HDMI/u_serializer_1/ODDR_inst/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_2/ODDR_inst/R
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.330ns (34.016%)  route 0.640ns (65.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_2/AR[0]
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_2/CLK
    OLOGIC_X1Y116        ODDR                                         r  u_HDMI/u_serializer_2/ODDR_inst/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_3/ODDR_inst/R
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.330ns (34.016%)  route 0.640ns (65.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               f  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.320     0.970    u_HDMI/u_serializer_3/AR[0]
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_3/CLK
    OLOGIC_X1Y122        ODDR                                         r  u_HDMI/u_serializer_3/ODDR_inst/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/counter_reg[0]/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.330ns (32.355%)  route 0.690ns (67.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.370     1.020    u_HDMI/u_serializer_0/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/counter_reg[1]/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.330ns (32.355%)  route 0.690ns (67.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.370     1.020    u_HDMI/u_serializer_0/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/counter_reg[2]/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.330ns (32.355%)  route 0.690ns (67.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.370     1.020    u_HDMI/u_serializer_0/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/counter_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/dout_even_reg/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.330ns (32.355%)  route 0.690ns (67.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.370     1.020    u_HDMI/u_serializer_0/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_0/dout_even_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/dout_even_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_0/dout_odd_reg/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.330ns (32.355%)  route 0.690ns (67.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.370     1.020    u_HDMI/u_serializer_0/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_0/dout_odd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_0/CLK
                         FDCE                                         r  u_HDMI/u_serializer_0/dout_odd_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_HDMI/u_serializer_1/counter_reg[0]/CLR
                            (removal check against rising-edge clock ser_clk  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.330ns (32.355%)  route 0.690ns (67.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                                                               r  sys_rst_n_IBUF_inst/I
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, unplaced)         0.320     0.605    u_HDMI/u_encoder_0/sys_rst_n_IBUF
                                                                      r  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.650 f  u_HDMI/u_encoder_0/hs_cnt[15]_i_2/O
                         net (fo=109, unplaced)       0.370     1.020    u_HDMI/u_serializer_1/AR[0]
                         FDCE                                         f  u_HDMI/u_serializer_1/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ser_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                                                               r  sys_clk_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.713    sys_clk_IBUF
                                                                      r  PLLE2_BASE_inst/CLKIN1
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.867    -1.154 r  PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, unplaced)         0.337    -0.817    pll_clk_out_1
                                                                      r  clkout2_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -0.788 r  clkout2_buf/O
                         net (fo=24, unplaced)        0.337    -0.451    u_HDMI/u_serializer_1/CLK
                         FDCE                                         r  u_HDMI/u_serializer_1/counter_reg[0]/C





