--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Logicalf.twx Logicalf.ncd -o Logicalf.twr Logicalf.pcf
-ucf Logicalf.ucf

Design file:              Logicalf.ncd
Physical constraint file: Logicalf.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |Outp<0>        |    6.379|
A<1>           |Outp<1>        |    6.095|
A<2>           |Outp<2>        |    6.316|
A<3>           |Outp<3>        |    6.777|
B<0>           |Outp<0>        |    6.679|
B<1>           |Outp<1>        |    6.636|
B<2>           |Outp<2>        |    7.356|
B<3>           |Outp<3>        |    7.600|
Op<0>          |Outp<0>        |    6.678|
Op<0>          |Outp<1>        |    6.678|
Op<0>          |Outp<2>        |    6.723|
Op<0>          |Outp<3>        |    6.912|
Op<1>          |Outp<0>        |    7.484|
Op<1>          |Outp<1>        |    7.484|
Op<1>          |Outp<2>        |    7.248|
Op<1>          |Outp<3>        |    7.506|
Op<2>          |Outp<0>        |    7.137|
Op<2>          |Outp<1>        |    6.922|
Op<2>          |Outp<2>        |    7.183|
Op<2>          |Outp<3>        |    7.542|
Op<3>          |Outp<0>        |    5.942|
Op<3>          |Outp<1>        |    6.313|
Op<3>          |Outp<2>        |    6.332|
Op<3>          |Outp<3>        |    6.771|
---------------+---------------+---------+


Analysis completed Sat Apr 18 10:49:13 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 178 MB



