

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Aug 29 17:00:21 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	text0,global,reloc=2,class=CODE,delta=1
    12                           	psect	text1,global,reloc=2,class=CODE,delta=1
    13                           	psect	text2,global,reloc=2,class=CODE,delta=1
    14                           	psect	text3,global,reloc=2,class=CODE,delta=1
    15                           	psect	text4,global,reloc=2,class=CODE,delta=1
    16                           	psect	text5,global,reloc=2,class=CODE,delta=1
    17                           	psect	text6,global,reloc=2,class=CODE,delta=1
    18                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    19                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    20                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    21   000000                     
    22                           ; Generated 23/03/2023 GMT
    23                           ; 
    24                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    25                           ; All rights reserved.
    26                           ; 
    27                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    28                           ; 
    29                           ; Redistribution and use in source and binary forms, with or without modification, are
    30                           ; permitted provided that the following conditions are met:
    31                           ; 
    32                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    33                           ;        conditions and the following disclaimer.
    34                           ; 
    35                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    36                           ;        of conditions and the following disclaimer in the documentation and/or other
    37                           ;        materials provided with the distribution. Publication is not required when
    38                           ;        this file is used in an embedded application.
    39                           ; 
    40                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    41                           ;        software without specific prior written permission.
    42                           ; 
    43                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    44                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    45                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    46                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    47                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    48                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    49                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    50                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    51                           ; 
    52                           ; 
    53                           ; Code-generator required, PIC18F4620 Definitions
    54                           ; 
    55                           ; SFR Addresses
    56   000000                     
    57                           	psect	idataCOMRAM
    58   00FB39                     __pidataCOMRAM:
    59                           	callstack 0
    60                           
    61                           ;initializer for _port_registers
    62   00FB39  80                 	db	128
    63   00FB3A  0F                 	db	15
    64   00FB3B  81                 	db	129
    65   00FB3C  0F                 	db	15
    66   00FB3D  82                 	db	130
    67   00FB3E  0F                 	db	15
    68   00FB3F  83                 	db	131
    69   00FB40  0F                 	db	15
    70   00FB41  84                 	db	132
    71   00FB42  0F                 	db	15
    72                           
    73                           ;initializer for _lat_registers
    74   00FB43  89                 	db	137
    75   00FB44  0F                 	db	15
    76   00FB45  8A                 	db	138
    77   00FB46  0F                 	db	15
    78   00FB47  8B                 	db	139
    79   00FB48  0F                 	db	15
    80   00FB49  8C                 	db	140
    81   00FB4A  0F                 	db	15
    82   00FB4B  8D                 	db	141
    83   00FB4C  0F                 	db	15
    84                           
    85                           ;initializer for _tris_registers
    86   00FB4D  92                 	db	146
    87   00FB4E  0F                 	db	15
    88   00FB4F  93                 	db	147
    89   00FB50  0F                 	db	15
    90   00FB51  94                 	db	148
    91   00FB52  0F                 	db	15
    92   00FB53  95                 	db	149
    93   00FB54  0F                 	db	15
    94   00FB55  96                 	db	150
    95   00FB56  0F                 	db	15
    96                           
    97                           ;initializer for _seg1
    98   00FB57  02                 	db	2
    99   00FB58  0A                 	db	10
   100   00FB59  12                 	db	18
   101   00FB5A  1A                 	db	26
   102   00FB5B  00                 	db	0
   103                           
   104                           	psect	nvCOMRAM
   105   00003F                     __pnvCOMRAM:
   106                           	callstack 0
   107   00003F                     _ret:
   108                           	callstack 0
   109   00003F                     	ds	1
   110                           
   111                           ; #config settings
   112                           
   113                           	psect	cinit
   114   00FB5C                     __pcinit:
   115                           	callstack 0
   116   00FB5C                     start_initialization:
   117                           	callstack 0
   118   00FB5C                     __initialization:
   119                           	callstack 0
   120                           
   121                           ; Initialize objects allocated to COMRAM (35 bytes)
   122                           ; load TBLPTR registers with __pidataCOMRAM
   123   00FB5C  0E39               	movlw	low __pidataCOMRAM
   124   00FB5E  6EF6               	movwf	tblptrl,c
   125   00FB60  0EFB               	movlw	high __pidataCOMRAM
   126   00FB62  6EF7               	movwf	tblptrh,c
   127   00FB64  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   128   00FB66  6EF8               	movwf	tblptru,c
   129   00FB68  EE00  F001         	lfsr	0,__pdataCOMRAM
   130   00FB6C  EE10 F023          	lfsr	1,35
   131   00FB70                     copy_data0:
   132   00FB70  0009               	tblrd		*+
   133   00FB72  CFF5 FFEE          	movff	tablat,postinc0
   134   00FB76  50E5               	movf	postdec1,w,c
   135   00FB78  50E1               	movf	fsr1l,w,c
   136   00FB7A  E1FA               	bnz	copy_data0
   137                           
   138                           ; Clear objects allocated to COMRAM (7 bytes)
   139   00FB7C  EE00  F038         	lfsr	0,__pbssCOMRAM
   140   00FB80  0E07               	movlw	7
   141   00FB82                     clear_0:
   142   00FB82  6AEE               	clrf	postinc0,c
   143   00FB84  06E8               	decf	wreg,f,c
   144   00FB86  E1FD               	bnz	clear_0
   145   00FB88                     end_of_initialization:
   146                           	callstack 0
   147   00FB88                     __end_of__initialization:
   148                           	callstack 0
   149   00FB88  0E00               	movlw	low (__Lmediumconst shr (0+16))
   150   00FB8A  6EF8               	movwf	tblptru,c
   151   00FB8C  0100               	movlb	0
   152   00FB8E  EFC9  F07D         	goto	_main	;jump to C main() function
   153                           
   154                           	psect	bssCOMRAM
   155   000038                     __pbssCOMRAM:
   156                           	callstack 0
   157   000038                     relay_turn_off@F2885:
   158                           	callstack 0
   159   000038                     	ds	1
   160   000039                     relay_turn_on@F2880:
   161                           	callstack 0
   162   000039                     	ds	1
   163   00003A                     relay_initialize@F2875:
   164                           	callstack 0
   165   00003A                     	ds	1
   166   00003B                     led_toggle@F2896:
   167                           	callstack 0
   168   00003B                     	ds	1
   169   00003C                     led_turn_off@F2891:
   170                           	callstack 0
   171   00003C                     	ds	1
   172   00003D                     led_turn_on@F2886:
   173                           	callstack 0
   174   00003D                     	ds	1
   175   00003E                     led_initialize@F2881:
   176                           	callstack 0
   177   00003E                     	ds	1
   178                           
   179                           	psect	dataCOMRAM
   180   000001                     __pdataCOMRAM:
   181                           	callstack 0
   182   000001                     _port_registers:
   183                           	callstack 0
   184   000001                     	ds	10
   185   00000B                     _lat_registers:
   186                           	callstack 0
   187   00000B                     	ds	10
   188   000015                     _tris_registers:
   189                           	callstack 0
   190   000015                     	ds	10
   191   00001F                     _seg1:
   192                           	callstack 0
   193   00001F                     	ds	5
   194                           
   195                           	psect	cstackCOMRAM
   196   000024                     __pcstackCOMRAM:
   197                           	callstack 0
   198   000024                     gpio_pin_direction_initialize@pin_config:
   199                           	callstack 0
   200   000024                     gpio_pin_write_logic@pin_config:
   201                           	callstack 0
   202                           
   203                           ; 2 bytes @ 0x0
   204   000024                     	ds	2
   205   000026                     ??_gpio_pin_direction_initialize:
   206   000026                     gpio_pin_write_logic@logic:
   207                           	callstack 0
   208                           
   209                           ; 1 bytes @ 0x2
   210   000026                     	ds	1
   211   000027                     ??_gpio_pin_write_logic:
   212                           
   213                           ; 1 bytes @ 0x3
   214   000027                     	ds	5
   215   00002C                     gpio_pin_direction_initialize@ret:
   216                           	callstack 0
   217                           
   218                           ; 1 bytes @ 0x8
   219   00002C                     	ds	1
   220   00002D                     gpio_pin_write_logic@ret:
   221                           	callstack 0
   222                           
   223                           ; 1 bytes @ 0x9
   224   00002D                     	ds	1
   225   00002E                     gpio_pin_initialize@pin_config:
   226                           	callstack 0
   227   00002E                     seven_segment_write_number@seg:
   228                           	callstack 0
   229                           
   230                           ; 2 bytes @ 0xA
   231   00002E                     	ds	2
   232   000030                     ??_gpio_pin_initialize:
   233   000030                     seven_segment_write_number@number:
   234                           	callstack 0
   235                           
   236                           ; 1 bytes @ 0xC
   237   000030                     	ds	1
   238   000031                     gpio_pin_initialize@ret:
   239                           	callstack 0
   240   000031                     seven_segment_write_number@ret:
   241                           	callstack 0
   242                           
   243                           ; 1 bytes @ 0xD
   244   000031                     	ds	1
   245   000032                     seven_segment_initialize@seg:
   246                           	callstack 0
   247                           
   248                           ; 2 bytes @ 0xE
   249   000032                     	ds	2
   250   000034                     seven_segment_initialize@ret:
   251                           	callstack 0
   252                           
   253                           ; 1 bytes @ 0x10
   254   000034                     	ds	1
   255   000035                     ??_main:
   256                           
   257                           ; 1 bytes @ 0x11
   258   000035                     	ds	2
   259   000037                     main@cnt:
   260                           	callstack 0
   261                           
   262                           ; 1 bytes @ 0x13
   263   000037                     	ds	1
   264                           
   265 ;;
   266 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   267 ;;
   268 ;; *************** function _main *****************
   269 ;; Defined at:
   270 ;;		line 34 in file "application.c"
   271 ;; Parameters:    Size  Location     Type
   272 ;;		None
   273 ;; Auto vars:     Size  Location     Type
   274 ;;  cnt             1   19[COMRAM] unsigned char 
   275 ;; Return value:  Size  Location     Type
   276 ;;                  2  214[None  ] int 
   277 ;; Registers used:
   278 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   279 ;; Tracked objects:
   280 ;;		On entry : 0/0
   281 ;;		On exit  : 0/0
   282 ;;		Unchanged: 0/0
   283 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   284 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   285 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   286 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   287 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   288 ;;Total ram usage:        3 bytes
   289 ;; Hardware stack levels required when called: 4
   290 ;; This function calls:
   291 ;;		_application_initialize
   292 ;;		_seven_segment_write_number
   293 ;; This function is called by:
   294 ;;		Startup code after reset
   295 ;; This function uses a non-reentrant model
   296 ;;
   297                           
   298                           	psect	text0
   299   00FB92                     __ptext0:
   300                           	callstack 0
   301   00FB92                     _main:
   302                           	callstack 27
   303   00FB92                     
   304                           ;application.c: 35:     application_initialize();
   305   00FB92  EC94  F07D         	call	_application_initialize	;wreg free
   306   00FB96                     l1623:
   307                           
   308                           ;application.c: 38:         for(cnt=0;cnt<=9;cnt++){
   309   00FB96  0E00               	movlw	0
   310   00FB98  6E37               	movwf	main@cnt^0,c
   311   00FB9A                     l1629:
   312                           
   313                           ;application.c: 39:             seven_segment_write_number(&seg1,cnt);
   314   00FB9A  0E1F               	movlw	low _seg1
   315   00FB9C  6E2E               	movwf	seven_segment_write_number@seg^0,c
   316   00FB9E  0E00               	movlw	high _seg1
   317   00FBA0  6E2F               	movwf	(seven_segment_write_number@seg+1)^0,c
   318   00FBA2  C037  F030         	movff	main@cnt,seven_segment_write_number@number
   319   00FBA6  EC63  F07E         	call	_seven_segment_write_number	;wreg free
   320   00FBAA                     
   321                           ;application.c: 40:             _delay((unsigned long)((500)*(4000000/4000.0)));
   322   00FBAA  0E03               	movlw	3
   323   00FBAC  6E36               	movwf	(??_main+1)^0,c
   324   00FBAE  0E8A               	movlw	138
   325   00FBB0  6E35               	movwf	??_main^0,c
   326   00FBB2  0E56               	movlw	86
   327   00FBB4                     u1027:
   328   00FBB4  2EE8               	decfsz	wreg,f,c
   329   00FBB6  D7FE               	bra	u1027
   330   00FBB8  2E35               	decfsz	??_main^0,f,c
   331   00FBBA  D7FC               	bra	u1027
   332   00FBBC  2E36               	decfsz	(??_main+1)^0,f,c
   333   00FBBE  D7FA               	bra	u1027
   334   00FBC0                     
   335                           ;application.c: 41:         }
   336   00FBC0  2A37               	incf	main@cnt^0,f,c
   337   00FBC2  0E09               	movlw	9
   338   00FBC4  6437               	cpfsgt	main@cnt^0,c
   339   00FBC6  EFE7  F07D         	goto	u1011
   340   00FBCA  EFE9  F07D         	goto	u1010
   341   00FBCE                     u1011:
   342   00FBCE  EFCD  F07D         	goto	l1629
   343   00FBD2                     u1010:
   344   00FBD2  EFCB  F07D         	goto	l1623
   345   00FBD6  EF00  F000         	goto	start
   346   00FBDA                     __end_of_main:
   347                           	callstack 0
   348                           
   349 ;; *************** function _seven_segment_write_number *****************
   350 ;; Defined at:
   351 ;;		line 26 in file "ECU_Layer/7_Segment/ecu_seven_seg.c"
   352 ;; Parameters:    Size  Location     Type
   353 ;;  seg             2   10[COMRAM] PTR const struct .
   354 ;;		 -> seg1(5), 
   355 ;;  number          1   12[COMRAM] unsigned char 
   356 ;; Auto vars:     Size  Location     Type
   357 ;;  ret             1   13[COMRAM] unsigned char 
   358 ;; Return value:  Size  Location     Type
   359 ;;                  1    wreg      unsigned char 
   360 ;; Registers used:
   361 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   362 ;; Tracked objects:
   363 ;;		On entry : 0/0
   364 ;;		On exit  : 0/0
   365 ;;		Unchanged: 0/0
   366 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   367 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   368 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   369 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   370 ;;      Totals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   371 ;;Total ram usage:        4 bytes
   372 ;; Hardware stack levels used: 1
   373 ;; Hardware stack levels required when called: 1
   374 ;; This function calls:
   375 ;;		_gpio_pin_write_logic
   376 ;; This function is called by:
   377 ;;		_main
   378 ;; This function uses a non-reentrant model
   379 ;;
   380                           
   381                           	psect	text1
   382   00FCC6                     __ptext1:
   383                           	callstack 0
   384   00FCC6                     _seven_segment_write_number:
   385                           	callstack 29
   386   00FCC6                     
   387                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 28:     if((seg==((void*)0))||(number>9)){
   388   00FCC6  502E               	movf	seven_segment_write_number@seg^0,w,c
   389   00FCC8  102F               	iorwf	(seven_segment_write_number@seg+1)^0,w,c
   390   00FCCA  B4D8               	btfsc	status,2,c
   391   00FCCC  EF6A  F07E         	goto	u821
   392   00FCD0  EF6C  F07E         	goto	u820
   393   00FCD4                     u821:
   394   00FCD4  EF74  F07E         	goto	l1443
   395   00FCD8                     u820:
   396   00FCD8  0E09               	movlw	9
   397   00FCDA  6430               	cpfsgt	seven_segment_write_number@number^0,c
   398   00FCDC  EF72  F07E         	goto	u831
   399   00FCE0  EF74  F07E         	goto	u830
   400   00FCE4                     u831:
   401   00FCE4  EF76  F07E         	goto	l1445
   402   00FCE8                     u830:
   403   00FCE8                     l1443:
   404                           
   405                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 30:     }
   406   00FCE8  EFA9  F07E         	goto	l239
   407   00FCEC                     l1445:
   408                           
   409                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 32:         ret=gpio_pin_write_logic(&(seg->segmen
      +                          t_pins[0]),(number&0x01));
   410   00FCEC  C02E  F024         	movff	seven_segment_write_number@seg,gpio_pin_write_logic@pin_config
   411   00FCF0  C02F  F025         	movff	seven_segment_write_number@seg+1,gpio_pin_write_logic@pin_config+1
   412   00FCF4  5030               	movf	seven_segment_write_number@number^0,w,c
   413   00FCF6  0B01               	andlw	1
   414   00FCF8  6E26               	movwf	gpio_pin_write_logic@logic^0,c
   415   00FCFA  ECAA  F07E         	call	_gpio_pin_write_logic	;wreg free
   416   00FCFE  6E31               	movwf	seven_segment_write_number@ret^0,c
   417                           
   418                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 33:         ret=gpio_pin_write_logic(&(seg->segmen
      +                          t_pins[1]),((number>>1)&0x01));
   419   00FD00  0E01               	movlw	1
   420   00FD02  242E               	addwf	seven_segment_write_number@seg^0,w,c
   421   00FD04  6E24               	movwf	gpio_pin_write_logic@pin_config^0,c
   422   00FD06  0E00               	movlw	0
   423   00FD08  202F               	addwfc	(seven_segment_write_number@seg+1)^0,w,c
   424   00FD0A  6E25               	movwf	(gpio_pin_write_logic@pin_config+1)^0,c
   425   00FD0C  90D8               	bcf	status,0,c
   426   00FD0E  3030               	rrcf	seven_segment_write_number@number^0,w,c
   427   00FD10  0B01               	andlw	1
   428   00FD12  6E26               	movwf	gpio_pin_write_logic@logic^0,c
   429   00FD14  ECAA  F07E         	call	_gpio_pin_write_logic	;wreg free
   430   00FD18  6E31               	movwf	seven_segment_write_number@ret^0,c
   431                           
   432                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 34:         ret=gpio_pin_write_logic(&(seg->segmen
      +                          t_pins[2]),((number>>2)&0x01));
   433   00FD1A  0E02               	movlw	2
   434   00FD1C  242E               	addwf	seven_segment_write_number@seg^0,w,c
   435   00FD1E  6E24               	movwf	gpio_pin_write_logic@pin_config^0,c
   436   00FD20  0E00               	movlw	0
   437   00FD22  202F               	addwfc	(seven_segment_write_number@seg+1)^0,w,c
   438   00FD24  6E25               	movwf	(gpio_pin_write_logic@pin_config+1)^0,c
   439   00FD26  4030               	rrncf	seven_segment_write_number@number^0,w,c
   440   00FD28  42E8               	rrncf	wreg,f,c
   441   00FD2A  0B3F               	andlw	63
   442   00FD2C  0B01               	andlw	1
   443   00FD2E  6E26               	movwf	gpio_pin_write_logic@logic^0,c
   444   00FD30  ECAA  F07E         	call	_gpio_pin_write_logic	;wreg free
   445   00FD34  6E31               	movwf	seven_segment_write_number@ret^0,c
   446                           
   447                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 35:         ret=gpio_pin_write_logic(&(seg->segmen
      +                          t_pins[3]),((number>>3)&0x01));
   448   00FD36  0E03               	movlw	3
   449   00FD38  242E               	addwf	seven_segment_write_number@seg^0,w,c
   450   00FD3A  6E24               	movwf	gpio_pin_write_logic@pin_config^0,c
   451   00FD3C  0E00               	movlw	0
   452   00FD3E  202F               	addwfc	(seven_segment_write_number@seg+1)^0,w,c
   453   00FD40  6E25               	movwf	(gpio_pin_write_logic@pin_config+1)^0,c
   454   00FD42  3830               	swapf	seven_segment_write_number@number^0,w,c
   455   00FD44  46E8               	rlncf	wreg,f,c
   456   00FD46  0B1F               	andlw	31
   457   00FD48  0B01               	andlw	1
   458   00FD4A  6E26               	movwf	gpio_pin_write_logic@logic^0,c
   459   00FD4C  ECAA  F07E         	call	_gpio_pin_write_logic	;wreg free
   460   00FD50  6E31               	movwf	seven_segment_write_number@ret^0,c
   461   00FD52                     l239:
   462   00FD52  0012               	return		;funcret
   463   00FD54                     __end_of_seven_segment_write_number:
   464                           	callstack 0
   465                           
   466 ;; *************** function _application_initialize *****************
   467 ;; Defined at:
   468 ;;		line 45 in file "application.c"
   469 ;; Parameters:    Size  Location     Type
   470 ;;		None
   471 ;; Auto vars:     Size  Location     Type
   472 ;;		None
   473 ;; Return value:  Size  Location     Type
   474 ;;                  1    wreg      void 
   475 ;; Registers used:
   476 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   477 ;; Tracked objects:
   478 ;;		On entry : 0/0
   479 ;;		On exit  : 0/0
   480 ;;		Unchanged: 0/0
   481 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   482 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   483 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   484 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   485 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   486 ;;Total ram usage:        0 bytes
   487 ;; Hardware stack levels used: 1
   488 ;; Hardware stack levels required when called: 3
   489 ;; This function calls:
   490 ;;		_seven_segment_initialize
   491 ;; This function is called by:
   492 ;;		_main
   493 ;; This function uses a non-reentrant model
   494 ;;
   495                           
   496                           	psect	text2
   497   00FB28                     __ptext2:
   498                           	callstack 0
   499   00FB28                     _application_initialize:
   500                           	callstack 27
   501   00FB28                     
   502                           ;application.c: 46:     ret=seven_segment_initialize(&seg1);
   503   00FB28  0E1F               	movlw	low _seg1
   504   00FB2A  6E32               	movwf	seven_segment_initialize@seg^0,c
   505   00FB2C  0E00               	movlw	high _seg1
   506   00FB2E  6E33               	movwf	(seven_segment_initialize@seg+1)^0,c
   507   00FB30  ECED  F07D         	call	_seven_segment_initialize	;wreg free
   508   00FB34  6E3F               	movwf	_ret^0,c
   509   00FB36  0012               	return		;funcret
   510   00FB38                     __end_of_application_initialize:
   511                           	callstack 0
   512                           
   513 ;; *************** function _seven_segment_initialize *****************
   514 ;; Defined at:
   515 ;;		line 7 in file "ECU_Layer/7_Segment/ecu_seven_seg.c"
   516 ;; Parameters:    Size  Location     Type
   517 ;;  seg             2   14[COMRAM] PTR const struct .
   518 ;;		 -> seg1(5), 
   519 ;; Auto vars:     Size  Location     Type
   520 ;;  ret             1   16[COMRAM] unsigned char 
   521 ;; Return value:  Size  Location     Type
   522 ;;                  1    wreg      unsigned char 
   523 ;; Registers used:
   524 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   525 ;; Tracked objects:
   526 ;;		On entry : 0/0
   527 ;;		On exit  : 0/0
   528 ;;		Unchanged: 0/0
   529 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   530 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   531 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   532 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   533 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   534 ;;Total ram usage:        3 bytes
   535 ;; Hardware stack levels used: 1
   536 ;; Hardware stack levels required when called: 2
   537 ;; This function calls:
   538 ;;		_gpio_pin_initialize
   539 ;; This function is called by:
   540 ;;		_application_initialize
   541 ;; This function uses a non-reentrant model
   542 ;;
   543                           
   544                           	psect	text3
   545   00FBDA                     __ptext3:
   546                           	callstack 0
   547   00FBDA                     _seven_segment_initialize:
   548                           	callstack 27
   549   00FBDA                     
   550                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 9:     if(seg==((void*)0)){
   551   00FBDA  5032               	movf	seven_segment_initialize@seg^0,w,c
   552   00FBDC  1033               	iorwf	(seven_segment_initialize@seg+1)^0,w,c
   553   00FBDE  A4D8               	btfss	status,2,c
   554   00FBE0  EFF4  F07D         	goto	u811
   555   00FBE4  EFF6  F07D         	goto	u810
   556   00FBE8                     u811:
   557   00FBE8  EFFA  F07D         	goto	l1429
   558   00FBEC                     u810:
   559   00FBEC                     
   560                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 10:         ret=(Std_ReturnType)0x00;
   561   00FBEC  0E00               	movlw	0
   562   00FBEE  6E34               	movwf	seven_segment_initialize@ret^0,c
   563                           
   564                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 11:     }
   565   00FBF0  EF1C  F07E         	goto	l1431
   566   00FBF4                     l1429:
   567                           
   568                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 13:         ret=gpio_pin_initialize(&(seg->segment
      +                          _pins[0]));
   569   00FBF4  C032  F02E         	movff	seven_segment_initialize@seg,gpio_pin_initialize@pin_config
   570   00FBF8  C033  F02F         	movff	seven_segment_initialize@seg+1,gpio_pin_initialize@pin_config+1
   571   00FBFC  EC1E  F07E         	call	_gpio_pin_initialize	;wreg free
   572   00FC00  6E34               	movwf	seven_segment_initialize@ret^0,c
   573                           
   574                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 14:         ret=gpio_pin_initialize(&(seg->segment
      +                          _pins[1]));
   575   00FC02  0E01               	movlw	1
   576   00FC04  2432               	addwf	seven_segment_initialize@seg^0,w,c
   577   00FC06  6E2E               	movwf	gpio_pin_initialize@pin_config^0,c
   578   00FC08  0E00               	movlw	0
   579   00FC0A  2033               	addwfc	(seven_segment_initialize@seg+1)^0,w,c
   580   00FC0C  6E2F               	movwf	(gpio_pin_initialize@pin_config+1)^0,c
   581   00FC0E  EC1E  F07E         	call	_gpio_pin_initialize	;wreg free
   582   00FC12  6E34               	movwf	seven_segment_initialize@ret^0,c
   583                           
   584                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 15:         ret=gpio_pin_initialize(&(seg->segment
      +                          _pins[2]));
   585   00FC14  0E02               	movlw	2
   586   00FC16  2432               	addwf	seven_segment_initialize@seg^0,w,c
   587   00FC18  6E2E               	movwf	gpio_pin_initialize@pin_config^0,c
   588   00FC1A  0E00               	movlw	0
   589   00FC1C  2033               	addwfc	(seven_segment_initialize@seg+1)^0,w,c
   590   00FC1E  6E2F               	movwf	(gpio_pin_initialize@pin_config+1)^0,c
   591   00FC20  EC1E  F07E         	call	_gpio_pin_initialize	;wreg free
   592   00FC24  6E34               	movwf	seven_segment_initialize@ret^0,c
   593                           
   594                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 16:         ret=gpio_pin_initialize(&(seg->segment
      +                          _pins[3]));
   595   00FC26  0E03               	movlw	3
   596   00FC28  2432               	addwf	seven_segment_initialize@seg^0,w,c
   597   00FC2A  6E2E               	movwf	gpio_pin_initialize@pin_config^0,c
   598   00FC2C  0E00               	movlw	0
   599   00FC2E  2033               	addwfc	(seven_segment_initialize@seg+1)^0,w,c
   600   00FC30  6E2F               	movwf	(gpio_pin_initialize@pin_config+1)^0,c
   601   00FC32  EC1E  F07E         	call	_gpio_pin_initialize	;wreg free
   602   00FC36  6E34               	movwf	seven_segment_initialize@ret^0,c
   603   00FC38                     l1431:
   604                           
   605                           ;ECU_Layer/7_Segment/ecu_seven_seg.c: 18:     return ret;
   606   00FC38  5034               	movf	seven_segment_initialize@ret^0,w,c
   607   00FC3A  0012               	return		;funcret
   608   00FC3C                     __end_of_seven_segment_initialize:
   609                           	callstack 0
   610                           
   611 ;; *************** function _gpio_pin_initialize *****************
   612 ;; Defined at:
   613 ;;		line 24 in file "MCAL_Layer/GPIO/hal_gpio.c"
   614 ;; Parameters:    Size  Location     Type
   615 ;;  pin_config      2   10[COMRAM] PTR const struct .
   616 ;;		 -> seg1.segment_pins(4), seg1(5), relay_initialize@pin_obj(1), led_initialize@pin_obj(1), 
   617 ;; Auto vars:     Size  Location     Type
   618 ;;  ret             1   13[COMRAM] unsigned char 
   619 ;; Return value:  Size  Location     Type
   620 ;;                  1    wreg      unsigned char 
   621 ;; Registers used:
   622 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   623 ;; Tracked objects:
   624 ;;		On entry : 0/0
   625 ;;		On exit  : 0/0
   626 ;;		Unchanged: 0/0
   627 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   628 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   629 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   630 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   631 ;;      Totals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   632 ;;Total ram usage:        4 bytes
   633 ;; Hardware stack levels used: 1
   634 ;; Hardware stack levels required when called: 1
   635 ;; This function calls:
   636 ;;		_gpio_pin_direction_initialize
   637 ;;		_gpio_pin_write_logic
   638 ;; This function is called by:
   639 ;;		_seven_segment_initialize
   640 ;;		_dc_motor_initialize
   641 ;;		_led_initialize
   642 ;;		_relay_initialize
   643 ;; This function uses a non-reentrant model
   644 ;;
   645                           
   646                           	psect	text4
   647   00FC3C                     __ptext4:
   648                           	callstack 0
   649   00FC3C                     _gpio_pin_initialize:
   650                           	callstack 27
   651   00FC3C                     
   652                           ;MCAL_Layer/GPIO/hal_gpio.c: 26:     if((pin_config==((void*)0))||(pin_config->pin>8 -1)
      +                          ||(pin_config->port>5 -1)){
   653   00FC3C  502E               	movf	gpio_pin_initialize@pin_config^0,w,c
   654   00FC3E  102F               	iorwf	(gpio_pin_initialize@pin_config+1)^0,w,c
   655   00FC40  B4D8               	btfsc	status,2,c
   656   00FC42  EF25  F07E         	goto	u781
   657   00FC46  EF27  F07E         	goto	u780
   658   00FC4A                     u781:
   659   00FC4A  EF47  F07E         	goto	l1415
   660   00FC4E                     u780:
   661   00FC4E  C02E  FFD9         	movff	gpio_pin_initialize@pin_config,fsr2l
   662   00FC52  C02F  FFDA         	movff	gpio_pin_initialize@pin_config+1,fsr2h
   663   00FC56  30DF               	rrcf	223,w,c
   664   00FC58  32E8               	rrcf	wreg,f,c
   665   00FC5A  32E8               	rrcf	wreg,f,c
   666   00FC5C  0B07               	andlw	7
   667   00FC5E  6E30               	movwf	??_gpio_pin_initialize^0,c
   668   00FC60  0E08               	movlw	8
   669   00FC62  6030               	cpfslt	??_gpio_pin_initialize^0,c
   670   00FC64  EF36  F07E         	goto	u791
   671   00FC68  EF38  F07E         	goto	u790
   672   00FC6C                     u791:
   673   00FC6C  EF47  F07E         	goto	l1415
   674   00FC70                     u790:
   675   00FC70  C02E  FFD9         	movff	gpio_pin_initialize@pin_config,fsr2l
   676   00FC74  C02F  FFDA         	movff	gpio_pin_initialize@pin_config+1,fsr2h
   677   00FC78  50DF               	movf	223,w,c
   678   00FC7A  0B07               	andlw	7
   679   00FC7C  6E30               	movwf	??_gpio_pin_initialize^0,c
   680   00FC7E  0E04               	movlw	4
   681   00FC80  6430               	cpfsgt	??_gpio_pin_initialize^0,c
   682   00FC82  EF45  F07E         	goto	u801
   683   00FC86  EF47  F07E         	goto	u800
   684   00FC8A                     u801:
   685   00FC8A  EF4B  F07E         	goto	l1417
   686   00FC8E                     u800:
   687   00FC8E                     l1415:
   688                           
   689                           ;MCAL_Layer/GPIO/hal_gpio.c: 27:         ret=(Std_ReturnType)0x00;
   690   00FC8E  0E00               	movlw	0
   691   00FC90  6E31               	movwf	gpio_pin_initialize@ret^0,c
   692                           
   693                           ;MCAL_Layer/GPIO/hal_gpio.c: 28:     }
   694   00FC92  EF61  F07E         	goto	l1419
   695   00FC96                     l1417:
   696                           
   697                           ;MCAL_Layer/GPIO/hal_gpio.c: 30:         ret=gpio_pin_direction_initialize(pin_config);
   698   00FC96  C02E  F024         	movff	gpio_pin_initialize@pin_config,gpio_pin_direction_initialize@pin_config
   699   00FC9A  C02F  F025         	movff	gpio_pin_initialize@pin_config+1,gpio_pin_direction_initialize@pin_config+1
   700   00FC9E  EC4F  F07F         	call	_gpio_pin_direction_initialize	;wreg free
   701   00FCA2  6E31               	movwf	gpio_pin_initialize@ret^0,c
   702                           
   703                           ;MCAL_Layer/GPIO/hal_gpio.c: 31:         ret=gpio_pin_write_logic(pin_config,pin_config-
      +                          >logic);
   704   00FCA4  C02E  F024         	movff	gpio_pin_initialize@pin_config,gpio_pin_write_logic@pin_config
   705   00FCA8  C02F  F025         	movff	gpio_pin_initialize@pin_config+1,gpio_pin_write_logic@pin_config+1
   706   00FCAC  C02E  FFD9         	movff	gpio_pin_initialize@pin_config,fsr2l
   707   00FCB0  C02F  FFDA         	movff	gpio_pin_initialize@pin_config+1,fsr2h
   708   00FCB4  0E00               	movlw	0
   709   00FCB6  BEDF               	btfsc	indf2,7,c
   710   00FCB8  0E01               	movlw	1
   711   00FCBA  6E26               	movwf	gpio_pin_write_logic@logic^0,c
   712   00FCBC  ECAA  F07E         	call	_gpio_pin_write_logic	;wreg free
   713   00FCC0  6E31               	movwf	gpio_pin_initialize@ret^0,c
   714   00FCC2                     l1419:
   715                           
   716                           ;MCAL_Layer/GPIO/hal_gpio.c: 33:     return ret;
   717   00FCC2  5031               	movf	gpio_pin_initialize@ret^0,w,c
   718   00FCC4  0012               	return		;funcret
   719   00FCC6                     __end_of_gpio_pin_initialize:
   720                           	callstack 0
   721                           
   722 ;; *************** function _gpio_pin_write_logic *****************
   723 ;; Defined at:
   724 ;;		line 94 in file "MCAL_Layer/GPIO/hal_gpio.c"
   725 ;; Parameters:    Size  Location     Type
   726 ;;  pin_config      2    0[COMRAM] PTR const struct .
   727 ;;		 -> seg1.segment_pins(4), seg1(5), relay_turn_off@pin_obj(1), relay_turn_on@pin_obj(1), 
   728 ;;		 -> relay_initialize@pin_obj(1), led_turn_off@pin_obj(1), led_turn_on@pin_obj(1), led_initialize@pin_obj(1), 
   729 ;;  logic           1    2[COMRAM] enum E2801
   730 ;; Auto vars:     Size  Location     Type
   731 ;;  ret             1    9[COMRAM] unsigned char 
   732 ;; Return value:  Size  Location     Type
   733 ;;                  1    wreg      unsigned char 
   734 ;; Registers used:
   735 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   736 ;; Tracked objects:
   737 ;;		On entry : 0/0
   738 ;;		On exit  : 0/0
   739 ;;		Unchanged: 0/0
   740 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   741 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   742 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   743 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   744 ;;      Totals:        10       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   745 ;;Total ram usage:       10 bytes
   746 ;; Hardware stack levels used: 1
   747 ;; This function calls:
   748 ;;		Nothing
   749 ;; This function is called by:
   750 ;;		_gpio_pin_initialize
   751 ;;		_seven_segment_write_number
   752 ;;		_dc_motor_move_right
   753 ;;		_dc_motor_move_left
   754 ;;		_dc_motor_stop
   755 ;;		_led_turn_on
   756 ;;		_led_turn_off
   757 ;;		_relay_turn_on
   758 ;;		_relay_turn_off
   759 ;; This function uses a non-reentrant model
   760 ;;
   761                           
   762                           	psect	text5
   763   00FD54                     __ptext5:
   764                           	callstack 0
   765   00FD54                     _gpio_pin_write_logic:
   766                           	callstack 29
   767   00FD54                     
   768                           ;MCAL_Layer/GPIO/hal_gpio.c: 95:       Std_ReturnType ret=(Std_ReturnType)0x01;
   769   00FD54  0E01               	movlw	1
   770   00FD56  6E2D               	movwf	gpio_pin_write_logic@ret^0,c
   771   00FD58                     
   772                           ;MCAL_Layer/GPIO/hal_gpio.c: 96:     if((pin_config==((void*)0))||(pin_config->pin>8 -1)
      +                          ||(pin_config->port>5 -1)){
   773   00FD58  5024               	movf	gpio_pin_write_logic@pin_config^0,w,c
   774   00FD5A  1025               	iorwf	(gpio_pin_write_logic@pin_config+1)^0,w,c
   775   00FD5C  B4D8               	btfsc	status,2,c
   776   00FD5E  EFB3  F07E         	goto	u731
   777   00FD62  EFB5  F07E         	goto	u730
   778   00FD66                     u731:
   779   00FD66  EFD5  F07E         	goto	l1389
   780   00FD6A                     u730:
   781   00FD6A  C024  FFD9         	movff	gpio_pin_write_logic@pin_config,fsr2l
   782   00FD6E  C025  FFDA         	movff	gpio_pin_write_logic@pin_config+1,fsr2h
   783   00FD72  30DF               	rrcf	223,w,c
   784   00FD74  32E8               	rrcf	wreg,f,c
   785   00FD76  32E8               	rrcf	wreg,f,c
   786   00FD78  0B07               	andlw	7
   787   00FD7A  6E27               	movwf	??_gpio_pin_write_logic^0,c
   788   00FD7C  0E08               	movlw	8
   789   00FD7E  6027               	cpfslt	??_gpio_pin_write_logic^0,c
   790   00FD80  EFC4  F07E         	goto	u741
   791   00FD84  EFC6  F07E         	goto	u740
   792   00FD88                     u741:
   793   00FD88  EFD5  F07E         	goto	l1389
   794   00FD8C                     u740:
   795   00FD8C  C024  FFD9         	movff	gpio_pin_write_logic@pin_config,fsr2l
   796   00FD90  C025  FFDA         	movff	gpio_pin_write_logic@pin_config+1,fsr2h
   797   00FD94  50DF               	movf	223,w,c
   798   00FD96  0B07               	andlw	7
   799   00FD98  6E27               	movwf	??_gpio_pin_write_logic^0,c
   800   00FD9A  0E04               	movlw	4
   801   00FD9C  6427               	cpfsgt	??_gpio_pin_write_logic^0,c
   802   00FD9E  EFD3  F07E         	goto	u751
   803   00FDA2  EFD5  F07E         	goto	u750
   804   00FDA6                     u751:
   805   00FDA6  EF38  F07F         	goto	l1397
   806   00FDAA                     u750:
   807   00FDAA                     l1389:
   808                           
   809                           ;MCAL_Layer/GPIO/hal_gpio.c: 97:         ret=(Std_ReturnType)0x00;
   810   00FDAA  0E00               	movlw	0
   811   00FDAC  6E2D               	movwf	gpio_pin_write_logic@ret^0,c
   812                           
   813                           ;MCAL_Layer/GPIO/hal_gpio.c: 98:     }
   814   00FDAE  EF4D  F07F         	goto	l1399
   815   00FDB2                     l1391:
   816                           
   817                           ;MCAL_Layer/GPIO/hal_gpio.c: 102:                 (*lat_registers[pin_config->port]|=((u
      +                          int8)0x01<<pin_config->pin));
   818   00FDB2  C024  FFD9         	movff	gpio_pin_write_logic@pin_config,fsr2l
   819   00FDB6  C025  FFDA         	movff	gpio_pin_write_logic@pin_config+1,fsr2h
   820   00FDBA  30DF               	rrcf	223,w,c
   821   00FDBC  32E8               	rrcf	wreg,f,c
   822   00FDBE  32E8               	rrcf	wreg,f,c
   823   00FDC0  0B07               	andlw	7
   824   00FDC2  6E27               	movwf	??_gpio_pin_write_logic^0,c
   825   00FDC4  0E01               	movlw	1
   826   00FDC6  6E28               	movwf	(??_gpio_pin_write_logic+1)^0,c
   827   00FDC8  2A27               	incf	??_gpio_pin_write_logic^0,f,c
   828   00FDCA  EFE9  F07E         	goto	u764
   829   00FDCE                     u765:
   830   00FDCE  90D8               	bcf	status,0,c
   831   00FDD0  3628               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   832   00FDD2                     u764:
   833   00FDD2  2E27               	decfsz	??_gpio_pin_write_logic^0,f,c
   834   00FDD4  EFE7  F07E         	goto	u765
   835   00FDD8  C024  FFD9         	movff	gpio_pin_write_logic@pin_config,fsr2l
   836   00FDDC  C025  FFDA         	movff	gpio_pin_write_logic@pin_config+1,fsr2h
   837   00FDE0  50DF               	movf	223,w,c
   838   00FDE2  0B07               	andlw	7
   839   00FDE4  6E29               	movwf	(??_gpio_pin_write_logic+2)^0,c
   840   00FDE6  5029               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   841   00FDE8  0D02               	mullw	2
   842   00FDEA  0E0B               	movlw	low _lat_registers
   843   00FDEC  24F3               	addwf	243,w,c
   844   00FDEE  6ED9               	movwf	fsr2l,c
   845   00FDF0  0E00               	movlw	high _lat_registers
   846   00FDF2  20F4               	addwfc	prodh,w,c
   847   00FDF4  6EDA               	movwf	fsr2h,c
   848   00FDF6  CFDE F02A          	movff	postinc2,??_gpio_pin_write_logic+3
   849   00FDFA  CFDD F02B          	movff	postdec2,??_gpio_pin_write_logic+4
   850   00FDFE  C02A  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   851   00FE02  C02B  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   852   00FE06  5028               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   853   00FE08  12DF               	iorwf	indf2,f,c
   854                           
   855                           ;MCAL_Layer/GPIO/hal_gpio.c: 103:                 break;
   856   00FE0A  EF4D  F07F         	goto	l1399
   857   00FE0E                     l1393:
   858                           
   859                           ;MCAL_Layer/GPIO/hal_gpio.c: 105:                 (*lat_registers[pin_config->port]&=~((
      +                          uint8)0x01<<pin_config->pin));
   860   00FE0E  C024  FFD9         	movff	gpio_pin_write_logic@pin_config,fsr2l
   861   00FE12  C025  FFDA         	movff	gpio_pin_write_logic@pin_config+1,fsr2h
   862   00FE16  30DF               	rrcf	223,w,c
   863   00FE18  32E8               	rrcf	wreg,f,c
   864   00FE1A  32E8               	rrcf	wreg,f,c
   865   00FE1C  0B07               	andlw	7
   866   00FE1E  6E27               	movwf	??_gpio_pin_write_logic^0,c
   867   00FE20  0E01               	movlw	1
   868   00FE22  6E28               	movwf	(??_gpio_pin_write_logic+1)^0,c
   869   00FE24  2A27               	incf	??_gpio_pin_write_logic^0,f,c
   870   00FE26  EF17  F07F         	goto	u774
   871   00FE2A                     u775:
   872   00FE2A  90D8               	bcf	status,0,c
   873   00FE2C  3628               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   874   00FE2E                     u774:
   875   00FE2E  2E27               	decfsz	??_gpio_pin_write_logic^0,f,c
   876   00FE30  EF15  F07F         	goto	u775
   877   00FE34  5028               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   878   00FE36  0AFF               	xorlw	255
   879   00FE38  6E29               	movwf	(??_gpio_pin_write_logic+2)^0,c
   880   00FE3A  C024  FFD9         	movff	gpio_pin_write_logic@pin_config,fsr2l
   881   00FE3E  C025  FFDA         	movff	gpio_pin_write_logic@pin_config+1,fsr2h
   882   00FE42  50DF               	movf	223,w,c
   883   00FE44  0B07               	andlw	7
   884   00FE46  6E2A               	movwf	(??_gpio_pin_write_logic+3)^0,c
   885   00FE48  502A               	movf	(??_gpio_pin_write_logic+3)^0,w,c
   886   00FE4A  0D02               	mullw	2
   887   00FE4C  0E0B               	movlw	low _lat_registers
   888   00FE4E  24F3               	addwf	243,w,c
   889   00FE50  6ED9               	movwf	fsr2l,c
   890   00FE52  0E00               	movlw	high _lat_registers
   891   00FE54  20F4               	addwfc	prodh,w,c
   892   00FE56  6EDA               	movwf	fsr2h,c
   893   00FE58  CFDE F02B          	movff	postinc2,??_gpio_pin_write_logic+4
   894   00FE5C  CFDD F02C          	movff	postdec2,??_gpio_pin_write_logic+5
   895   00FE60  C02B  FFD9         	movff	??_gpio_pin_write_logic+4,fsr2l
   896   00FE64  C02C  FFDA         	movff	??_gpio_pin_write_logic+5,fsr2h
   897   00FE68  5029               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   898   00FE6A  16DF               	andwf	indf2,f,c
   899                           
   900                           ;MCAL_Layer/GPIO/hal_gpio.c: 106:                 break;
   901   00FE6C  EF4D  F07F         	goto	l1399
   902   00FE70                     l1397:
   903   00FE70  5026               	movf	gpio_pin_write_logic@logic^0,w,c
   904   00FE72  6E27               	movwf	??_gpio_pin_write_logic^0,c
   905   00FE74  6A28               	clrf	(??_gpio_pin_write_logic+1)^0,c
   906                           
   907                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   908                           ; Switch size 1, requested type "simple"
   909                           ; Number of cases is 1, Range of values is 0 to 0
   910                           ; switch strategies available:
   911                           ; Name         Instructions Cycles
   912                           ; simple_byte            4     3 (average)
   913                           ;	Chosen strategy is simple_byte
   914   00FE76  5028               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   915   00FE78  0A00               	xorlw	0	; case 0
   916   00FE7A  B4D8               	btfsc	status,2,c
   917   00FE7C  EF42  F07F         	goto	l1645
   918   00FE80  EFD5  F07E         	goto	l1389
   919   00FE84                     l1645:
   920                           
   921                           ; Switch size 1, requested type "simple"
   922                           ; Number of cases is 2, Range of values is 0 to 1
   923                           ; switch strategies available:
   924                           ; Name         Instructions Cycles
   925                           ; simple_byte            7     4 (average)
   926                           ;	Chosen strategy is simple_byte
   927   00FE84  5027               	movf	??_gpio_pin_write_logic^0,w,c
   928   00FE86  0A00               	xorlw	0	; case 0
   929   00FE88  B4D8               	btfsc	status,2,c
   930   00FE8A  EF07  F07F         	goto	l1393
   931   00FE8E  0A01               	xorlw	1	; case 1
   932   00FE90  B4D8               	btfsc	status,2,c
   933   00FE92  EFD9  F07E         	goto	l1391
   934   00FE96  EFD5  F07E         	goto	l1389
   935   00FE9A                     l1399:
   936                           
   937                           ;MCAL_Layer/GPIO/hal_gpio.c: 110:     return ret;
   938   00FE9A  502D               	movf	gpio_pin_write_logic@ret^0,w,c
   939   00FE9C  0012               	return		;funcret
   940   00FE9E                     __end_of_gpio_pin_write_logic:
   941                           	callstack 0
   942                           
   943 ;; *************** function _gpio_pin_direction_initialize *****************
   944 ;; Defined at:
   945 ;;		line 44 in file "MCAL_Layer/GPIO/hal_gpio.c"
   946 ;; Parameters:    Size  Location     Type
   947 ;;  pin_config      2    0[COMRAM] PTR const struct .
   948 ;;		 -> seg1.segment_pins(4), seg1(5), relay_initialize@pin_obj(1), led_initialize@pin_obj(1), 
   949 ;; Auto vars:     Size  Location     Type
   950 ;;  ret             1    8[COMRAM] unsigned char 
   951 ;; Return value:  Size  Location     Type
   952 ;;                  1    wreg      unsigned char 
   953 ;; Registers used:
   954 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   955 ;; Tracked objects:
   956 ;;		On entry : 0/0
   957 ;;		On exit  : 0/0
   958 ;;		Unchanged: 0/0
   959 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   960 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   961 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   962 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   963 ;;      Totals:         9       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   964 ;;Total ram usage:        9 bytes
   965 ;; Hardware stack levels used: 1
   966 ;; This function calls:
   967 ;;		Nothing
   968 ;; This function is called by:
   969 ;;		_gpio_pin_initialize
   970 ;;		_button_initialize
   971 ;; This function uses a non-reentrant model
   972 ;;
   973                           
   974                           	psect	text6
   975   00FE9E                     __ptext6:
   976                           	callstack 0
   977   00FE9E                     _gpio_pin_direction_initialize:
   978                           	callstack 27
   979   00FE9E                     
   980                           ;MCAL_Layer/GPIO/hal_gpio.c: 45:     Std_ReturnType ret=(Std_ReturnType)0x01;
   981   00FE9E  0E01               	movlw	1
   982   00FEA0  6E2C               	movwf	gpio_pin_direction_initialize@ret^0,c
   983   00FEA2                     
   984                           ;MCAL_Layer/GPIO/hal_gpio.c: 46:     if((pin_config==((void*)0))||(pin_config->pin>8 -1)
      +                          ||(pin_config->port>5 -1)){
   985   00FEA2  5024               	movf	gpio_pin_direction_initialize@pin_config^0,w,c
   986   00FEA4  1025               	iorwf	(gpio_pin_direction_initialize@pin_config+1)^0,w,c
   987   00FEA6  B4D8               	btfsc	status,2,c
   988   00FEA8  EF58  F07F         	goto	u661
   989   00FEAC  EF5A  F07F         	goto	u660
   990   00FEB0                     u661:
   991   00FEB0  EF7A  F07F         	goto	l1363
   992   00FEB4                     u660:
   993   00FEB4  C024  FFD9         	movff	gpio_pin_direction_initialize@pin_config,fsr2l
   994   00FEB8  C025  FFDA         	movff	gpio_pin_direction_initialize@pin_config+1,fsr2h
   995   00FEBC  30DF               	rrcf	223,w,c
   996   00FEBE  32E8               	rrcf	wreg,f,c
   997   00FEC0  32E8               	rrcf	wreg,f,c
   998   00FEC2  0B07               	andlw	7
   999   00FEC4  6E26               	movwf	??_gpio_pin_direction_initialize^0,c
  1000   00FEC6  0E08               	movlw	8
  1001   00FEC8  6026               	cpfslt	??_gpio_pin_direction_initialize^0,c
  1002   00FECA  EF69  F07F         	goto	u671
  1003   00FECE  EF6B  F07F         	goto	u670
  1004   00FED2                     u671:
  1005   00FED2  EF7A  F07F         	goto	l1363
  1006   00FED6                     u670:
  1007   00FED6  C024  FFD9         	movff	gpio_pin_direction_initialize@pin_config,fsr2l
  1008   00FEDA  C025  FFDA         	movff	gpio_pin_direction_initialize@pin_config+1,fsr2h
  1009   00FEDE  50DF               	movf	223,w,c
  1010   00FEE0  0B07               	andlw	7
  1011   00FEE2  6E26               	movwf	??_gpio_pin_direction_initialize^0,c
  1012   00FEE4  0E04               	movlw	4
  1013   00FEE6  6426               	cpfsgt	??_gpio_pin_direction_initialize^0,c
  1014   00FEE8  EF78  F07F         	goto	u681
  1015   00FEEC  EF7A  F07F         	goto	u680
  1016   00FEF0                     u681:
  1017   00FEF0  EFDD  F07F         	goto	l1371
  1018   00FEF4                     u680:
  1019   00FEF4                     l1363:
  1020                           
  1021                           ;MCAL_Layer/GPIO/hal_gpio.c: 47:         ret=(Std_ReturnType)0x00;
  1022   00FEF4  0E00               	movlw	0
  1023   00FEF6  6E2C               	movwf	gpio_pin_direction_initialize@ret^0,c
  1024                           
  1025                           ;MCAL_Layer/GPIO/hal_gpio.c: 48:     }
  1026   00FEF8  EFFE  F07F         	goto	l1373
  1027   00FEFC                     l1365:
  1028                           
  1029                           ;MCAL_Layer/GPIO/hal_gpio.c: 52:                 (*tris_registers[pin_config->port]&=~((
      +                          uint8)0x01<<pin_config->pin));
  1030   00FEFC  C024  FFD9         	movff	gpio_pin_direction_initialize@pin_config,fsr2l
  1031   00FF00  C025  FFDA         	movff	gpio_pin_direction_initialize@pin_config+1,fsr2h
  1032   00FF04  30DF               	rrcf	223,w,c
  1033   00FF06  32E8               	rrcf	wreg,f,c
  1034   00FF08  32E8               	rrcf	wreg,f,c
  1035   00FF0A  0B07               	andlw	7
  1036   00FF0C  6E26               	movwf	??_gpio_pin_direction_initialize^0,c
  1037   00FF0E  0E01               	movlw	1
  1038   00FF10  6E27               	movwf	(??_gpio_pin_direction_initialize+1)^0,c
  1039   00FF12  2A26               	incf	??_gpio_pin_direction_initialize^0,f,c
  1040   00FF14  EF8E  F07F         	goto	u694
  1041   00FF18                     u695:
  1042   00FF18  90D8               	bcf	status,0,c
  1043   00FF1A  3627               	rlcf	(??_gpio_pin_direction_initialize+1)^0,f,c
  1044   00FF1C                     u694:
  1045   00FF1C  2E26               	decfsz	??_gpio_pin_direction_initialize^0,f,c
  1046   00FF1E  EF8C  F07F         	goto	u695
  1047   00FF22  5027               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
  1048   00FF24  0AFF               	xorlw	255
  1049   00FF26  6E28               	movwf	(??_gpio_pin_direction_initialize+2)^0,c
  1050   00FF28  C024  FFD9         	movff	gpio_pin_direction_initialize@pin_config,fsr2l
  1051   00FF2C  C025  FFDA         	movff	gpio_pin_direction_initialize@pin_config+1,fsr2h
  1052   00FF30  50DF               	movf	223,w,c
  1053   00FF32  0B07               	andlw	7
  1054   00FF34  6E29               	movwf	(??_gpio_pin_direction_initialize+3)^0,c
  1055   00FF36  5029               	movf	(??_gpio_pin_direction_initialize+3)^0,w,c
  1056   00FF38  0D02               	mullw	2
  1057   00FF3A  0E15               	movlw	low _tris_registers
  1058   00FF3C  24F3               	addwf	243,w,c
  1059   00FF3E  6ED9               	movwf	fsr2l,c
  1060   00FF40  0E00               	movlw	high _tris_registers
  1061   00FF42  20F4               	addwfc	prodh,w,c
  1062   00FF44  6EDA               	movwf	fsr2h,c
  1063   00FF46  CFDE F02A          	movff	postinc2,??_gpio_pin_direction_initialize+4
  1064   00FF4A  CFDD F02B          	movff	postdec2,??_gpio_pin_direction_initialize+5
  1065   00FF4E  C02A  FFD9         	movff	??_gpio_pin_direction_initialize+4,fsr2l
  1066   00FF52  C02B  FFDA         	movff	??_gpio_pin_direction_initialize+5,fsr2h
  1067   00FF56  5028               	movf	(??_gpio_pin_direction_initialize+2)^0,w,c
  1068   00FF58  16DF               	andwf	indf2,f,c
  1069                           
  1070                           ;MCAL_Layer/GPIO/hal_gpio.c: 53:                 break;
  1071   00FF5A  EFFE  F07F         	goto	l1373
  1072   00FF5E                     l1367:
  1073                           
  1074                           ;MCAL_Layer/GPIO/hal_gpio.c: 55:                 (*tris_registers[pin_config->port]|=((u
      +                          int8)0x01<<pin_config->pin));
  1075   00FF5E  C024  FFD9         	movff	gpio_pin_direction_initialize@pin_config,fsr2l
  1076   00FF62  C025  FFDA         	movff	gpio_pin_direction_initialize@pin_config+1,fsr2h
  1077   00FF66  30DF               	rrcf	223,w,c
  1078   00FF68  32E8               	rrcf	wreg,f,c
  1079   00FF6A  32E8               	rrcf	wreg,f,c
  1080   00FF6C  0B07               	andlw	7
  1081   00FF6E  6E26               	movwf	??_gpio_pin_direction_initialize^0,c
  1082   00FF70  0E01               	movlw	1
  1083   00FF72  6E27               	movwf	(??_gpio_pin_direction_initialize+1)^0,c
  1084   00FF74  2A26               	incf	??_gpio_pin_direction_initialize^0,f,c
  1085   00FF76  EFBF  F07F         	goto	u704
  1086   00FF7A                     u705:
  1087   00FF7A  90D8               	bcf	status,0,c
  1088   00FF7C  3627               	rlcf	(??_gpio_pin_direction_initialize+1)^0,f,c
  1089   00FF7E                     u704:
  1090   00FF7E  2E26               	decfsz	??_gpio_pin_direction_initialize^0,f,c
  1091   00FF80  EFBD  F07F         	goto	u705
  1092   00FF84  C024  FFD9         	movff	gpio_pin_direction_initialize@pin_config,fsr2l
  1093   00FF88  C025  FFDA         	movff	gpio_pin_direction_initialize@pin_config+1,fsr2h
  1094   00FF8C  50DF               	movf	223,w,c
  1095   00FF8E  0B07               	andlw	7
  1096   00FF90  6E28               	movwf	(??_gpio_pin_direction_initialize+2)^0,c
  1097   00FF92  5028               	movf	(??_gpio_pin_direction_initialize+2)^0,w,c
  1098   00FF94  0D02               	mullw	2
  1099   00FF96  0E15               	movlw	low _tris_registers
  1100   00FF98  24F3               	addwf	243,w,c
  1101   00FF9A  6ED9               	movwf	fsr2l,c
  1102   00FF9C  0E00               	movlw	high _tris_registers
  1103   00FF9E  20F4               	addwfc	prodh,w,c
  1104   00FFA0  6EDA               	movwf	fsr2h,c
  1105   00FFA2  CFDE F029          	movff	postinc2,??_gpio_pin_direction_initialize+3
  1106   00FFA6  CFDD F02A          	movff	postdec2,??_gpio_pin_direction_initialize+4
  1107   00FFAA  C029  FFD9         	movff	??_gpio_pin_direction_initialize+3,fsr2l
  1108   00FFAE  C02A  FFDA         	movff	??_gpio_pin_direction_initialize+4,fsr2h
  1109   00FFB2  5027               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
  1110   00FFB4  12DF               	iorwf	indf2,f,c
  1111                           
  1112                           ;MCAL_Layer/GPIO/hal_gpio.c: 56:                 break;
  1113   00FFB6  EFFE  F07F         	goto	l1373
  1114   00FFBA                     l1371:
  1115   00FFBA  C024  FFD9         	movff	gpio_pin_direction_initialize@pin_config,fsr2l
  1116   00FFBE  C025  FFDA         	movff	gpio_pin_direction_initialize@pin_config+1,fsr2h
  1117   00FFC2  BCDF               	btfsc	indf2,6,c
  1118   00FFC4  EFE6  F07F         	goto	u711
  1119   00FFC8  EFE9  F07F         	goto	u710
  1120   00FFCC                     u711:
  1121   00FFCC  0E01               	movlw	1
  1122   00FFCE  EFEA  F07F         	goto	u720
  1123   00FFD2                     u710:
  1124   00FFD2  0E00               	movlw	0
  1125   00FFD4                     u720:
  1126   00FFD4  6E26               	movwf	??_gpio_pin_direction_initialize^0,c
  1127   00FFD6  6A27               	clrf	(??_gpio_pin_direction_initialize+1)^0,c
  1128                           
  1129                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1130                           ; Switch size 1, requested type "simple"
  1131                           ; Number of cases is 1, Range of values is 0 to 0
  1132                           ; switch strategies available:
  1133                           ; Name         Instructions Cycles
  1134                           ; simple_byte            4     3 (average)
  1135                           ;	Chosen strategy is simple_byte
  1136   00FFD8  5027               	movf	(??_gpio_pin_direction_initialize+1)^0,w,c
  1137   00FFDA  0A00               	xorlw	0	; case 0
  1138   00FFDC  B4D8               	btfsc	status,2,c
  1139   00FFDE  EFF3  F07F         	goto	l1647
  1140   00FFE2  EF7A  F07F         	goto	l1363
  1141   00FFE6                     l1647:
  1142                           
  1143                           ; Switch size 1, requested type "simple"
  1144                           ; Number of cases is 2, Range of values is 0 to 1
  1145                           ; switch strategies available:
  1146                           ; Name         Instructions Cycles
  1147                           ; simple_byte            7     4 (average)
  1148                           ;	Chosen strategy is simple_byte
  1149   00FFE6  5026               	movf	??_gpio_pin_direction_initialize^0,w,c
  1150   00FFE8  0A00               	xorlw	0	; case 0
  1151   00FFEA  B4D8               	btfsc	status,2,c
  1152   00FFEC  EF7E  F07F         	goto	l1365
  1153   00FFF0  0A01               	xorlw	1	; case 1
  1154   00FFF2  B4D8               	btfsc	status,2,c
  1155   00FFF4  EFAF  F07F         	goto	l1367
  1156   00FFF8  EF7A  F07F         	goto	l1363
  1157   00FFFC                     l1373:
  1158                           
  1159                           ;MCAL_Layer/GPIO/hal_gpio.c: 61:     return ret;
  1160   00FFFC  502C               	movf	gpio_pin_direction_initialize@ret^0,w,c
  1161   00FFFE  0012               	return		;funcret
  1162   010000                     __end_of_gpio_pin_direction_initialize:
  1163                           	callstack 0
  1164   000000                     
  1165                           	psect	rparam
  1166   000000                     
  1167                           	psect	config
  1168                           
  1169                           ; Padding undefined space
  1170   300000                     	org	3145728
  1171   300000  FF                 	db	255
  1172                           
  1173                           ;Config register CONFIG1H @ 0x300001
  1174                           ;	Oscillator Selection bits
  1175                           ;	OSC = HS, HS oscillator
  1176                           ;	Fail-Safe Clock Monitor Enable bit
  1177                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1178                           ;	Internal/External Oscillator Switchover bit
  1179                           ;	IESO = OFF, Oscillator Switchover mode disabled
  1180   300001                     	org	3145729
  1181   300001  02                 	db	2
  1182                           
  1183                           ;Config register CONFIG2L @ 0x300002
  1184                           ;	Power-up Timer Enable bit
  1185                           ;	PWRT = OFF, PWRT disabled
  1186                           ;	Brown-out Reset Enable bits
  1187                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
  1188                           ;	Brown Out Reset Voltage bits
  1189                           ;	BORV = 1, 
  1190   300002                     	org	3145730
  1191   300002  09                 	db	9
  1192                           
  1193                           ;Config register CONFIG2H @ 0x300003
  1194                           ;	Watchdog Timer Enable bit
  1195                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  1196                           ;	Watchdog Timer Postscale Select bits
  1197                           ;	WDTPS = 32768, 1:32768
  1198   300003                     	org	3145731
  1199   300003  1E                 	db	30
  1200                           
  1201                           ; Padding undefined space
  1202   300004                     	org	3145732
  1203   300004  FF                 	db	255
  1204                           
  1205                           ;Config register CONFIG3H @ 0x300005
  1206                           ;	CCP2 MUX bit
  1207                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
  1208                           ;	PORTB A/D Enable bit
  1209                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
  1210                           ;	Low-Power Timer1 Oscillator Enable bit
  1211                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  1212                           ;	MCLR Pin Enable bit
  1213                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  1214   300005                     	org	3145733
  1215   300005  81                 	db	129
  1216                           
  1217                           ;Config register CONFIG4L @ 0x300006
  1218                           ;	Stack Full/Underflow Reset Enable bit
  1219                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1220                           ;	Single-Supply ICSP Enable bit
  1221                           ;	LVP = OFF, Single-Supply ICSP disabled
  1222                           ;	Extended Instruction Set Enable bit
  1223                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  1224                           ;	Background Debugger Enable bit
  1225                           ;	DEBUG = 0x1, unprogrammed default
  1226   300006                     	org	3145734
  1227   300006  81                 	db	129
  1228                           
  1229                           ; Padding undefined space
  1230   300007                     	org	3145735
  1231   300007  FF                 	db	255
  1232                           
  1233                           ;Config register CONFIG5L @ 0x300008
  1234                           ;	Code Protection bit
  1235                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
  1236                           ;	Code Protection bit
  1237                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
  1238                           ;	Code Protection bit
  1239                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
  1240                           ;	Code Protection bit
  1241                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
  1242   300008                     	org	3145736
  1243   300008  0F                 	db	15
  1244                           
  1245                           ;Config register CONFIG5H @ 0x300009
  1246                           ;	Boot Block Code Protection bit
  1247                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  1248                           ;	Data EEPROM Code Protection bit
  1249                           ;	CPD = OFF, Data EEPROM not code-protected
  1250   300009                     	org	3145737
  1251   300009  C0                 	db	192
  1252                           
  1253                           ;Config register CONFIG6L @ 0x30000A
  1254                           ;	Write Protection bit
  1255                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
  1256                           ;	Write Protection bit
  1257                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
  1258                           ;	Write Protection bit
  1259                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
  1260                           ;	Write Protection bit
  1261                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
  1262   30000A                     	org	3145738
  1263   30000A  0F                 	db	15
  1264                           
  1265                           ;Config register CONFIG6H @ 0x30000B
  1266                           ;	Configuration Register Write Protection bit
  1267                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  1268                           ;	Boot Block Write Protection bit
  1269                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  1270                           ;	Data EEPROM Write Protection bit
  1271                           ;	WRTD = OFF, Data EEPROM not write-protected
  1272   30000B                     	org	3145739
  1273   30000B  E0                 	db	224
  1274                           
  1275                           ;Config register CONFIG7L @ 0x30000C
  1276                           ;	Table Read Protection bit
  1277                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  1278                           ;	Table Read Protection bit
  1279                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  1280                           ;	Table Read Protection bit
  1281                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  1282                           ;	Table Read Protection bit
  1283                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  1284   30000C                     	org	3145740
  1285   30000C  0F                 	db	15
  1286                           
  1287                           ;Config register CONFIG7H @ 0x30000D
  1288                           ;	Boot Block Table Read Protection bit
  1289                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  1290   30000D                     	org	3145741
  1291   30000D  40                 	db	64
  1292                           tosu	equ	0xFFF
  1293                           tosh	equ	0xFFE
  1294                           tosl	equ	0xFFD
  1295                           stkptr	equ	0xFFC
  1296                           pclatu	equ	0xFFB
  1297                           pclath	equ	0xFFA
  1298                           pcl	equ	0xFF9
  1299                           tblptru	equ	0xFF8
  1300                           tblptrh	equ	0xFF7
  1301                           tblptrl	equ	0xFF6
  1302                           tablat	equ	0xFF5
  1303                           prodh	equ	0xFF4
  1304                           prodl	equ	0xFF3
  1305                           indf0	equ	0xFEF
  1306                           postinc0	equ	0xFEE
  1307                           postdec0	equ	0xFED
  1308                           preinc0	equ	0xFEC
  1309                           plusw0	equ	0xFEB
  1310                           fsr0h	equ	0xFEA
  1311                           fsr0l	equ	0xFE9
  1312                           wreg	equ	0xFE8
  1313                           indf1	equ	0xFE7
  1314                           postinc1	equ	0xFE6
  1315                           postdec1	equ	0xFE5
  1316                           preinc1	equ	0xFE4
  1317                           plusw1	equ	0xFE3
  1318                           fsr1h	equ	0xFE2
  1319                           fsr1l	equ	0xFE1
  1320                           bsr	equ	0xFE0
  1321                           indf2	equ	0xFDF
  1322                           postinc2	equ	0xFDE
  1323                           postdec2	equ	0xFDD
  1324                           preinc2	equ	0xFDC
  1325                           plusw2	equ	0xFDB
  1326                           fsr2h	equ	0xFDA
  1327                           fsr2l	equ	0xFD9
  1328                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        35
    BSS         7
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     20      63
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    seven_segment_write_number@seg	PTR const struct . size(2) Largest target is 5
		 -> seg1(COMRAM[5]), 

    seven_segment_initialize@seg	PTR const struct . size(2) Largest target is 5
		 -> seg1(COMRAM[5]), 

    gpio_pin_write_logic@pin_config	PTR const struct . size(2) Largest target is 5
		 -> seg1.segment_pins(COMRAM[4]), seg1(COMRAM[5]), relay_turn_off@pin_obj(COMRAM[1]), relay_turn_on@pin_obj(COMRAM[1]), 
		 -> relay_initialize@pin_obj(COMRAM[1]), led_turn_off@pin_obj(COMRAM[1]), led_turn_on@pin_obj(COMRAM[1]), led_initialize@pin_obj(COMRAM[1]), 

    gpio_pin_direction_initialize@pin_config	PTR const struct . size(2) Largest target is 5
		 -> seg1.segment_pins(COMRAM[4]), seg1(COMRAM[5]), relay_initialize@pin_obj(COMRAM[1]), led_initialize@pin_obj(COMRAM[1]), 

    gpio_pin_initialize@pin_config	PTR const struct . size(2) Largest target is 5
		 -> seg1.segment_pins(COMRAM[4]), seg1(COMRAM[5]), relay_initialize@pin_obj(COMRAM[1]), led_initialize@pin_obj(COMRAM[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 3967
		 -> RAM(DATA[3967]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 3967
		 -> RAM(DATA[3967]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 3967
		 -> RAM(DATA[3967]), 


Critical Paths under _main in COMRAM

    _seven_segment_write_number->_gpio_pin_write_logic
    _application_initialize->_seven_segment_initialize
    _seven_segment_initialize->_gpio_pin_initialize
    _gpio_pin_initialize->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0    6748
                                             17 COMRAM     3     3      0
             _application_initialize
         _seven_segment_write_number
 ---------------------------------------------------------------------------------
 (1) _seven_segment_write_number                           4     1      3    2865
                                             10 COMRAM     4     1      3
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _application_initialize                               0     0      0    3814
           _seven_segment_initialize
 ---------------------------------------------------------------------------------
 (2) _seven_segment_initialize                             3     1      2    3814
                                             14 COMRAM     3     1      2
                _gpio_pin_initialize
 ---------------------------------------------------------------------------------
 (3) _gpio_pin_initialize                                  4     2      2    3600
                                             10 COMRAM     4     2      2
      _gpio_pin_direction_initialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_write_logic                                10     7      3    2481
                                              0 COMRAM    10     7      3
 ---------------------------------------------------------------------------------
 (4) _gpio_pin_direction_initialize                        9     7      2     353
                                              0 COMRAM     9     7      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 4
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _application_initialize
     _seven_segment_initialize
       _gpio_pin_initialize
         _gpio_pin_direction_initialize
         _gpio_pin_write_logic
   _seven_segment_write_number
     _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      38        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBIGSFR           80      0       0      37        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F     14      3F       1       49.6%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      3F      12        0.0%
DATA                 0      0      3F       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Aug 29 17:00:21 2023

                                    l124 FCC4                                      l223 FB36  
                                    l136 FFFE                                      l232 FC3A  
                                    l155 FE9C                                      l239 FD52  
                                    u710 FFD2                                      u711 FFCC  
                                    u720 FFD4                                      u704 FF7E  
                                    u800 FC8E                                      u705 FF7A  
                                    u801 FC8A                                      u730 FD6A  
                                    u810 FBEC                                      u731 FD66  
                                    u811 FBE8                                      u660 FEB4  
                                    u740 FD8C                                      u820 FCD8  
                                    u661 FEB0                                      u741 FD88  
                                    u821 FCD4                                      u670 FED6  
                                    u750 FDAA                                      u830 FCE8  
                                    u671 FED2                                      u751 FDA6  
                                    u831 FCE4                                      u680 FEF4  
                                    u681 FEF0                                      u764 FDD2  
                                    u780 FC4E                                      u765 FDCE  
                                    u781 FC4A                                      u694 FF1C  
                                    u774 FE2E                                      u790 FC70  
                                    u695 FF18                                      u775 FE2A  
                                    u791 FC6C            gpio_pin_initialize@pin_config 002E  
                                    _ret 003F                                      prod 0FF3  
                    led_initialize@F2881 003E                                      wreg 0FE8  
                  relay_initialize@F2875 003A              ?_seven_segment_write_number 002E  
                                   l1411 FC4E                                     l1413 FC70  
                                   l1415 FC8E                                     l1407 FC3C  
                                   l1431 FC38                                     l1423 FBDA  
                                   l1361 FED6                                     l1417 FC96  
                                   l1409 FC3C                                     l1425 FBDA  
                                   l1441 FCD8                                     l1371 FFBA  
                                   l1363 FEF4                                     l1355 FE9E  
                                   l1419 FCC2                                     l1427 FBEC  
                                   l1435 FB28                                     l1443 FCE8  
                                   l1365 FEFC                                     l1373 FFFC  
                                   l1357 FEA2                                     l1381 FD54  
                                   l1429 FBF4                                     l1445 FCEC  
                                   l1437 FCC6                                     l1621 FB96  
                                   l1367 FF5E                                     l1359 FEB4  
                                   l1391 FDB2                                     l1383 FD58  
                                   l1439 FCC6                                     l1631 FBAA  
                                   l1623 FB96                                     l1393 FE0E  
                                   l1385 FD6A                                     l1633 FBC0  
                                   l1387 FD8C                                     l1635 FBC2  
                                   l1619 FB92                                     l1645 FE84  
                                   l1397 FE70                                     l1389 FDAA  
                                   l1629 FB9A                                     l1647 FFE6  
                                   l1399 FE9A                                     u1010 FBD2  
                                   u1011 FBCE                                     u1027 FBB4  
                                   _seg1 001F                                     _main FB92  
                                   fsr2h 0FDA                                     indf2 0FDF  
                                   fsr1l 0FE1                                     fsr2l 0FD9  
                                   prodl 0FF3                                     start 0000  
                           ___param_bank 0000                     _gpio_pin_write_logic FD54  
                                  ?_main 0024                 ??_application_initialize 0035  
                    relay_turn_off@F2885 0038                                    tablat 0FF5  
                                  status 0FD8           ?_gpio_pin_direction_initialize 0024  
                        __initialization FB5C                             __end_of_main FBDA  
                  ?_gpio_pin_write_logic 0024                            _lat_registers 000B  
                                 ??_main 0035                            __activetblptr 0002  
                       led_turn_on@F2886 003D                                   clear_0 FB82  
                                 isa$std 0001                             __pdataCOMRAM 0001  
                                 tblptrh 0FF7                                   tblptrl 0FF6  
                                 tblptru 0FF8                               __accesstop 0080  
                __end_of__initialization FB88                            ___rparam_used 0001  
                 ??_gpio_pin_write_logic 0027                           __pcstackCOMRAM 0024  
                 _application_initialize FB28                               __pnvCOMRAM 003F  
                      led_turn_off@F2891 003C                          led_toggle@F2896 003B  
               _seven_segment_initialize FBDA              seven_segment_initialize@seg 0032  
            seven_segment_initialize@ret 0034                           _tris_registers 0015  
                                __Hparam 0000                                  __Lparam 0000  
                    _gpio_pin_initialize FC3C                                  __pcinit FB5C  
                                __ramtop 1000                                  __ptext0 FB92  
                                __ptext1 FCC6                                  __ptext2 FB28  
                                __ptext3 FBDA                                  __ptext4 FC3C  
                                __ptext5 FD54                                  __ptext6 FE9E  
        ??_gpio_pin_direction_initialize 0026                     ?_gpio_pin_initialize 002E  
                                main@cnt 0037                     end_of_initialization FB88  
                          __Lmediumconst 0000                                  postdec1 0FE5  
                                postdec2 0FDD                                  postinc0 0FEE  
                                postinc2 0FDE                    ??_gpio_pin_initialize 0030  
                     relay_turn_on@F2880 0039                            __pidataCOMRAM FB39  
                    start_initialization FB5C             ??_seven_segment_write_number 0031  
  __end_of_gpio_pin_direction_initialize 0000            _gpio_pin_direction_initialize FE9E  
                ?_application_initialize 0024               ??_seven_segment_initialize 0034  
                            __pbssCOMRAM 0038           __end_of_application_initialize FB38  
         gpio_pin_write_logic@pin_config 0024                gpio_pin_write_logic@logic 0026  
       gpio_pin_direction_initialize@ret 002C  gpio_pin_direction_initialize@pin_config 0024  
     __end_of_seven_segment_write_number FD54               _seven_segment_write_number FCC6  
                 gpio_pin_initialize@ret 0031                  gpio_pin_write_logic@ret 002D  
                              copy_data0 FB70                                 __Hrparam 0000  
                               __Lrparam 0000         __end_of_seven_segment_initialize FC3C  
          seven_segment_write_number@seg 002E            seven_segment_write_number@ret 0031  
            __end_of_gpio_pin_initialize FCC6                                 isa$xinst 0000  
       seven_segment_write_number@number 0030             __end_of_gpio_pin_write_logic FE9E  
                         _port_registers 0001                ?_seven_segment_initialize 0032  
