
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _0988_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
    43    0.238956    0.163286    0.115067    2.115067 ^ rst_n (in)
                                                         rst_n (net)
                      0.163286    0.000000    2.115067 ^ _0988_/RESET_B (sg13g2_dfrbpq_1)
                                              2.115067   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _0988_/CLK (sg13g2_dfrbpq_1)
                                 -0.099138    9.650863   library recovery time
                                              9.650863   data required time
---------------------------------------------------------------------------------------------
                                              9.650863   data required time
                                             -2.115067   data arrival time
---------------------------------------------------------------------------------------------
                                              7.535795   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _1007_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 ^ input external delay
    14    0.043080    0.038455    0.023133    2.023133 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.038455    0.000000    2.023133 ^ _0654_/A (sg13g2_and2_1)
    25    0.107122    0.283796    0.246960    2.270093 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.283796    0.000000    2.270093 ^ _0656_/B (sg13g2_xnor2_1)
     2    0.010021    0.114627    0.130512    2.400606 ^ _0656_/Y (sg13g2_xnor2_1)
                                                         _0198_ (net)
                      0.114627    0.000000    2.400606 ^ _0667_/A (sg13g2_xor2_1)
     2    0.008795    0.073570    0.112437    2.513043 ^ _0667_/X (sg13g2_xor2_1)
                                                         _0209_ (net)
                      0.073570    0.000000    2.513043 ^ _0669_/B (sg13g2_xnor2_1)
     2    0.009369    0.077425    0.082630    2.595673 ^ _0669_/Y (sg13g2_xnor2_1)
                                                         _0211_ (net)
                      0.077425    0.000000    2.595673 ^ _0670_/B (sg13g2_xor2_1)
     3    0.012718    0.091044    0.112635    2.708308 ^ _0670_/X (sg13g2_xor2_1)
                                                         _0212_ (net)
                      0.091044    0.000000    2.708308 ^ _0674_/A (sg13g2_xnor2_1)
     3    0.009310    0.058925    0.081964    2.790272 v _0674_/Y (sg13g2_xnor2_1)
                                                         _0216_ (net)
                      0.058925    0.000000    2.790272 v _0679_/B_N (sg13g2_nor2b_1)
     1    0.003341    0.021830    0.058024    2.848296 v _0679_/Y (sg13g2_nor2b_1)
                                                         _0220_ (net)
                      0.021830    0.000000    2.848296 v _0680_/B1 (sg13g2_o21ai_1)
     2    0.006239    0.070908    0.032449    2.880745 ^ _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.070908    0.000000    2.880745 ^ _0682_/A (sg13g2_nand2_1)
     4    0.013135    0.068125    0.076357    2.957102 v _0682_/Y (sg13g2_nand2_1)
                                                         _0223_ (net)
                      0.068125    0.000000    2.957102 v _0838_/B2 (sg13g2_a221oi_1)
     4    0.016952    0.180902    0.175896    3.132997 ^ _0838_/Y (sg13g2_a221oi_1)
                                                         _0371_ (net)
                      0.180902    0.000000    3.132997 ^ _0868_/A1 (sg13g2_o21ai_1)
     3    0.010196    0.074464    0.099800    3.232798 v _0868_/Y (sg13g2_o21ai_1)
                                                         _0399_ (net)
                      0.074464    0.000000    3.232798 v _0882_/A1 (sg13g2_a21oi_1)
     1    0.006136    0.055329    0.064652    3.297449 ^ _0882_/Y (sg13g2_a21oi_1)
                                                         _0412_ (net)
                      0.055329    0.000000    3.297449 ^ _0888_/A (sg13g2_xnor2_1)
     1    0.003338    0.032808    0.052184    3.349634 v _0888_/Y (sg13g2_xnor2_1)
                                                         _0418_ (net)
                      0.032808    0.000000    3.349634 v _0890_/A2 (sg13g2_o21ai_1)
     1    0.001496    0.044587    0.047186    3.396820 ^ _0890_/Y (sg13g2_o21ai_1)
                                                         _0019_ (net)
                      0.044587    0.000000    3.396820 ^ _1007_/D (sg13g2_dfrbpq_1)
                                              3.396820   data arrival time

                      0.150000   10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                              9.750000 ^ _1007_/CLK (sg13g2_dfrbpq_1)
                                 -0.067292    9.682708   library setup time
                                              9.682708   data required time
---------------------------------------------------------------------------------------------
                                              9.682708   data required time
                                             -3.396820   data arrival time
---------------------------------------------------------------------------------------------
                                              6.285888   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_n                                     8     43    -35 (VIOLATED)
_0950_/Y                                  8     36    -28 (VIOLATED)
_0654_/X                                  8     25    -17 (VIOLATED)
_0513_/Y                                  8     21    -13 (VIOLATED)
x_int4[2]                                 8     15     -7 (VIOLATED)
x_int4[0]                                 8     14     -6 (VIOLATED)
_0525_/Y                                  8     12     -4 (VIOLATED)
_0737_/Y                                  8     12     -4 (VIOLATED)
x_int4[3]                                 8     10     -2 (VIOLATED)
x_int4[1]                                 8      9        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 556 unannotated drivers.
 class_id[0]
 class_id[1]
 class_id[2]
 clk
 new_class
 new_feat
 rst_n
 w_int8[0]
 w_int8[1]
 w_int8[2]
 w_int8[3]
 w_int8[4]
 w_int8[5]
 w_int8[6]
 w_int8[7]
 x_int4[0]
 x_int4[1]
 x_int4[2]
 x_int4[3]
 _0494_/Y
 _0495_/Y
 _0496_/Y
 _0497_/Y
 _0498_/Y
 _0499_/Y
 _0500_/Y
 _0501_/Y
 _0502_/Y
 _0503_/Y
 _0504_/Y
 _0505_/Y
 _0506_/Y
 _0507_/Y
 _0508_/Y
 _0509_/Y
 _0510_/Y
 _0511_/Y
 _0512_/Y
 _0513_/Y
 _0514_/Y
 _0515_/Y
 _0516_/Y
 _0517_/Y
 _0518_/Y
 _0519_/Y
 _0520_/X
 _0521_/Y
 _0522_/Y
 _0523_/X
 _0524_/Y
 _0525_/Y
 _0526_/Y
 _0527_/Y
 _0528_/Y
 _0529_/Y
 _0530_/Y
 _0531_/Y
 _0532_/Y
 _0533_/Y
 _0534_/X
 _0535_/Y
 _0536_/Y
 _0537_/X
 _0538_/Y
 _0539_/Y
 _0540_/Y
 _0541_/Y
 _0542_/Y
 _0543_/Y
 _0544_/Y
 _0545_/Y
 _0546_/X
 _0547_/Y
 _0548_/Y
 _0549_/Y
 _0550_/Y
 _0551_/Y
 _0552_/Y
 _0553_/Y
 _0554_/Y
 _0555_/Y
 _0556_/Y
 _0557_/Y
 _0558_/X
 _0559_/Y
 _0560_/Y
 _0561_/Y
 _0562_/Y
 _0563_/Y
 _0564_/X
 _0565_/Y
 _0566_/Y
 _0567_/Y
 _0568_/Y
 _0569_/Y
 _0570_/Y
 _0571_/Y
 _0572_/Y
 _0573_/X
 _0574_/Y
 _0575_/Y
 _0576_/Y
 _0577_/Y
 _0578_/Y
 _0579_/Y
 _0580_/Y
 _0581_/Y
 _0582_/Y
 _0583_/Y
 _0584_/Y
 _0585_/X
 _0586_/Y
 _0587_/Y
 _0588_/Y
 _0589_/X
 _0590_/X
 _0591_/Y
 _0592_/X
 _0593_/Y
 _0594_/Y
 _0595_/Y
 _0596_/Y
 _0597_/Y
 _0598_/Y
 _0599_/X
 _0600_/Y
 _0601_/Y
 _0602_/Y
 _0603_/Y
 _0604_/Y
 _0605_/Y
 _0606_/Y
 _0607_/Y
 _0608_/Y
 _0609_/Y
 _0610_/X
 _0611_/Y
 _0612_/Y
 _0613_/X
 _0614_/Y
 _0615_/Y
 _0616_/X
 _0617_/Y
 _0618_/Y
 _0619_/Y
 _0620_/X
 _0621_/Y
 _0622_/Y
 _0623_/X
 _0624_/Y
 _0625_/Y
 _0626_/Y
 _0627_/X
 _0628_/Y
 _0629_/Y
 _0630_/Y
 _0631_/Y
 _0632_/Y
 _0633_/Y
 _0634_/Y
 _0635_/Y
 _0636_/Y
 _0637_/Y
 _0638_/Y
 _0639_/X
 _0640_/X
 _0641_/X
 _0642_/X
 _0643_/Y
 _0644_/Y
 _0645_/Y
 _0646_/Y
 _0647_/Y
 _0648_/Y
 _0649_/Y
 _0650_/Y
 _0651_/Y
 _0652_/Y
 _0653_/Y
 _0654_/X
 _0655_/Y
 _0656_/Y
 _0657_/Y
 _0658_/Y
 _0659_/Y
 _0660_/Y
 _0661_/Y
 _0662_/Y
 _0663_/Y
 _0664_/Y
 _0665_/Y
 _0666_/Y
 _0667_/X
 _0668_/Y
 _0669_/Y
 _0670_/X
 _0671_/Y
 _0672_/Y
 _0673_/Y
 _0674_/Y
 _0675_/Y
 _0676_/Y
 _0677_/Y
 _0678_/X
 _0679_/Y
 _0680_/Y
 _0681_/X
 _0682_/Y
 _0683_/Y
 _0684_/Y
 _0685_/Y
 _0686_/Y
 _0687_/Y
 _0688_/Y
 _0689_/Y
 _0690_/Y
 _0691_/X
 _0692_/Y
 _0693_/Y
 _0694_/Y
 _0695_/Y
 _0696_/X
 _0697_/Y
 _0698_/Y
 _0699_/X
 _0700_/Y
 _0701_/Y
 _0702_/X
 _0703_/Y
 _0704_/Y
 _0705_/Y
 _0706_/X
 _0707_/Y
 _0708_/Y
 _0709_/Y
 _0710_/Y
 _0711_/Y
 _0712_/Y
 _0713_/Y
 _0714_/Y
 _0715_/Y
 _0716_/Y
 _0717_/Y
 _0718_/Y
 _0719_/Y
 _0720_/Y
 _0721_/Y
 _0722_/X
 _0723_/Y
 _0724_/Y
 _0725_/Y
 _0726_/Y
 _0727_/Y
 _0728_/Y
 _0729_/Y
 _0730_/Y
 _0731_/Y
 _0732_/Y
 _0733_/Y
 _0734_/Y
 _0735_/Y
 _0736_/Y
 _0737_/Y
 _0738_/Y
 _0739_/X
 _0740_/Y
 _0741_/Y
 _0742_/X
 _0743_/Y
 _0744_/Y
 _0745_/X
 _0746_/Y
 _0747_/Y
 _0748_/Y
 _0749_/Y
 _0750_/Y
 _0751_/Y
 _0752_/Y
 _0753_/Y
 _0754_/Y
 _0755_/Y
 _0756_/Y
 _0757_/Y
 _0758_/Y
 _0759_/Y
 _0760_/Y
 _0761_/Y
 _0762_/Y
 _0763_/X
 _0764_/X
 _0765_/Y
 _0766_/Y
 _0767_/X
 _0768_/Y
 _0769_/Y
 _0770_/X
 _0771_/Y
 _0772_/Y
 _0773_/Y
 _0774_/X
 _0775_/Y
 _0776_/X
 _0777_/Y
 _0778_/Y
 _0779_/X
 _0780_/Y
 _0781_/Y
 _0782_/Y
 _0783_/X
 _0784_/Y
 _0785_/Y
 _0786_/X
 _0787_/Y
 _0788_/Y
 _0789_/Y
 _0790_/Y
 _0791_/X
 _0792_/Y
 _0793_/X
 _0794_/Y
 _0795_/Y
 _0796_/Y
 _0797_/Y
 _0798_/Y
 _0799_/Y
 _0800_/X
 _0801_/Y
 _0802_/Y
 _0803_/X
 _0804_/Y
 _0805_/Y
 _0806_/Y
 _0807_/X
 _0808_/Y
 _0809_/X
 _0810_/Y
 _0811_/Y
 _0812_/X
 _0813_/Y
 _0814_/Y
 _0815_/Y
 _0816_/Y
 _0817_/Y
 _0818_/X
 _0819_/Y
 _0820_/Y
 _0821_/Y
 _0822_/Y
 _0823_/X
 _0824_/Y
 _0825_/X
 _0826_/X
 _0827_/Y
 _0828_/X
 _0829_/Y
 _0830_/Y
 _0831_/Y
 _0832_/Y
 _0833_/Y
 _0834_/X
 _0835_/Y
 _0836_/Y
 _0837_/X
 _0838_/Y
 _0839_/Y
 _0840_/Y
 _0841_/Y
 _0842_/X
 _0843_/Y
 _0844_/X
 _0845_/Y
 _0846_/Y
 _0847_/X
 _0848_/Y
 _0849_/X
 _0850_/Y
 _0851_/Y
 _0852_/Y
 _0853_/Y
 _0854_/Y
 _0855_/X
 _0856_/Y
 _0857_/Y
 _0858_/Y
 _0859_/X
 _0860_/Y
 _0861_/Y
 _0862_/Y
 _0863_/Y
 _0864_/Y
 _0865_/Y
 _0866_/X
 _0867_/Y
 _0868_/Y
 _0869_/Y
 _0870_/Y
 _0871_/Y
 _0872_/Y
 _0873_/X
 _0874_/Y
 _0875_/Y
 _0876_/Y
 _0877_/X
 _0878_/X
 _0879_/Y
 _0880_/Y
 _0881_/X
 _0882_/Y
 _0883_/Y
 _0884_/Y
 _0885_/Y
 _0886_/Y
 _0887_/Y
 _0888_/Y
 _0889_/Y
 _0890_/Y
 _0891_/Y
 _0892_/Y
 _0893_/Y
 _0894_/Y
 _0895_/Y
 _0896_/Y
 _0897_/Y
 _0898_/Y
 _0899_/Y
 _0900_/Y
 _0901_/Y
 _0902_/Y
 _0903_/Y
 _0904_/X
 _0905_/Y
 _0906_/Y
 _0907_/Y
 _0908_/Y
 _0909_/Y
 _0910_/Y
 _0911_/Y
 _0912_/Y
 _0913_/X
 _0914_/Y
 _0915_/Y
 _0916_/X
 _0917_/Y
 _0918_/Y
 _0919_/Y
 _0920_/Y
 _0921_/Y
 _0922_/Y
 _0923_/Y
 _0924_/Y
 _0925_/Y
 _0926_/X
 _0927_/Y
 _0928_/Y
 _0929_/Y
 _0930_/Y
 _0931_/X
 _0932_/Y
 _0933_/Y
 _0934_/Y
 _0935_/Y
 _0936_/Y
 _0937_/Y
 _0938_/Y
 _0939_/X
 _0940_/X
 _0941_/Y
 _0942_/Y
 _0943_/Y
 _0944_/Y
 _0945_/Y
 _0946_/Y
 _0947_/Y
 _0948_/Y
 _0949_/Y
 _0950_/Y
 _0951_/X
 _0952_/X
 _0953_/X
 _0954_/Y
 _0955_/Y
 _0956_/Y
 _0957_/Y
 _0958_/Y
 _0959_/Y
 _0960_/X
 _0961_/Y
 _0962_/Y
 _0963_/Y
 _0964_/Y
 _0965_/X
 _0966_/X
 _0967_/Y
 _0968_/Y
 _0969_/Y
 _0970_/Y
 _0971_/Y
 _0972_/Y
 _0973_/Y
 _0974_/Y
 _0975_/Y
 _0976_/Y
 _0977_/X
 _0978_/Y
 _0979_/Y
 _0980_/Y
 _0981_/Y
 _0982_/X
 _0983_/Y
 _0984_/Y
 _0985_/Y
 _0986_/Y
 _0987_/Y
 _0988_/Q
 _0989_/Q
 _0990_/Q
 _0991_/Q
 _0992_/Q
 _0993_/Q
 _0994_/Q
 _0995_/Q
 _0996_/Q
 _0997_/Q
 _0998_/Q
 _0999_/Q
 _1000_/Q
 _1001_/Q
 _1002_/Q
 _1003_/Q
 _1004_/Q
 _1005_/Q
 _1006_/Q
 _1007_/Q
 _1008_/Q
 _1009_/Q
 _1010_/Q
 _1011_/Q
 _1012_/Q
 _1013_/Q
 _1014_/Q
 _1015_/Q
 _1016_/Q
 _1017_/Q
 _1018_/Q
 _1019_/Q
 _1020_/Q
 _1021_/Q
 _1022_/Q
 _1023_/Q
 _1024_/Q
 _1025_/Q
 _1026_/Q
 _1027_/Q
 _1028_/Q
 _1029_/Q
 _1030_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 10
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
