
           Lattice Mapping Report File for Design Module 'toplcd00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     lcd02_lcd2.ngd -o lcd02_lcd2_map.ncd -pr lcd02_lcd2.prf -mp lcd02_lcd2.mrp
     -lpf C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd02/lcd2/lcd
     02_lcd2_synplify.lpf -lpf
     C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd02/lcd02.lpf -c
     0 -gui -msgset
     C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/lcd02/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  11/05/19  18:08:33

Design Summary
--------------

   Number of registers:     69 out of  7209 (1%)
      PFU registers:           67 out of  6864 (1%)
      PIO registers:            2 out of   345 (1%)
   Number of SLICEs:        76 out of  3432 (2%)
      SLICEs as Logic/ROM:     76 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:        149 out of  6864 (2%)
      Number used as logic LUTs:        125
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 43 + 4(JTAG) out of 115 (41%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk0_c: 32 loads, 32 rising, 0 falling (Driver: L00/D01/oscout )

                                    Page 1




Design:  toplcd00                                      Date:  11/05/19  18:08:33

Design Summary (cont)
---------------------
     Net L00/sclk: 13 loads, 13 rising, 0 falling (Driver: L00/D00/OSCinst0 )
   Number of Clock Enables:  9
     Net outFlagc0_c: 1 loads, 1 LSLICEs
     Net reset0_c: 1 loads, 1 LSLICEs
     Net L15/K02/aux1_RNO: 1 loads, 1 LSLICEs
     Net L15/K02/un1_aux028_i_0: 4 loads, 4 LSLICEs
     Net L15/K02/un1_aux027_0_a2: 1 loads, 1 LSLICEs
     Net L15/K02/un1_aux026_0_a2: 1 loads, 1 LSLICEs
     Net L15/K02/ENcdc_en_0: 1 loads, 1 LSLICEs
     Net L02/RSc_0_sqmuxa: 1 loads, 1 LSLICEs
     Net L02/comandoc_1_sqmuxa_i: 3 loads, 3 LSLICEs
   Number of LSRs:  6
     Net reset0_c: 12 loads, 10 LSLICEs
     Net L05/aux2_RNIN1MV: 4 loads, 4 LSLICEs
     Net outr0_c[1]: 1 loads, 1 LSLICEs
     Net L15/K02/ENcdc_0_sqmuxa: 1 loads, 1 LSLICEs
     Net L02/un1_resetc_2_i: 1 loads, 1 LSLICEs
     Net L00/D01/un1_sdiv77_7_i_a7_RNIJ9S71: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset0_c: 25 loads
     Net outFlagc0_c: 20 loads
     Net outr0_c[0]: 14 loads
     Net outr0_c[1]: 14 loads
     Net outr0_c[3]: 14 loads
     Net cdiv0_c[0]: 13 loads
     Net outcc0_c[1]: 13 loads
     Net L00/D01/un1_sdiv77_7_i_a7_RNIJ9S71: 12 loads
     Net outcc0_c[2]: 12 loads
     Net outcc0_c[3]: 12 loads




   Number of warnings:  7
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: IO buffer missing for top level port outFlagcd0...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port outcontcd0[5:0](5)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port outcontcd0[5:0](4)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port outcontcd0[5:0](3)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port outcontcd0[5:0](2)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port outcontcd0[5:0](1)...logic
     will be discarded.
WARNING - map: IO buffer missing for top level port outcontcd0[5:0](0)...logic
     will be discarded.


                                    Page 2




Design:  toplcd00                                      Date:  11/05/19  18:08:33

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clear0              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagdata0        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcc0          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagc0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[4]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[3]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[2]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[1]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[0]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| EN0                 | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RS0                 | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| RW0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[7]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[6]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[3]      | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  toplcd00                                      Date:  11/05/19  18:08:33

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outwordled0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outwordled0[0]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[7]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[6]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[5]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[4]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[3]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[2]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[1]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outworlcd0[0]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block L00/D01/VCC undriven or does not drive anything - clipped.
Block L01/GND undriven or does not drive anything - clipped.
Block L01/VCC undriven or does not drive anything - clipped.
Block L02/VCC undriven or does not drive anything - clipped.
Block L02/GND undriven or does not drive anything - clipped.
Block L15/K01/VCC undriven or does not drive anything - clipped.
Block L15/K02/GND undriven or does not drive anything - clipped.
Block L15/K02/VCC undriven or does not drive anything - clipped.
Block L05/VCC undriven or does not drive anything - clipped.
Block L05/GND undriven or does not drive anything - clipped.
Signal L00/D00/GND undriven or does not drive anything - clipped.
Signal L00/D01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal L00/D00/OSCinst0_SEDSTDBY undriven or does not drive anything - clipped.
Signal L00/D01/un1_sdiv_cry_21_0_COUT undriven or does not drive anything -

                                    Page 4




Design:  toplcd00                                      Date:  11/05/19  18:08:33

Removed logic (cont)
--------------------
     clipped.
Signal L00/D01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal L00/D01/N_1 undriven or does not drive anything - clipped.
Block L00/D00/GND was optimized away.
Block L00/D01/GND was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                L00/D00/OSCinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     L00/sclk
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: L00/D00/OSCinst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 59 MB
        

























                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
