
Starting:    C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
Hostname:    PHOENIX136DESKY
Date:        Thu Nov 14 20:53:08 2019
Version:     N-2018.03M-SP1-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Delta_Sigma_Design_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.srr"
Running: synthesis in foreground

Running Delta_Sigma_Design_syn|synthesis

Running Flow: compile (Compile) on Delta_Sigma_Design_syn|synthesis
# Thu Nov 14 20:53:08 2019

Running Flow: compile_flow (Compile Process) on Delta_Sigma_Design_syn|synthesis
# Thu Nov 14 20:53:08 2019

Running: compiler (Compile Input) on Delta_Sigma_Design_syn|synthesis
# Thu Nov 14 20:53:08 2019
Copied C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\synwork\Delta_Sigma_Design_comp.srs to C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.srs

compiler completed
# Thu Nov 14 20:53:11 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on Delta_Sigma_Design_syn|synthesis
# Thu Nov 14 20:53:11 2019

multi_srs_gen completed
# Thu Nov 14 20:53:11 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\synwork\Delta_Sigma_Design_mult.srs to C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.srs
Complete: Compile Process on Delta_Sigma_Design_syn|synthesis

Running: premap (Premap) on Delta_Sigma_Design_syn|synthesis
# Thu Nov 14 20:53:11 2019

premap completed with warnings
# Thu Nov 14 20:53:12 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on Delta_Sigma_Design_syn|synthesis

Running Flow: map (Map) on Delta_Sigma_Design_syn|synthesis
# Thu Nov 14 20:53:12 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Delta_Sigma_Design_syn|synthesis
# Thu Nov 14 20:53:12 2019
Copied C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\synwork\Delta_Sigma_Design_m.srm to C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.srm

fpga_mapper completed with warnings
# Thu Nov 14 20:53:16 2019

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on Delta_Sigma_Design_syn|synthesis
Complete: Logic Synthesis on Delta_Sigma_Design_syn|synthesis
TCL script complete: "Delta_Sigma_Design_syn.tcl"
exit status=0
exit status=0
License checkin: synplifypro_actel
