<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" title="opmfpga" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl">
    <Options/>
    <Implementation title="impl" dir="impl" description="impl" synthesis="lse" default_strategy="Strategy1">
        <Options VerilogStandard="System Verilog" def_top="PllClk" top="top"/>
        <Source name="source/top.v" type="Verilog" type_short="Verilog">
            <Options top_module="top"/>
        </Source>
        <Source name="source/jt51.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_acc.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_csr_ch.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_csr_op.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_eg.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_exp2lin.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_exprom.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_kon.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_lfo.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_lin2exp.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_mmr.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_mod.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_noise.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_noise_lfsr.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_op.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_pg.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_phinc_rom.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_phrom.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_pm.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_reg.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_sh.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/jt51_timers.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/dacif.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/sep32.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/sep32_cnt.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="jt51_sh_ebr/jt51_sh_ebr.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="PllClk/PllClk.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="jt51_sh_ebr/rtl/ebr_sh.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/impl/impl.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl/impl.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="opmfpga1.sty"/>
</RadiantProject>
