Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul 30 12:03:07 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file float_div3_control_sets_placed.rpt
| Design       : float_div3
| Device       : xc7k160t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            5 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              96 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------+------------------------------+------------------+----------------+
| Clock Signal |    Enable Signal   |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+--------------------+------------------------------+------------------+----------------+
|  ap_clk      | ap_CS_fsm_state7   |                              |                2 |              8 |
|  ap_clk      | ap_CS_fsm_state5   |                              |                2 |              8 |
|  ap_clk      | ap_CS_fsm_state6   |                              |                1 |              8 |
|  ap_clk      | reg_1510           |                              |                3 |              8 |
|  ap_clk      | ap_CS_fsm_state4   |                              |                2 |              8 |
|  ap_clk      |                    | ap_rst                       |                4 |             16 |
|  ap_clk      | p_Repl2_1_reg_5890 | p_Repl2_1_reg_589[7]_i_1_n_0 |                1 |             16 |
|  ap_clk      |                    |                              |               17 |             56 |
|  ap_clk      | ap_NS_fsm1         |                              |                8 |             56 |
+--------------+--------------------+------------------------------+------------------+----------------+


