# JK-Flip-Flop
verilog code for a +ve edge triggered JK Flipflop with active high synchronous reset
