# Simple-DES-Verilog
A hardware implementation of the S-DES algorithm using Verilog HDL.
Synthesis -> Xilinx ISE
Simulation -> ModelSim
