module exor(output out,input a,b);
	reg temp ;
	assign out = temp;
	always@(a,b) begin
	temp = a ^ b;
	end
endmodule

module T4stst(output reg out, input a,b,c,d);
	always@(a,b,c,d)begin
	if ({b,a}== 2'b01 && {d,c}== 2'b01)
		out = 1;
	else if({b,a}== 2'b10 && {d,c}== 2'b10)
		out = 1;
	else
		out = 0;
end
endmodule

module T2(output reg out, input a, b, c, d);
	always@(a,b,c,d) begin
	if ({b,a} ==2'b10 && {d,c} == 2'b01) begin
		out = 1;
	end else if({b,a} ==2'b01 && {d,c} == 2'b10) begin
		out = 1;
	end else begin
		out = 0;
	end
end
endmodule

module ones(output [2:0]count ,input [6:0]in);
	reg [2:0]temp;
	integer i;
	assign count = temp;
	always@(in) begin
	temp = 0;
	for (i=0;i<7;i=i+1) begin
		temp = temp + in[i];
	end
	end
	
endmodule

module enc_module(output [7:0]out, input wire[7:0] x, input wire[7:0]y);
	reg inv;
	reg test;
	wire [6:0]inT2, inT4stst;
	wire [2:0]countT2,countT4stst;
	//reg [4:0]ctT2, ctT4stst;

	//Module instantiation
	// Here the flit size is 32 bits, and the 0th bit indicates the inverted condition, and hence is reserved
	// for that. Care must be taken that while encoding(inverting), this 0th bit should be excluded.
	T2  t2[6:0](.out(inT2), .a(x[6:0]), .b(x[7:1]), .c(y[6:0]), .d(y[7:1]));
	T4stst t4stst[6:0](.out(inT4stst),.a(x[6:0]), .b(x[7:1]), .c(y[6:0]), .d(y[7:1]));
	ones oneT2(.count(countT2) , .in(inT2));
	ones oneT4stst(.count(countT4stst) , .in(inT4stst));
	exor xr[6:0](.out(out[6:0]), .a(x[6:0]), .b({7{inv}}));
	assign out[7] = inv;
	always@(*) begin
	if (countT2> countT4stst) begin
		inv = 1;
		//test= 1;
		
	end else 
		inv = 0;
	end
endmodule

module encoder(output [31:0]out, input wire[31:0] x, input wire[31:0]y);
	enc_module enc1(.out(out[7:0]),.x(x[7:0]), .y(y[7:0]));
	enc_module enc2(.out(out[15:8]), .x(x[15:8]), .y(y[15:8])); 
	enc_module enc3(.out(out[23:16]),.x(x[23:16]), .y(y[23:16]));
	enc_module enc4(.out(out[31:24]), .x(x[31:24]), .y(y[31:24])); 
endmodule
