// Seed: 2421550123
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge id_1++) id_1 = 1'd0;
  wire id_3;
  assign id_2 = 1;
  uwire id_4 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input wor id_5,
    input wor id_6,
    output wire id_7,
    input tri id_8,
    output uwire id_9,
    input wand id_10,
    input uwire id_11,
    output wand id_12
);
  wire id_14;
  assign id_2 = 1 == id_4;
  wire id_15;
  wire id_16;
  module_0(
      id_16, id_15
  );
  wire id_17;
endmodule
