#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xdad090 .scope module, "clk_and_rst_n" "clk_and_rst_n" 2 3;
 .timescale 0 0;
P_0xc800c8 .param/l "CLK_INIT_VALUE" 2 4, +C4<01>;
P_0xc800f0 .param/l "CYCLES_LIMIT" 2 6, +C4<011000011010100000>;
P_0xc80118 .param/l "HALF_CLOCK_PERIOD" 2 5, +C4<0101>;
v0xe2dbf0_0 .net "PC_plus_1", 15 0, L_0xe2f640; 1 drivers
v0xe2dc90_0 .var "clk", 0 0;
v0xe2dd10_0 .net "halt", 0 0, L_0xe2f740; 1 drivers
v0xe2dd90_0 .var "rst_n", 0 0;
v0xe2de10_0 .var/i "total_cycles", 31 0;
E_0xd59e80 .event posedge, v0xe2df30_0;
S_0xc88730 .scope module, "WISC_S14" "cpu" 2 12, 3 1, S_0xdad090;
 .timescale 0 0;
P_0xc7ffc8 .param/l "NOP_INSTRUCTION" 3 3, C4<1010000000000000>;
P_0xc7fff0 .param/l "PC_WIDTH" 3 2, +C4<010000>;
P_0xc80018 .param/l "SINGLE_CYCLE" 3 4, +C4<0>;
L_0xe2f740 .functor BUFZ 1, L_0xe2e4f0, C4<0>, C4<0>, C4<0>;
L_0xe2f640 .functor BUFZ 16, L_0xe30880, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0xe2fe90 .functor AND 1, L_0xe31ee0, L_0xe4d1f0, C4<1>, C4<1>;
L_0xe2ffd0 .functor AND 1, L_0xe2fe90, v0xe01eb0_0, C4<1>, C4<1>;
L_0xe30160 .functor AND 1, L_0xe2ffd0, L_0xe30030, C4<1>, C4<1>;
L_0xe30210 .functor AND 1, L_0xe31ee0, L_0xe4d1f0, C4<1>, C4<1>;
L_0xe30270 .functor AND 1, L_0xe30210, v0xdff420_0, C4<1>, C4<1>;
L_0xe2a980 .functor AND 1, L_0xe30270, L_0xe30320, C4<1>, C4<1>;
L_0xe30880 .functor BUFZ 16, v0xe22a90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0xe30930 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe30a80 .functor NOT 1, L_0xe43d80, C4<0>, C4<0>, C4<0>;
L_0xe30ae0 .functor AND 1, L_0xe37780, L_0xe30a80, C4<1>, C4<1>;
L_0xe30a20 .functor AND 1, L_0xe30930, L_0xe30ae0, C4<1>, C4<1>;
L_0xe30ca0 .functor NOT 1, L_0xe32160, C4<0>, C4<0>, C4<0>;
L_0xe30e20 .functor AND 1, v0xe01eb0_0, L_0xe30d80, C4<1>, C4<1>;
L_0xe28cb0 .functor AND 1, v0xdff420_0, L_0xe30ed0, C4<1>, C4<1>;
L_0xe31160 .functor OR 1, L_0xe30e20, L_0xe28cb0, C4<0>, C4<0>;
L_0xe31260 .functor AND 1, v0xdf2630_0, L_0xe31160, C4<1>, C4<1>;
L_0xe310d0 .functor AND 1, L_0xe30ca0, L_0xe31260, C4<1>, C4<1>;
L_0xe31450 .functor BUFZ 1, L_0xe31500, C4<0>, C4<0>, C4<0>;
L_0xe31310 .functor NOT 1, L_0xe43d80, C4<0>, C4<0>, C4<0>;
L_0xe31640 .functor AND 1, L_0xe37780, L_0xe31310, C4<1>, C4<1>;
L_0xe31500 .functor OR 1, L_0xe31ee0, L_0xe31640, C4<0>, C4<0>;
L_0xe2e7d0 .functor AND 1, v0xe01eb0_0, L_0xe317b0, C4<1>, C4<1>;
L_0xe31b90 .functor AND 1, v0xdff420_0, L_0xe316a0, C4<1>, C4<1>;
L_0xe31d00 .functor OR 1, L_0xe2e7d0, L_0xe31b90, C4<0>, C4<0>;
L_0xe31a70 .functor AND 1, v0xdf2630_0, L_0xe31d00, C4<1>, C4<1>;
L_0xe31ee0 .functor OR 1, L_0xe32160, L_0xe31a70, C4<0>, C4<0>;
L_0xe31e00 .functor NOT 1, v0xde29a0_0, C4<0>, C4<0>, C4<0>;
L_0xe31e60 .functor AND 1, L_0xe33ae0, L_0xe31e00, C4<1>, C4<1>;
L_0xe31fe0 .functor NOT 1, v0xde1570_0, C4<0>, C4<0>, C4<0>;
L_0xe32040 .functor AND 1, L_0xe23cd0, L_0xe31fe0, C4<1>, C4<1>;
L_0xe32160 .functor OR 1, L_0xe31e60, L_0xe32040, C4<0>, C4<0>;
L_0xe323c0 .functor BUFZ 1, L_0xe32160, C4<0>, C4<0>, C4<0>;
L_0xe322b0 .functor BUFZ 1, L_0xe32640, C4<0>, C4<0>, C4<0>;
L_0xe32310 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe325e0 .functor AND 1, L_0xe43d80, L_0xe32310, C4<1>, C4<1>;
L_0xe32640 .functor OR 1, L_0xe324b0, L_0xe325e0, C4<0>, C4<0>;
L_0xe324b0 .functor BUFZ 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xe34250 .functor NOT 1, L_0xe31500, C4<0>, C4<0>, C4<0>;
L_0xe326f0 .functor OR 1, L_0xe322b0, C4<0>, C4<0>, C4<0>;
L_0xe36900 .functor NOT 1, L_0xe31500, C4<0>, C4<0>, C4<0>;
L_0xe364f0 .functor OR 1, L_0xe322b0, C4<0>, C4<0>, C4<0>;
L_0xe3cd10 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe30990 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe36b30 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3d000 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3d3a0 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3ce80 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3d7b0 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3d450 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3dbd0 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3d860 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3dec0 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3dc80 .functor OR 1, L_0xe3dec0, L_0xe30160, C4<0>, C4<0>;
L_0xe3dce0 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3df20 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3df80 .functor OR 1, L_0xe3df20, L_0xe2a980, C4<0>, C4<0>;
L_0xe3dfe0 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3e700 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3e300 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3e9a0 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3cd70 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3e850 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3e8b0 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3a760 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3ec10 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3f4d0 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3f170 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3f310 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3f7c0 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3f090 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3f580 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3f720 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3e0e0 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3fd50 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe3fe00 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe3fb20 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe40280 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe40c20 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe408b0 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe40a50 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe40ab0 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe407b0 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe40cd0 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe40e70 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe40ed0 .functor OR 1, L_0xe32640, L_0xe30a20, C4<0>, C4<0>;
L_0xe44aa0 .functor NOT 1, L_0xe32160, C4<0>, C4<0>, C4<0>;
L_0xe412c0 .functor OR 1, L_0xe324b0, L_0xe310d0, C4<0>, C4<0>;
L_0xe413c0 .functor NOT 1, L_0xe32160, C4<0>, C4<0>, C4<0>;
L_0xe41420 .functor OR 1, L_0xe324b0, L_0xe310d0, C4<0>, C4<0>;
L_0xe44e30 .functor NOT 1, L_0xe32160, C4<0>, C4<0>, C4<0>;
L_0xe44b00 .functor OR 1, L_0xe324b0, L_0xe310d0, C4<0>, C4<0>;
L_0xe44d80 .functor NOT 1, L_0xe32160, C4<0>, C4<0>, C4<0>;
L_0xe32420 .functor OR 1, L_0xe324b0, L_0xe310d0, C4<0>, C4<0>;
L_0xe457c0 .functor NOT 1, L_0xe32160, C4<0>, C4<0>, C4<0>;
L_0xe454c0 .functor OR 1, L_0xe324b0, L_0xe310d0, C4<0>, C4<0>;
L_0xe456c0 .functor NOT 1, L_0xe32160, C4<0>, C4<0>, C4<0>;
L_0xe45740 .functor OR 1, L_0xe324b0, L_0xe310d0, C4<0>, C4<0>;
L_0xe45d90 .functor NOT 1, L_0xe32160, C4<0>, C4<0>, C4<0>;
L_0xdf8780 .functor OR 1, L_0xe324b0, L_0xe310d0, C4<0>, C4<0>;
L_0xde9500 .functor NOT 1, L_0xe323c0, C4<0>, C4<0>, C4<0>;
L_0xe45df0 .functor OR 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xe45fe0 .functor NOT 1, L_0xe323c0, C4<0>, C4<0>, C4<0>;
L_0xe46040 .functor OR 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xe4d580 .functor NOT 1, L_0xe323c0, C4<0>, C4<0>, C4<0>;
L_0xe4d100 .functor OR 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe279d0_0 .net "DCache_line_addr", 13 0, L_0xe45980; 1 drivers
v0xe27d00_0 .net "DCache_line_refill", 0 0, v0xde1570_0; 1 drivers
v0xe27dd0_0 .net "DCache_line_refill_data", 63 0, v0xde1610_0; 1 drivers
v0xe27ea0_0 .net "DCache_miss", 0 0, L_0xe23cd0; 1 drivers
v0xe27f70_0 .net "DCache_read_data", 63 0, L_0xe4a390; 1 drivers
v0xe27ff0_0 .net "DCache_read_dirty", 0 0, L_0xe4a2a0; 1 drivers
v0xe28070_0 .net "DCache_read_tag", 7 0, L_0xe4a430; 1 drivers
v0xe280f0_0 .net "EX_IF_b_or_j", 0 0, L_0xe43d80; 1 drivers
v0xe28210_0 .net "EX_IF_target_PC", 15 0, L_0xe43c80; 1 drivers
v0xe282e0_0 .net "EX_MEM_bubble", 0 0, L_0xe310d0; 1 drivers
v0xe28360_0 .net "EX_MEM_flush", 0 0, L_0xe324b0; 1 drivers
v0xe28400_0 .net "EX_MEM_mem_read_d", 0 0, L_0xe44440; 1 drivers
v0xe28480_0 .net "EX_MEM_mem_read_q", 0 0, v0xdf2630_0; 1 drivers
v0xe28590_0 .net "EX_MEM_mem_write_d", 0 0, L_0xe444a0; 1 drivers
v0xe28690_0 .net "EX_MEM_mem_write_data_bypassed", 15 0, L_0xe2fb40; 1 drivers
v0xe28710_0 .net "EX_MEM_mem_write_data_d", 15 0, L_0xe29f80; 1 drivers
v0xe28610_0 .net "EX_MEM_mem_write_data_q", 15 0, v0xdefc40_0; 1 drivers
v0xe28820_0 .net "EX_MEM_mem_write_data_src_reg_sel_d", 3 0, L_0xe44700; 1 drivers
v0xe28790_0 .net "EX_MEM_mem_write_data_src_reg_sel_q", 3 0, v0xdee5c0_0; 1 drivers
v0xe28940_0 .net "EX_MEM_mem_write_q", 0 0, v0xdf10a0_0; 1 drivers
v0xe28a70_0 .net "EX_MEM_stall", 0 0, L_0xe32160; 1 drivers
v0xe28af0_0 .net "EX_MEM_writeback_d", 0 0, L_0xe43e30; 1 drivers
v0xe289c0_0 .net "EX_MEM_writeback_data_d", 15 0, L_0xe44160; 1 drivers
v0xe28c30_0 .net "EX_MEM_writeback_data_q", 15 0, v0xdf3c40_0; 1 drivers
v0xe28d80_0 .net "EX_MEM_writeback_dest_d", 3 0, L_0xe43e90; 1 drivers
v0xe28e00_0 .net "EX_MEM_writeback_dest_q", 3 0, v0xdf5050_0; 1 drivers
v0xe28f60_0 .net "EX_MEM_writeback_q", 0 0, v0xdf67e0_0; 1 drivers
v0xe29070_0 .net "ICache_line_addr", 13 0, L_0xe32cd0; 1 drivers
v0xe28e80_0 .net "ICache_line_refill", 0 0, v0xde29a0_0; 1 drivers
v0xe291e0_0 .net "ICache_line_refill_data", 63 0, v0xde2a20_0; 1 drivers
v0xe290f0_0 .net "ICache_miss", 0 0, L_0xe33ae0; 1 drivers
v0xe29360_0 .net "ID_EX_alu_op_sel_d", 2 0, v0xe1b5b0_0; 1 drivers
v0xe29260_0 .net "ID_EX_alu_op_sel_q", 2 0, v0xe18e40_0; 1 drivers
v0xe292e0_0 .net "ID_EX_branch_cond_d", 2 0, L_0xe3c0e0; 1 drivers
v0xe293e0_0 .net "ID_EX_branch_cond_q", 2 0, v0xe05f30_0; 1 drivers
v0xe296a0_0 .net "ID_EX_branch_d", 0 0, L_0xe3c080; 1 drivers
v0xe29580_0 .net "ID_EX_branch_q", 0 0, v0xdf5700_0; 1 drivers
v0xe29850_0 .net "ID_EX_bubble", 0 0, L_0xe30a20; 1 drivers
v0xe29720_0 .net "ID_EX_flush", 0 0, L_0xe32640; 1 drivers
v0xe297c0_0 .net "ID_EX_jal_d", 0 0, L_0xe3c210; 1 drivers
v0xe29a20_0 .net "ID_EX_jal_q", 0 0, v0xe04940_0; 1 drivers
v0xe29b30_0 .net "ID_EX_jr_d", 0 0, L_0xe3aba0; 1 drivers
v0xe298d0_0 .net "ID_EX_jr_q", 0 0, v0xe03490_0; 1 drivers
v0xe29d10_0 .net "ID_EX_mem_read_d", 0 0, L_0xe3aaf0; 1 drivers
v0xe29bb0_0 .net "ID_EX_mem_read_q", 0 0, v0xe0bb90_0; 1 drivers
v0xe29f00_0 .net "ID_EX_mem_write_d", 0 0, L_0xe3bc20; 1 drivers
v0xe29d90_0 .net "ID_EX_mem_write_data_bypassed", 15 0, L_0xe2f6a0; 1 drivers
v0xe29e10_0 .net "ID_EX_mem_write_data_d", 15 0, L_0xe3bf90; 1 drivers
v0xe2a110_0 .net "ID_EX_mem_write_data_q", 15 0, v0xe091a0_0; 1 drivers
v0xe2a190_0 .net "ID_EX_mem_write_q", 0 0, v0xe0a600_0; 1 drivers
v0xe2a010_0 .net "ID_EX_operand0_bypassed", 15 0, L_0xe2eb50; 1 drivers
v0xe2a090_0 .net "ID_EX_operand0_d", 15 0, v0xe1bba0_0; 1 drivers
v0xe2a3c0_0 .net "ID_EX_operand0_d_with_critical_bypassing", 15 0, L_0xe305c0; 1 drivers
v0xe2a440_0 .net "ID_EX_operand0_is_reg_d", 0 0, L_0xe3c420; 1 drivers
v0xe2a210_0 .net "ID_EX_operand0_is_reg_q", 0 0, v0xe01eb0_0; 1 drivers
v0xe2a290_0 .net "ID_EX_operand0_q", 15 0, v0xe124c0_0; 1 drivers
v0xe2a310_0 .net "ID_EX_operand0_reg_sel_d", 3 0, L_0xe3c480; 1 drivers
v0xe2a690_0 .net "ID_EX_operand0_reg_sel_q", 3 0, v0xe00a30_0; 1 drivers
v0xe2a4c0_0 .net "ID_EX_operand1_bypassed", 15 0, L_0xe2f200; 1 drivers
v0xe2a540_0 .net "ID_EX_operand1_d", 15 0, v0xe1bd80_0; 1 drivers
v0xe2a5c0_0 .net "ID_EX_operand1_d_with_critical_bypassing", 15 0, L_0xe30790; 1 drivers
v0xe2a900_0 .net "ID_EX_operand1_is_reg_d", 0 0, L_0xe3c9c0; 1 drivers
v0xe2a710_0 .net "ID_EX_operand1_is_reg_q", 0 0, v0xdff420_0; 1 drivers
v0xe2a790_0 .net "ID_EX_operand1_q", 15 0, v0xe11010_0; 1 drivers
v0xe2a810_0 .net "ID_EX_operand1_reg_sel_d", 3 0, L_0xe3c8b0; 1 drivers
v0xe2ab90_0 .net "ID_EX_operand1_reg_sel_q", 3 0, v0xdfe050_0; 1 drivers
v0xe2aa10_0 .net "ID_EX_stall", 0 0, L_0xe31ee0; 1 drivers
v0xe2aa90_0 .net "ID_EX_subtract_d", 0 0, L_0xe3a910; 1 drivers
v0xe2ab10_0 .net "ID_EX_subtract_q", 0 0, v0xe179f0_0; 1 drivers
v0xe2aed0_0 .net "ID_EX_update_N_d", 0 0, L_0xe3b420; 1 drivers
v0xe2ac10_0 .net "ID_EX_update_N_q", 0 0, v0xe138f0_0; 1 drivers
v0xe2ad20_0 .net "ID_EX_update_V_d", 0 0, L_0xe3b480; 1 drivers
v0xe2ada0_0 .net "ID_EX_update_V_q", 0 0, v0xe14e70_0; 1 drivers
v0xe2b230_0 .net "ID_EX_update_Z_d", 0 0, L_0xe3b2c0; 1 drivers
v0xe2af50_0 .net "ID_EX_update_Z_q", 0 0, v0xe16430_0; 1 drivers
v0xe2b060_0 .net "ID_EX_writeback_d", 0 0, L_0xe3bb70; 1 drivers
v0xe2b0e0_0 .net "ID_EX_writeback_dest_d", 3 0, v0xe1c2e0_0; 1 drivers
v0xe2b520_0 .net "ID_EX_writeback_dest_q", 3 0, v0xe0d150_0; 1 drivers
v0xe2b340_0 .net "ID_EX_writeback_iff_Z_d", 0 0, L_0xe3b900; 1 drivers
v0xe2b3c0_0 .net "ID_EX_writeback_iff_Z_q", 0 0, v0xe0e5a0_0; 1 drivers
v0xe2b830_0 .net "ID_EX_writeback_q", 0 0, v0xe0fa00_0; 1 drivers
v0xe2b940_0 .net "ID_halt", 0 0, L_0xe37780; 1 drivers
v0xe2b5a0_0 .net "IF_ID_PC_plus_1_d", 15 0, L_0xe32830; 1 drivers
v0xe2b620_0 .net "IF_ID_PC_plus_1_q", 15 0, v0xe22a90_0; 1 drivers
v0xe2b730_0 .net "IF_ID_bubble", 0 0, C4<0>; 1 drivers
v0xe2b7b0_0 .net "IF_ID_flush", 0 0, L_0xe322b0; 1 drivers
v0xe2bc80_0 .net "IF_ID_instruction_d", 15 0, L_0xe36270; 1 drivers
v0xe2bd00_0 .net "IF_ID_instruction_q", 15 0, v0xe214a0_0; 1 drivers
v0xe2ba50_0 .net "IF_ID_stall", 0 0, L_0xe31500; 1 drivers
v0xe2bad0_0 .net "MEM_WB_bubble", 0 0, C4<0>; 1 drivers
v0xe2bb50_0 .net "MEM_WB_flush", 0 0, C4<0>; 1 drivers
v0xe2bbd0_0 .net "MEM_WB_stall", 0 0, L_0xe323c0; 1 drivers
v0xe2c070_0 .net "MEM_WB_writeback_d", 0 0, L_0xe4c8e0; 1 drivers
v0xe2c0f0_0 .net "MEM_WB_writeback_data_d", 15 0, L_0xe4ce40; 1 drivers
v0xe2bd80_0 .net "MEM_WB_writeback_data_q", 15 0, v0xde4200_0; 1 drivers
v0xe2be90_0 .net "MEM_WB_writeback_dest_d", 3 0, L_0xe4c9d0; 1 drivers
v0xe2bf10_0 .net "MEM_WB_writeback_dest_q", 3 0, v0xde56a0_0; 1 drivers
v0xe2c480_0 .net "MEM_WB_writeback_q", 0 0, v0xde6bd0_0; 1 drivers
v0xe2c200_0 .net "PC_plus_1", 15 0, L_0xe30880; 1 drivers
v0xe2c280_0 .net "PC_stall", 0 0, L_0xe31450; 1 drivers
v0xe2c300_0 .net "WB_ID_EX_operand0_critical_bypassing", 0 0, L_0xe30160; 1 drivers
v0xe2c380_0 .net "WB_ID_EX_operand1_critical_bypassing", 0 0, L_0xe2a980; 1 drivers
v0xe2c400_0 .net "WB_ID_reg_write", 0 0, L_0xe4d1f0; 1 drivers
v0xe2c840_0 .net "WB_ID_reg_write_data", 15 0, L_0xe4d2b0; 1 drivers
v0xe2c500_0 .net "WB_ID_reg_write_dest", 3 0, L_0xe4d250; 1 drivers
v0xe2c580_0 .net *"_s12", 0 0, L_0xe30210; 1 drivers
v0xe2c620_0 .net *"_s128", 0 0, L_0xe3dec0; 1 drivers
v0xe2c6c0_0 .net *"_s134", 0 0, L_0xe3df20; 1 drivers
v0xe2c760_0 .net *"_s14", 0 0, L_0xe30270; 1 drivers
v0xe2cc30_0 .net *"_s16", 0 0, L_0xe30320; 1 drivers
v0xe2c8c0_0 .net *"_s28", 0 0, L_0xe30930; 1 drivers
v0xe2c960_0 .net *"_s30", 0 0, L_0xe30a80; 1 drivers
v0xe2ca00_0 .net *"_s32", 0 0, L_0xe30ae0; 1 drivers
v0xe2caa0_0 .net *"_s36", 0 0, L_0xe30ca0; 1 drivers
v0xe2cb40_0 .net *"_s38", 0 0, L_0xe30d80; 1 drivers
v0xe2d050_0 .net *"_s4", 0 0, L_0xe2fe90; 1 drivers
v0xe2ccb0_0 .net *"_s40", 0 0, L_0xe30e20; 1 drivers
v0xe2cd50_0 .net *"_s42", 0 0, L_0xe30ed0; 1 drivers
v0xe2cdf0_0 .net *"_s44", 0 0, L_0xe28cb0; 1 drivers
v0xe2ce90_0 .net *"_s46", 0 0, L_0xe31160; 1 drivers
v0xe2cf30_0 .net *"_s48", 0 0, L_0xe31260; 1 drivers
v0xe2cfd0_0 .net *"_s56", 0 0, L_0xe31310; 1 drivers
v0xe2d4b0_0 .net *"_s58", 0 0, L_0xe31640; 1 drivers
v0xe2d530_0 .net *"_s6", 0 0, L_0xe2ffd0; 1 drivers
v0xe2d0d0_0 .net *"_s62", 0 0, L_0xe317b0; 1 drivers
v0xe2d170_0 .net *"_s64", 0 0, L_0xe2e7d0; 1 drivers
v0xe2d210_0 .net *"_s66", 0 0, L_0xe316a0; 1 drivers
v0xe2d2b0_0 .net *"_s68", 0 0, L_0xe31b90; 1 drivers
v0xe2d350_0 .net *"_s70", 0 0, L_0xe31d00; 1 drivers
v0xe2d3f0_0 .net *"_s72", 0 0, L_0xe31a70; 1 drivers
v0xe2d9d0_0 .net *"_s76", 0 0, L_0xe31e00; 1 drivers
v0xe2da50_0 .net *"_s78", 0 0, L_0xe31e60; 1 drivers
v0xe2d5b0_0 .net *"_s8", 0 0, L_0xe30030; 1 drivers
v0xe2d650_0 .net *"_s80", 0 0, L_0xe31fe0; 1 drivers
v0xe2d6f0_0 .net *"_s82", 0 0, L_0xe32040; 1 drivers
v0xe2d790_0 .net *"_s90", 0 0, L_0xe32310; 1 drivers
v0xe2d830_0 .net *"_s92", 0 0, L_0xe325e0; 1 drivers
v0xe2d8d0_0 .net "clk", 0 0, v0xe2dc90_0; 1 drivers
v0xe2d950_0 .net "halt", 0 0, L_0xe2e4f0; 1 drivers
v0xe2df30_0 .alias "hlt", 0 0, v0xe2dd10_0;
v0xe2dad0_0 .alias "pc", 15 0, v0xe2dbf0_0;
v0xe2db70_0 .net "rst_n", 0 0, v0xe2dd90_0; 1 drivers
L_0xe30030 .cmp/eq 4, L_0xe4d250, v0xe00a30_0;
L_0xe30320 .cmp/eq 4, L_0xe4d250, v0xdfe050_0;
L_0xe305c0 .functor MUXZ 16, v0xe1bba0_0, L_0xe4d2b0, L_0xe30160, C4<>;
L_0xe30790 .functor MUXZ 16, v0xe1bd80_0, L_0xe4d2b0, L_0xe2a980, C4<>;
L_0xe30d80 .cmp/eq 4, v0xe00a30_0, v0xdf5050_0;
L_0xe30ed0 .cmp/eq 4, v0xdfe050_0, v0xdf5050_0;
L_0xe317b0 .cmp/eq 4, v0xe00a30_0, v0xdf5050_0;
L_0xe316a0 .cmp/eq 4, v0xdfe050_0, v0xdf5050_0;
S_0xe232f0 .scope module, "fetch_stage" "IF" 3 141, 4 1, S_0xc88730;
 .timescale 0 0;
P_0xe233e8 .param/l "PC_WIDTH" 4 2, +C4<010000>;
L_0xe32bd0 .functor NOT 1, L_0xe31450, C4<0>, C4<0>, C4<0>;
L_0xe33970 .functor NOT 1, L_0xe2e4f0, C4<0>, C4<0>, C4<0>;
L_0xe33a20 .functor NOT 1, L_0xe2e4f0, C4<0>, C4<0>, C4<0>;
L_0xe33a80 .functor NOT 1, L_0xe33330, C4<0>, C4<0>, C4<0>;
L_0xe33ae0 .functor AND 1, L_0xe33a20, L_0xe33a80, C4<1>, C4<1>;
v0xe252e0_0 .alias "EX_IF_b_or_j", 0 0, v0xe280f0_0;
v0xe25360_0 .alias "EX_IF_target_PC", 15 0, v0xe28210_0;
v0xe25410_0 .net "ICache_hit", 0 0, L_0xe33330; 1 drivers
v0xe254c0_0 .alias "ICache_line_addr", 13 0, v0xe29070_0;
v0xe255c0_0 .alias "ICache_line_refill", 0 0, v0xe28e80_0;
v0xe25690_0 .alias "ICache_line_refill_data", 63 0, v0xe291e0_0;
v0xe257a0_0 .alias "ICache_miss", 0 0, v0xe290f0_0;
v0xe25820_0 .net "ICache_read_data", 63 0, L_0xe33790; 1 drivers
v0xe258f0_0 .alias "IF_ID_PC_plus_1", 15 0, v0xe2b5a0_0;
v0xe259c0_0 .alias "IF_ID_instruction", 15 0, v0xe2bc80_0;
v0xe25aa0_0 .net "IF_ID_instruction_from_cache", 15 0, L_0xe34d50; 1 drivers
v0xe25b20_0 .net "IF_ID_instruction_from_mem", 15 0, L_0xe360a0; 1 drivers
v0xe25c10_0 .net "PC", 15 0, v0xe24e90_0; 1 drivers
v0xe25c90_0 .net "PC_next", 15 0, L_0xe32960; 1 drivers
v0xe25d90_0 .alias "PC_stall", 0 0, v0xe2c280_0;
v0xe25e10_0 .net *"_s0", 15 0, C4<0000000000000001>; 1 drivers
v0xe25d10_0 .net *"_s100", 15 0, L_0xe35d50; 1 drivers
v0xe25f20_0 .net *"_s102", 15 0, L_0xe35f10; 1 drivers
v0xe25e90_0 .net *"_s16", 0 0, L_0xe33a20; 1 drivers
v0xe26040_0 .net *"_s18", 0 0, L_0xe33a80; 1 drivers
v0xe25fa0_0 .net *"_s23", 1 0, L_0xe33c20; 1 drivers
v0xe26170_0 .net *"_s24", 1 0, C4<00>; 1 drivers
v0xe260c0_0 .net *"_s26", 0 0, L_0xe33cc0; 1 drivers
v0xe262b0_0 .net *"_s29", 15 0, L_0xe33e00; 1 drivers
v0xe261f0_0 .net *"_s31", 1 0, L_0xe33ea0; 1 drivers
v0xe26400_0 .net *"_s32", 1 0, C4<01>; 1 drivers
v0xe26330_0 .net *"_s34", 0 0, L_0xe33fe0; 1 drivers
v0xe26560_0 .net *"_s37", 15 0, L_0xe34120; 1 drivers
v0xe26480_0 .net *"_s39", 1 0, L_0xe342b0; 1 drivers
v0xe266d0_0 .net *"_s40", 1 0, C4<10>; 1 drivers
v0xe265e0_0 .net *"_s42", 0 0, L_0xe34460; 1 drivers
v0xe26850_0 .net *"_s45", 15 0, L_0xe34500; 1 drivers
v0xe26750_0 .net *"_s47", 1 0, L_0xe345a0; 1 drivers
v0xe269e0_0 .net *"_s48", 1 0, C4<11>; 1 drivers
v0xe268d0_0 .net *"_s50", 0 0, L_0xe34640; 1 drivers
v0xe26b80_0 .net *"_s53", 15 0, L_0xe346e0; 1 drivers
v0xe26a60_0 .net *"_s54", 15 0, C4<xxxxxxxxxxxxxxxx>; 1 drivers
v0xe26b00_0 .net *"_s56", 15 0, L_0xe34850; 1 drivers
v0xe26d40_0 .net *"_s58", 15 0, L_0xe349e0; 1 drivers
v0xe26dc0_0 .net *"_s60", 15 0, L_0xe34bc0; 1 drivers
v0xe26c00_0 .net *"_s65", 1 0, L_0xe34ef0; 1 drivers
v0xe26ca0_0 .net *"_s66", 1 0, C4<00>; 1 drivers
v0xe26fa0_0 .net *"_s68", 0 0, L_0xe34f90; 1 drivers
v0xe27020_0 .net *"_s71", 15 0, L_0xe34df0; 1 drivers
v0xe26e40_0 .net *"_s73", 1 0, L_0xe35220; 1 drivers
v0xe26ee0_0 .net *"_s74", 1 0, C4<01>; 1 drivers
v0xe27220_0 .net *"_s76", 0 0, L_0xe35390; 1 drivers
v0xe272a0_0 .net *"_s79", 15 0, L_0xe35430; 1 drivers
v0xe270a0_0 .net *"_s81", 1 0, L_0xe352c0; 1 drivers
v0xe27140_0 .net *"_s82", 1 0, C4<10>; 1 drivers
v0xe274c0_0 .net *"_s84", 0 0, L_0xe355f0; 1 drivers
v0xe27540_0 .net *"_s87", 15 0, L_0xe354d0; 1 drivers
v0xe27320_0 .net *"_s89", 1 0, L_0xe35820; 1 drivers
v0xe273c0_0 .net *"_s9", 13 0, L_0xe32c30; 1 drivers
v0xe27780_0 .net *"_s90", 1 0, C4<11>; 1 drivers
v0xe27800_0 .net *"_s92", 0 0, L_0xe35730; 1 drivers
v0xe275c0_0 .net *"_s95", 15 0, L_0xe35a10; 1 drivers
v0xe27640_0 .net *"_s96", 15 0, C4<xxxxxxxxxxxxxxxx>; 1 drivers
v0xe276e0_0 .net *"_s98", 15 0, L_0xe35bc0; 1 drivers
v0xe27a60_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe27880_0 .alias "halt", 0 0, v0xe2d950_0;
v0xe27950_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe32830 .arith/sum 16, v0xe24e90_0, C4<0000000000000001>;
L_0xe32960 .functor MUXZ 16, L_0xe32830, L_0xe43c80, L_0xe43d80, C4<>;
L_0xe32c30 .part v0xe24e90_0, 2, 14;
L_0xe32cd0 .concat [ 14 0 0 0], L_0xe32c30;
L_0xe33c20 .part v0xe24e90_0, 0, 2;
L_0xe33cc0 .cmp/eq 2, L_0xe33c20, C4<00>;
L_0xe33e00 .part L_0xe33790, 0, 16;
L_0xe33ea0 .part v0xe24e90_0, 0, 2;
L_0xe33fe0 .cmp/eq 2, L_0xe33ea0, C4<01>;
L_0xe34120 .part L_0xe33790, 16, 16;
L_0xe342b0 .part v0xe24e90_0, 0, 2;
L_0xe34460 .cmp/eq 2, L_0xe342b0, C4<10>;
L_0xe34500 .part L_0xe33790, 32, 16;
L_0xe345a0 .part v0xe24e90_0, 0, 2;
L_0xe34640 .cmp/eq 2, L_0xe345a0, C4<11>;
L_0xe346e0 .part L_0xe33790, 48, 16;
L_0xe34850 .functor MUXZ 16, C4<xxxxxxxxxxxxxxxx>, L_0xe346e0, L_0xe34640, C4<>;
L_0xe349e0 .functor MUXZ 16, L_0xe34850, L_0xe34500, L_0xe34460, C4<>;
L_0xe34bc0 .functor MUXZ 16, L_0xe349e0, L_0xe34120, L_0xe33fe0, C4<>;
L_0xe34d50 .functor MUXZ 16, L_0xe34bc0, L_0xe33e00, L_0xe33cc0, C4<>;
L_0xe34ef0 .part v0xe24e90_0, 0, 2;
L_0xe34f90 .cmp/eq 2, L_0xe34ef0, C4<00>;
L_0xe34df0 .part v0xde2a20_0, 0, 16;
L_0xe35220 .part v0xe24e90_0, 0, 2;
L_0xe35390 .cmp/eq 2, L_0xe35220, C4<01>;
L_0xe35430 .part v0xde2a20_0, 16, 16;
L_0xe352c0 .part v0xe24e90_0, 0, 2;
L_0xe355f0 .cmp/eq 2, L_0xe352c0, C4<10>;
L_0xe354d0 .part v0xde2a20_0, 32, 16;
L_0xe35820 .part v0xe24e90_0, 0, 2;
L_0xe35730 .cmp/eq 2, L_0xe35820, C4<11>;
L_0xe35a10 .part v0xde2a20_0, 48, 16;
L_0xe35bc0 .functor MUXZ 16, C4<xxxxxxxxxxxxxxxx>, L_0xe35a10, L_0xe35730, C4<>;
L_0xe35d50 .functor MUXZ 16, L_0xe35bc0, L_0xe354d0, L_0xe355f0, C4<>;
L_0xe35f10 .functor MUXZ 16, L_0xe35d50, L_0xe35430, L_0xe35390, C4<>;
L_0xe360a0 .functor MUXZ 16, L_0xe35f10, L_0xe34df0, L_0xe34f90, C4<>;
L_0xe36270 .functor MUXZ 16, L_0xe34d50, L_0xe360a0, v0xde29a0_0, C4<>;
S_0xe24760 .scope module, "PC_reg" "dff_en" 4 20, 5 1, S_0xe232f0;
 .timescale 0 0;
P_0xe24858 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0xe24880 .param/l "NO_RESET" 5 3, +C4<0>;
P_0xe248a8 .param/l "WIDTH" 5 2, +C4<010000>;
v0xe24fe0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe25060_0 .alias "d", 15 0, v0xe25c90_0;
v0xe250e0_0 .net "en", 0 0, L_0xe32bd0; 1 drivers
v0xe25160_0 .alias "q", 15 0, v0xe25c10_0;
v0xe251e0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe25260_0 .net "tmp", 15 0, L_0xe32a50; 1 drivers
L_0xe32a50 .functor MUXZ 16, v0xe24e90_0, L_0xe32960, L_0xe32bd0, C4<>;
S_0xe249e0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xe24760;
 .timescale 0 0;
P_0xe24ad8 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0xe24b00 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xe24b28 .param/l "WIDTH" 6 2, +C4<010000>;
v0xe24d70_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe24df0_0 .alias "d", 15 0, v0xe25260_0;
v0xe24e90_0 .var "q", 15 0;
v0xe24f30_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe24c80 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xe249e0;
 .timescale 0 0;
S_0xe23460 .scope module, "ICache" "cache" 4 24, 7 1, S_0xe232f0;
 .timescale 0 0;
L_0xe32e00 .functor AND 1, v0xde29a0_0, v0xe244d0_0, C4<1>, C4<1>;
L_0xe330e0 .functor OR 1, L_0xe33970, v0xde29a0_0, C4<0>, C4<0>;
L_0xe33140 .functor AND 1, L_0xe32fa0, L_0xe330e0, C4<1>, C4<1>;
L_0xe336e0 .functor AND 1, L_0xe33510, L_0xe335b0, C4<1>, C4<1>;
v0xe235f0_0 .net *"_s10", 0 0, L_0xe33140; 1 drivers
v0xe236b0_0 .net *"_s13", 0 0, L_0xe33240; 1 drivers
v0xe23750_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0xe237f0_0 .net *"_s19", 0 0, L_0xe33510; 1 drivers
v0xe238a0_0 .net *"_s21", 0 0, L_0xe335b0; 1 drivers
v0xe23940_0 .net *"_s3", 7 0, L_0xe32e60; 1 drivers
v0xe23a20_0 .net *"_s5", 7 0, L_0xe32f00; 1 drivers
v0xe23ac0_0 .net *"_s6", 0 0, L_0xe32fa0; 1 drivers
v0xe23bb0_0 .net *"_s8", 0 0, L_0xe330e0; 1 drivers
v0xe23c50_0 .alias "addr", 13 0, v0xe29070_0;
v0xe23d30_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe23db0_0 .net "dirty", 0 0, L_0xe336e0; 1 drivers
v0xe23ea0_0 .alias "hit", 0 0, v0xe25410_0;
v0xe23f40_0 .var "line", 73 0;
v0xe24060 .array "mem", 63 0, 73 0;
v0xe240e0_0 .alias "rd_data", 63 0, v0xe25820_0;
v0xe23fc0_0 .net "re", 0 0, L_0xe33970; 1 drivers
v0xe24230_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe24160_0 .net "tag_out", 7 0, L_0xe338d0; 1 drivers
v0xe24370_0 .net "wdirty", 0 0, C4<0>; 1 drivers
v0xe242d0_0 .alias "we", 0 0, v0xe28e80_0;
v0xe244d0_0 .var "we_del", 0 0;
v0xe243f0_0 .net "we_filt", 0 0, L_0xe32e00; 1 drivers
v0xe24610_0 .alias "wr_data", 63 0, v0xe291e0_0;
v0xe24580_0 .var "x", 6 0;
E_0xe23150 .event edge, v0xde2920_0, v0xe23fc0_0, v0xc53350_0;
E_0xe23550/0 .event edge, v0xe243f0_0, v0xc53350_0;
E_0xe23550/1 .event negedge, v0xc84d60_0;
E_0xe23550 .event/or E_0xe23550/0, E_0xe23550/1;
E_0xe235a0 .event edge, v0xde29a0_0;
L_0xe32e60 .part v0xe23f40_0, 64, 8;
L_0xe32f00 .part L_0xe32cd0, 6, 8;
L_0xe32fa0 .cmp/eq 8, L_0xe32e60, L_0xe32f00;
L_0xe33240 .part v0xe23f40_0, 73, 1;
L_0xe33330 .functor MUXZ 1, C4<0>, L_0xe33240, L_0xe33140, C4<>;
L_0xe33510 .part v0xe23f40_0, 73, 1;
L_0xe335b0 .part v0xe23f40_0, 72, 1;
L_0xe33790 .part v0xe23f40_0, 0, 64;
L_0xe338d0 .part v0xe23f40_0, 64, 8;
S_0xe21e30 .scope module, "IF_ID_PC_plus_1_reg" "dff_en_clear" 3 143, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe21f28 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0xe21f50 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xe21f78 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xe21fa0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe21fc8 .param/l "WIDTH" 8 2, +C4<010000>;
v0xe22f50_0 .net "clear", 0 0, L_0xe326f0; 1 drivers
v0xe22fd0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe23050_0 .alias "d", 15 0, v0xe2b5a0_0;
v0xe230d0_0 .net "en", 0 0, L_0xe34250; 1 drivers
v0xe231b0_0 .alias "q", 15 0, v0xe2b620_0;
v0xe23230_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe22250 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xe21e30;
 .timescale 0 0;
S_0xe22340 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xe22250;
 .timescale 0 0;
P_0xe22438 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0xe22460 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xe22488 .param/l "WIDTH" 5 2, +C4<010000>;
v0xe22bc0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe22c40_0 .alias "d", 15 0, v0xe2b5a0_0;
v0xe22cc0_0 .alias "en", 0 0, v0xe230d0_0;
v0xe22d60_0 .alias "q", 15 0, v0xe2b620_0;
v0xe22e10_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe22e90_0 .net "tmp", 15 0, L_0xe363b0; 1 drivers
L_0xe363b0 .functor MUXZ 16, v0xe22a90_0, L_0xe32830, L_0xe34250, C4<>;
S_0xe225e0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xe22340;
 .timescale 0 0;
P_0xe226d8 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0xe22700 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xe22728 .param/l "WIDTH" 6 2, +C4<010000>;
v0xe22970_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe229f0_0 .alias "d", 15 0, v0xe22e90_0;
v0xe22a90_0 .var "q", 15 0;
v0xe22b10_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe22880 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xe225e0;
 .timescale 0 0;
S_0xe20520 .scope module, "IF_ID_instruction_reg" "dff_en_clear" 3 144, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe20618 .param/l "DEFAULT_VALUE" 8 6, C4<1010000000000000>;
P_0xe20640 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xe20668 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xe20690 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe206b8 .param/l "WIDTH" 8 2, +C4<010000>;
v0xe21a90_0 .net "clear", 0 0, L_0xe364f0; 1 drivers
v0xe21b40_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe21bc0_0 .alias "d", 15 0, v0xe2bc80_0;
v0xe21c40_0 .net "en", 0 0, L_0xe36900; 1 drivers
v0xe21cf0_0 .alias "q", 15 0, v0xe2bd00_0;
v0xe21d70_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe36640 .functor MUXZ 16, v0xe214a0_0, L_0xe36270, L_0xe36900, C4<>;
S_0xe20e10 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xe20520;
 .timescale 0 0;
v0xe21a10_0 .net "tmp", 15 0, L_0xe36640; 1 drivers
S_0xe20f00 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xe20e10;
 .timescale 0 0;
P_0xe208a8 .param/l "DEFAULT_VALUE" 9 4, C4<1010000000000000>;
P_0xe208d0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xe208f8 .param/l "WIDTH" 9 2, +C4<010000>;
v0xe21600_0 .net *"_s0", 15 0, C4<1010000000000000>; 1 drivers
v0xe21680_0 .alias "clear", 0 0, v0xe21a90_0;
v0xe21720_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe217a0_0 .alias "d", 15 0, v0xe21a10_0;
v0xe21850_0 .alias "q", 15 0, v0xe2bd00_0;
v0xe218d0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe21990_0 .net "tmp", 15 0, L_0xe367c0; 1 drivers
L_0xe367c0 .functor MUXZ 16, L_0xe36640, C4<1010000000000000>, L_0xe364f0, C4<>;
S_0xe20ff0 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xe20f00;
 .timescale 0 0;
P_0xe210e8 .param/l "DEFAULT_VALUE" 6 4, C4<1010000000000000>;
P_0xe21110 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xe21138 .param/l "WIDTH" 6 2, +C4<010000>;
v0xe21380_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe21400_0 .alias "d", 15 0, v0xe21990_0;
v0xe214a0_0 .var "q", 15 0;
v0xe21550_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe21290 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xe20ff0;
 .timescale 0 0;
S_0xe196f0 .scope module, "decode_stage" "ID" 3 146, 10 1, S_0xc88730;
 .timescale 0 0;
P_0xe197e8 .param/l "PC_WIDTH" 10 2, +C4<010000>;
P_0xe19810 .param/l "SINGLE_CYCLE" 10 3, +C4<0>;
P_0xe19838 .param/l "alu_ADD" 11 1, C4<000>;
P_0xe19860 .param/l "alu_AND" 11 2, C4<001>;
P_0xe19888 .param/l "alu_LHB" 11 7, C4<110>;
P_0xe198b0 .param/l "alu_LLB" 11 8, C4<111>;
P_0xe198d8 .param/l "alu_NOR" 11 3, C4<010>;
P_0xe19900 .param/l "alu_SLL" 11 4, C4<011>;
P_0xe19928 .param/l "alu_SRA" 11 6, C4<101>;
P_0xe19950 .param/l "alu_SRL" 11 5, C4<100>;
P_0xe19978 .param/l "instr_ADD" 12 1, C4<0000>;
P_0xe199a0 .param/l "instr_ADDZ" 12 2, C4<0001>;
P_0xe199c8 .param/l "instr_AND" 12 4, C4<0011>;
P_0xe199f0 .param/l "instr_B" 12 13, C4<1100>;
P_0xe19a18 .param/l "instr_HLT" 12 16, C4<1111>;
P_0xe19a40 .param/l "instr_JAL" 12 14, C4<1101>;
P_0xe19a68 .param/l "instr_JR" 12 15, C4<1110>;
P_0xe19a90 .param/l "instr_LHB" 12 11, C4<1010>;
P_0xe19ab8 .param/l "instr_LLB" 12 12, C4<1011>;
P_0xe19ae0 .param/l "instr_LW" 12 9, C4<1000>;
P_0xe19b08 .param/l "instr_NOR" 12 5, C4<0100>;
P_0xe19b30 .param/l "instr_SLL" 12 6, C4<0101>;
P_0xe19b58 .param/l "instr_SRA" 12 8, C4<0111>;
P_0xe19b80 .param/l "instr_SRL" 12 7, C4<0110>;
P_0xe19ba8 .param/l "instr_SUB" 12 3, C4<0010>;
P_0xe19bd0 .param/l "instr_SW" 12 10, C4<1001>;
L_0xe37780 .functor BUFZ 1, L_0xe3aa00, C4<0>, C4<0>, C4<0>;
L_0xe3a910 .functor BUFZ 1, L_0xe37090, C4<0>, C4<0>, C4<0>;
L_0xe3ac80 .functor OR 1, L_0xe36d30, L_0xe37150, C4<0>, C4<0>;
L_0xe3ad80 .functor OR 1, L_0xe3ac80, L_0xe37090, C4<0>, C4<0>;
L_0xe3ae30 .functor OR 1, L_0xe3ad80, L_0xe379f0, C4<0>, C4<0>;
L_0xe3af30 .functor OR 1, L_0xe3ae30, L_0xe37950, C4<0>, C4<0>;
L_0xe3b070 .functor OR 1, L_0xe3af30, L_0xe37d00, C4<0>, C4<0>;
L_0xe3b170 .functor OR 1, L_0xe3b070, L_0xe38100, C4<0>, C4<0>;
L_0xe3b2c0 .functor OR 1, L_0xe3b170, L_0xe38570, C4<0>, C4<0>;
L_0xe3b3c0 .functor OR 1, L_0xe36d30, L_0xe37150, C4<0>, C4<0>;
L_0xe3b480 .functor OR 1, L_0xe3b3c0, L_0xe37090, C4<0>, C4<0>;
L_0xe3b570 .functor OR 1, L_0xe36d30, L_0xe37150, C4<0>, C4<0>;
L_0xe3b420 .functor OR 1, L_0xe3b570, L_0xe37090, C4<0>, C4<0>;
L_0xe3b6f0 .functor OR 1, L_0xe38d70, L_0xe39e80, C4<0>, C4<0>;
L_0xe3b750 .functor OR 1, L_0xe3b6f0, L_0xe39660, C4<0>, C4<0>;
L_0xe3b850 .functor OR 1, L_0xe3b750, L_0xe3aa00, C4<0>, C4<0>;
L_0xe3b990 .functor NOT 1, L_0xe3b850, C4<0>, C4<0>, C4<0>;
L_0xe3bb70 .functor AND 1, L_0xe3b990, L_0xe3ba40, C4<1>, C4<1>;
L_0xe3b900 .functor BUFZ 1, L_0xe37150, C4<0>, C4<0>, C4<0>;
L_0xe3aaf0 .functor AND 1, L_0xe388d0, L_0xe3bd50, C4<1>, C4<1>;
L_0xe3bc20 .functor BUFZ 1, L_0xe38d70, C4<0>, C4<0>, C4<0>;
L_0xe3bf90 .functor BUFZ 16, v0xe1ae20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0xe3c080 .functor BUFZ 1, L_0xe39e80, C4<0>, C4<0>, C4<0>;
L_0xe3c210 .functor BUFZ 1, L_0xe3a1f0, C4<0>, C4<0>, C4<0>;
L_0xe3aba0 .functor BUFZ 1, L_0xe39660, C4<0>, C4<0>, C4<0>;
L_0xe3ac00 .functor OR 1, L_0xe39a30, L_0xe39e80, C4<0>, C4<0>;
L_0xe3c270 .functor OR 1, L_0xe3ac00, L_0xe3a1f0, C4<0>, C4<0>;
L_0xe3c2d0 .functor OR 1, L_0xe3c270, L_0xe3aa00, C4<0>, C4<0>;
L_0xe3c420 .functor NOT 1, L_0xe3c2d0, C4<0>, C4<0>, C4<0>;
L_0xe3c480 .functor BUFZ 4, v0xe20250_0, C4<0000>, C4<0000>, C4<0000>;
L_0xe3c5e0 .functor OR 1, L_0xe36d30, L_0xe37150, C4<0>, C4<0>;
L_0xe3c640 .functor OR 1, L_0xe3c5e0, L_0xe37090, C4<0>, C4<0>;
L_0xe3c760 .functor OR 1, L_0xe3c640, L_0xe379f0, C4<0>, C4<0>;
L_0xe3c9c0 .functor OR 1, L_0xe3c760, L_0xe37950, C4<0>, C4<0>;
L_0xe3c8b0 .functor BUFZ 4, v0xe20350_0, C4<0000>, C4<0000>, C4<0000>;
v0xe1b1f0_0 .net "ADD", 0 0, L_0xe36d30; 1 drivers
v0xe1b290_0 .net "ADDZ", 0 0, L_0xe37150; 1 drivers
v0xe1b330_0 .net "AND", 0 0, L_0xe379f0; 1 drivers
v0xe1b3d0_0 .net "B", 0 0, L_0xe39e80; 1 drivers
v0xe1b480_0 .alias "Global_halt", 0 0, v0xe2d950_0;
v0xe1b530_0 .net "HLT", 0 0, L_0xe3aa00; 1 drivers
v0xe1b5b0_0 .var "ID_EX_alu_op_sel", 2 0;
v0xe1b630_0 .alias "ID_EX_branch", 0 0, v0xe296a0_0;
v0xe1b700_0 .alias "ID_EX_branch_cond", 2 0, v0xe292e0_0;
v0xe1b7d0_0 .alias "ID_EX_jal", 0 0, v0xe297c0_0;
v0xe1b850_0 .alias "ID_EX_jr", 0 0, v0xe29b30_0;
v0xe1b8d0_0 .alias "ID_EX_mem_read", 0 0, v0xe29d10_0;
v0xe1b9f0_0 .alias "ID_EX_mem_write", 0 0, v0xe29f00_0;
v0xe1baa0_0 .alias "ID_EX_mem_write_data", 15 0, v0xe29e10_0;
v0xe1bba0_0 .var "ID_EX_operand0", 15 0;
v0xe1bc20_0 .alias "ID_EX_operand0_is_reg", 0 0, v0xe2a440_0;
v0xe1bb20_0 .alias "ID_EX_operand0_reg_sel", 3 0, v0xe2a310_0;
v0xe1bd80_0 .var "ID_EX_operand1", 15 0;
v0xe1bca0_0 .alias "ID_EX_operand1_is_reg", 0 0, v0xe2a900_0;
v0xe1bea0_0 .alias "ID_EX_operand1_reg_sel", 3 0, v0xe2a810_0;
v0xe1bfd0_0 .alias "ID_EX_subtract", 0 0, v0xe2aa90_0;
v0xe1c050_0 .alias "ID_EX_update_N", 0 0, v0xe2aed0_0;
v0xe1bf20_0 .alias "ID_EX_update_V", 0 0, v0xe2ad20_0;
v0xe1c190_0 .alias "ID_EX_update_Z", 0 0, v0xe2b230_0;
v0xe1c0d0_0 .alias "ID_EX_writeback", 0 0, v0xe2b060_0;
v0xe1c2e0_0 .var "ID_EX_writeback_dest", 3 0;
v0xe1c260_0 .alias "ID_EX_writeback_iff_Z", 0 0, v0xe2b340_0;
v0xe1c490_0 .alias "ID_halt", 0 0, v0xe2b940_0;
v0xe1c360_0 .alias "IF_ID_PC_plus_1", 15 0, v0xe2b620_0;
v0xe1c600_0 .alias "IF_ID_instruction", 15 0, v0xe2bd00_0;
v0xe1c510_0 .net "JAL", 0 0, L_0xe3a1f0; 1 drivers
v0xe1c780_0 .net "JR", 0 0, L_0xe39660; 1 drivers
v0xe1c680_0 .net "LHB", 0 0, L_0xe390e0; 1 drivers
v0xe1c700_0 .net "LLB", 0 0, L_0xe39a30; 1 drivers
v0xe1c920_0 .net "LW", 0 0, L_0xe388d0; 1 drivers
v0xe1c9a0_0 .net "NOR", 0 0, L_0xe37950; 1 drivers
v0xe1c800_0 .net "SLL", 0 0, L_0xe37d00; 1 drivers
v0xe1c8a0_0 .net "SRA", 0 0, L_0xe38570; 1 drivers
v0xe1cb60_0 .net "SRL", 0 0, L_0xe38100; 1 drivers
v0xe1cbe0_0 .net "SUB", 0 0, L_0xe37090; 1 drivers
v0xe1ca20_0 .net "SW", 0 0, L_0xe38d70; 1 drivers
v0xe1cac0_0 .alias "WB_ID_reg_write", 0 0, v0xe2c400_0;
v0xe1cdc0_0 .alias "WB_ID_reg_write_data", 15 0, v0xe2c840_0;
v0xe1ce90_0 .alias "WB_ID_reg_write_dest", 3 0, v0xe2c500_0;
v0xe1ccb0_0 .net *"_s10", 4 0, C4<00000>; 1 drivers
v0xe1cd30_0 .net *"_s100", 4 0, C4<01001>; 1 drivers
v0xe1d090_0 .net *"_s105", 3 0, L_0xe38f50; 1 drivers
v0xe1d130_0 .net *"_s106", 4 0, L_0xe37320; 1 drivers
v0xe1cf30_0 .net *"_s109", 0 0, C4<0>; 1 drivers
v0xe1cfd0_0 .net *"_s110", 4 0, C4<01010>; 1 drivers
v0xe1d350_0 .net *"_s115", 3 0, L_0xe397e0; 1 drivers
v0xe1d3d0_0 .net *"_s116", 4 0, L_0xe39580; 1 drivers
v0xe1d1d0_0 .net *"_s119", 0 0, C4<0>; 1 drivers
v0xe1d270_0 .net *"_s120", 4 0, C4<01011>; 1 drivers
v0xe1d610_0 .net *"_s125", 3 0, L_0xe39880; 1 drivers
v0xe1d690_0 .net *"_s126", 4 0, L_0xe39ca0; 1 drivers
v0xe1d450_0 .net *"_s129", 0 0, C4<0>; 1 drivers
v0xe1d4f0_0 .net *"_s130", 4 0, C4<01100>; 1 drivers
v0xe1d590_0 .net *"_s135", 3 0, L_0xe39f70; 1 drivers
v0xe1d910_0 .net *"_s136", 4 0, L_0xe39d40; 1 drivers
v0xe1d730_0 .net *"_s139", 0 0, C4<0>; 1 drivers
v0xe1d7d0_0 .net *"_s140", 4 0, C4<01101>; 1 drivers
v0xe1d870_0 .net *"_s145", 3 0, L_0xe3a010; 1 drivers
v0xe1dbb0_0 .net *"_s146", 4 0, L_0xe3a0b0; 1 drivers
v0xe1d9b0_0 .net *"_s149", 0 0, C4<0>; 1 drivers
v0xe1da50_0 .net *"_s15", 3 0, L_0xe36e70; 1 drivers
v0xe1daf0_0 .net *"_s150", 4 0, C4<01110>; 1 drivers
v0xe1de50_0 .net *"_s155", 3 0, L_0xe3a7e0; 1 drivers
v0xe1dc50_0 .net *"_s156", 4 0, L_0xe3a4e0; 1 drivers
v0xe1dcf0_0 .net *"_s159", 0 0, C4<0>; 1 drivers
v0xe1dd90_0 .net *"_s16", 4 0, L_0xe36f10; 1 drivers
v0xe1e110_0 .net *"_s160", 4 0, C4<01111>; 1 drivers
v0xe1ded0_0 .net *"_s168", 0 0, L_0xe3ac80; 1 drivers
v0xe1df70_0 .net *"_s170", 0 0, L_0xe3ad80; 1 drivers
v0xe1e010_0 .net *"_s172", 0 0, L_0xe3ae30; 1 drivers
v0xe1e3f0_0 .net *"_s174", 0 0, L_0xe3af30; 1 drivers
v0xe1e190_0 .net *"_s176", 0 0, L_0xe3b070; 1 drivers
v0xe1e230_0 .net *"_s178", 0 0, L_0xe3b170; 1 drivers
v0xe1e2d0_0 .net *"_s182", 0 0, L_0xe3b3c0; 1 drivers
v0xe1e370_0 .net *"_s186", 0 0, L_0xe3b570; 1 drivers
v0xe1e700_0 .net *"_s19", 0 0, C4<0>; 1 drivers
v0xe1e780_0 .net *"_s190", 0 0, L_0xe3b6f0; 1 drivers
v0xe1e490_0 .net *"_s192", 0 0, L_0xe3b750; 1 drivers
v0xe1e530_0 .net *"_s194", 0 0, L_0xe3b850; 1 drivers
v0xe1e5d0_0 .net *"_s196", 0 0, L_0xe3b990; 1 drivers
v0xe1e670_0 .net *"_s199", 0 0, L_0xe3ba40; 1 drivers
v0xe1eae0_0 .net *"_s20", 4 0, C4<00001>; 1 drivers
v0xe1eb80_0 .net *"_s205", 0 0, L_0xe3bd50; 1 drivers
v0xe1e820_0 .net *"_s220", 0 0, L_0xe3ac00; 1 drivers
v0xe1e8c0_0 .net *"_s222", 0 0, L_0xe3c270; 1 drivers
v0xe1e960_0 .net *"_s224", 0 0, L_0xe3c2d0; 1 drivers
v0xe1ea00_0 .net *"_s230", 0 0, L_0xe3c5e0; 1 drivers
v0xe1eef0_0 .net *"_s232", 0 0, L_0xe3c640; 1 drivers
v0xe1ef70_0 .net *"_s234", 0 0, L_0xe3c760; 1 drivers
v0xe1ec20_0 .net *"_s25", 3 0, L_0xe37280; 1 drivers
v0xe1ecc0_0 .net *"_s26", 4 0, L_0xe37430; 1 drivers
v0xe1ed60_0 .net *"_s29", 0 0, C4<0>; 1 drivers
v0xe1ee00_0 .net *"_s30", 4 0, C4<00010>; 1 drivers
v0xe1f310_0 .net *"_s35", 3 0, L_0xe376e0; 1 drivers
v0xe1f390_0 .net *"_s36", 4 0, L_0xe377e0; 1 drivers
v0xe1eff0_0 .net *"_s39", 0 0, C4<0>; 1 drivers
v0xe1f090_0 .net *"_s40", 4 0, C4<00011>; 1 drivers
v0xe1f130_0 .net *"_s45", 3 0, L_0xe37ae0; 1 drivers
v0xe1f1d0_0 .net *"_s46", 4 0, L_0xe37b80; 1 drivers
v0xe1f270_0 .net *"_s49", 0 0, C4<0>; 1 drivers
v0xe1f760_0 .net *"_s5", 3 0, L_0xe36ba0; 1 drivers
v0xe1f430_0 .net *"_s50", 4 0, C4<00100>; 1 drivers
v0xe1f4d0_0 .net *"_s55", 3 0, L_0xe37e50; 1 drivers
v0xe1f570_0 .net *"_s56", 4 0, L_0xe37f80; 1 drivers
v0xe1f610_0 .net *"_s59", 0 0, C4<0>; 1 drivers
v0xe1f6b0_0 .net *"_s6", 4 0, L_0xe36c40; 1 drivers
v0xe1fb60_0 .net *"_s60", 4 0, C4<00101>; 1 drivers
v0xe1f800_0 .net *"_s65", 3 0, L_0xe38340; 1 drivers
v0xe1f8a0_0 .net *"_s66", 4 0, L_0xe383e0; 1 drivers
v0xe1f940_0 .net *"_s69", 0 0, C4<0>; 1 drivers
v0xe1f9e0_0 .net *"_s70", 4 0, C4<00110>; 1 drivers
v0xe1fa80_0 .net *"_s75", 3 0, L_0xe38690; 1 drivers
v0xe1ff90_0 .net *"_s76", 4 0, L_0xe38480; 1 drivers
v0xe1fbe0_0 .net *"_s79", 0 0, C4<0>; 1 drivers
v0xe1fc60_0 .net *"_s80", 4 0, C4<00111>; 1 drivers
v0xe1fd00_0 .net *"_s85", 3 0, L_0xe38730; 1 drivers
v0xe1fda0_0 .net *"_s86", 4 0, L_0xe38b60; 1 drivers
v0xe1fe40_0 .net *"_s89", 0 0, C4<0>; 1 drivers
v0xe1fee0_0 .net *"_s9", 0 0, C4<0>; 1 drivers
v0xe20400_0 .net *"_s90", 4 0, C4<01000>; 1 drivers
v0xe204a0_0 .net *"_s95", 3 0, L_0xe38eb0; 1 drivers
v0xe20010_0 .net *"_s96", 4 0, L_0xe38c50; 1 drivers
v0xe200b0_0 .net *"_s99", 0 0, C4<0>; 1 drivers
v0xe20150_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe201d0_0 .net "reg0", 15 0, v0xe1acb0_0; 1 drivers
v0xe20250_0 .var "reg0_sel", 3 0;
v0xe202d0_0 .net "reg1", 15 0, v0xe1ae20_0; 1 drivers
v0xe20350_0 .var "reg1_sel", 3 0;
v0xe20950_0 .alias "rst_n", 0 0, v0xe2db70_0;
E_0xe1a560 .event edge, v0xe1c600_0;
E_0xe1a5b0 .event edge, v0xe1c600_0, v0xe1ae20_0;
E_0xe1a600 .event edge, v0xe1c600_0, v0xe1acb0_0, v0xe1c360_0;
L_0xe36ba0 .part v0xe214a0_0, 12, 4;
L_0xe36c40 .concat [ 4 1 0 0], L_0xe36ba0, C4<0>;
L_0xe36d30 .cmp/eq 5, L_0xe36c40, C4<00000>;
L_0xe36e70 .part v0xe214a0_0, 12, 4;
L_0xe36f10 .concat [ 4 1 0 0], L_0xe36e70, C4<0>;
L_0xe37150 .cmp/eq 5, L_0xe36f10, C4<00001>;
L_0xe37280 .part v0xe214a0_0, 12, 4;
L_0xe37430 .concat [ 4 1 0 0], L_0xe37280, C4<0>;
L_0xe37090 .cmp/eq 5, L_0xe37430, C4<00010>;
L_0xe376e0 .part v0xe214a0_0, 12, 4;
L_0xe377e0 .concat [ 4 1 0 0], L_0xe376e0, C4<0>;
L_0xe379f0 .cmp/eq 5, L_0xe377e0, C4<00011>;
L_0xe37ae0 .part v0xe214a0_0, 12, 4;
L_0xe37b80 .concat [ 4 1 0 0], L_0xe37ae0, C4<0>;
L_0xe37950 .cmp/eq 5, L_0xe37b80, C4<00100>;
L_0xe37e50 .part v0xe214a0_0, 12, 4;
L_0xe37f80 .concat [ 4 1 0 0], L_0xe37e50, C4<0>;
L_0xe37d00 .cmp/eq 5, L_0xe37f80, C4<00101>;
L_0xe38340 .part v0xe214a0_0, 12, 4;
L_0xe383e0 .concat [ 4 1 0 0], L_0xe38340, C4<0>;
L_0xe38100 .cmp/eq 5, L_0xe383e0, C4<00110>;
L_0xe38690 .part v0xe214a0_0, 12, 4;
L_0xe38480 .concat [ 4 1 0 0], L_0xe38690, C4<0>;
L_0xe38570 .cmp/eq 5, L_0xe38480, C4<00111>;
L_0xe38730 .part v0xe214a0_0, 12, 4;
L_0xe38b60 .concat [ 4 1 0 0], L_0xe38730, C4<0>;
L_0xe388d0 .cmp/eq 5, L_0xe38b60, C4<01000>;
L_0xe38eb0 .part v0xe214a0_0, 12, 4;
L_0xe38c50 .concat [ 4 1 0 0], L_0xe38eb0, C4<0>;
L_0xe38d70 .cmp/eq 5, L_0xe38c50, C4<01001>;
L_0xe38f50 .part v0xe214a0_0, 12, 4;
L_0xe37320 .concat [ 4 1 0 0], L_0xe38f50, C4<0>;
L_0xe390e0 .cmp/eq 5, L_0xe37320, C4<01010>;
L_0xe397e0 .part v0xe214a0_0, 12, 4;
L_0xe39580 .concat [ 4 1 0 0], L_0xe397e0, C4<0>;
L_0xe39a30 .cmp/eq 5, L_0xe39580, C4<01011>;
L_0xe39880 .part v0xe214a0_0, 12, 4;
L_0xe39ca0 .concat [ 4 1 0 0], L_0xe39880, C4<0>;
L_0xe39e80 .cmp/eq 5, L_0xe39ca0, C4<01100>;
L_0xe39f70 .part v0xe214a0_0, 12, 4;
L_0xe39d40 .concat [ 4 1 0 0], L_0xe39f70, C4<0>;
L_0xe3a1f0 .cmp/eq 5, L_0xe39d40, C4<01101>;
L_0xe3a010 .part v0xe214a0_0, 12, 4;
L_0xe3a0b0 .concat [ 4 1 0 0], L_0xe3a010, C4<0>;
L_0xe39660 .cmp/eq 5, L_0xe3a0b0, C4<01110>;
L_0xe3a7e0 .part v0xe214a0_0, 12, 4;
L_0xe3a4e0 .concat [ 4 1 0 0], L_0xe3a7e0, C4<0>;
L_0xe3aa00 .cmp/eq 5, L_0xe3a4e0, C4<01111>;
L_0xe3ba40 .reduce/or v0xe1c2e0_0;
L_0xe3bd50 .reduce/or v0xe1c2e0_0;
L_0xe3c0e0 .part v0xe214a0_0, 9, 3;
S_0xe1a650 .scope module, "register_file" "rf" 10 34, 13 1, S_0xe196f0;
 .timescale 0 0;
v0xe1a8e0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe1a960_0 .alias "dst", 15 0, v0xe2c840_0;
v0xe1aa10_0 .alias "dst_addr", 3 0, v0xe2c500_0;
v0xe1aac0_0 .alias "hlt", 0 0, v0xe2d950_0;
v0xe1ab70_0 .var/i "indx", 31 0;
v0xe1abf0 .array "mem", 15 0, 15 0;
v0xe1acb0_0 .var "p0", 15 0;
v0xe1ad30_0 .net "p0_addr", 3 0, v0xe20250_0; 1 drivers
v0xe1ae20_0 .var "p1", 15 0;
v0xe1aec0_0 .net "p1_addr", 3 0, v0xe20350_0; 1 drivers
v0xe1afc0_0 .net "re0", 0 0, C4<1>; 1 drivers
v0xe1b060_0 .net "re1", 0 0, C4<1>; 1 drivers
v0xe1b170_0 .alias "we", 0 0, v0xe2c400_0;
E_0xe1a740 .event posedge, v0xe1aac0_0;
E_0xe1a7b0 .event edge, v0xe1aec0_0, v0xe1b060_0, v0xc53350_0;
E_0xe1a800 .event edge, v0xe1ad30_0, v0xe1afc0_0, v0xc53350_0;
E_0xe1a850 .event edge, v0xde3320_0, v0xde33a0_0, v0xde32a0_0, v0xc53350_0;
S_0xe18290 .scope module, "ID_EX_alu_op_sel_reg" "dff_en_clear" 3 148, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe18388 .param/l "DEFAULT_VALUE" 8 6, C4<000>;
P_0xe183b0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xe183d8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xe18400 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe18428 .param/l "WIDTH" 8 2, +C4<011>;
v0xe19350_0 .net "clear", 0 0, L_0xe30990; 1 drivers
v0xe193d0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe19450_0 .alias "d", 2 0, v0xe29360_0;
v0xe194d0_0 .net "en", 0 0, L_0xe3cd10; 1 drivers
v0xe195b0_0 .alias "q", 2 0, v0xe29260_0;
v0xe19630_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe18600 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xe18290;
 .timescale 0 0;
S_0xe186f0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xe18600;
 .timescale 0 0;
P_0xe187e8 .param/l "DEFAULT_VALUE" 5 4, C4<000>;
P_0xe18810 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xe18838 .param/l "WIDTH" 5 2, +C4<011>;
v0xe18f70_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe18ff0_0 .alias "d", 2 0, v0xe29360_0;
v0xe19070_0 .alias "en", 0 0, v0xe194d0_0;
v0xe19110_0 .alias "q", 2 0, v0xe29260_0;
v0xe19210_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe19290_0 .net "tmp", 2 0, L_0xe3cb40; 1 drivers
L_0xe3cb40 .functor MUXZ 3, v0xe18e40_0, v0xe1b5b0_0, L_0xe3cd10, C4<>;
S_0xe18990 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xe186f0;
 .timescale 0 0;
P_0xe18a88 .param/l "DEFAULT_VALUE" 6 4, C4<000>;
P_0xe18ab0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xe18ad8 .param/l "WIDTH" 6 2, +C4<011>;
v0xe18d20_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe18da0_0 .alias "d", 2 0, v0xe19290_0;
v0xe18e40_0 .var "q", 2 0;
v0xe18ec0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe18c30 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xe18990;
 .timescale 0 0;
S_0xe16de0 .scope module, "ID_EX_subtract_reg" "dff_en_clear" 3 149, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe16ed8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe16f00 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xe16f28 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xe16f50 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe16f78 .param/l "WIDTH" 8 2, +C4<01>;
v0xe17ef0_0 .net "clear", 0 0, L_0xe3d000; 1 drivers
v0xe17f70_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe17ff0_0 .alias "d", 0 0, v0xe2aa90_0;
v0xe18070_0 .net "en", 0 0, L_0xe36b30; 1 drivers
v0xe18150_0 .alias "q", 0 0, v0xe2ab10_0;
v0xe181d0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe171b0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xe16de0;
 .timescale 0 0;
S_0xe172a0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xe171b0;
 .timescale 0 0;
P_0xe17398 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0xe173c0 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xe173e8 .param/l "WIDTH" 5 2, +C4<01>;
v0xe17af0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe17b70_0 .alias "d", 0 0, v0xe2aa90_0;
v0xe17c10_0 .alias "en", 0 0, v0xe18070_0;
v0xe17cb0_0 .alias "q", 0 0, v0xe2ab10_0;
v0xe17db0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe17e30_0 .net "tmp", 0 0, L_0xe36a40; 1 drivers
L_0xe36a40 .functor MUXZ 1, v0xe179f0_0, L_0xe3a910, L_0xe36b30, C4<>;
S_0xe17540 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xe172a0;
 .timescale 0 0;
P_0xe17638 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe17660 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xe17688 .param/l "WIDTH" 6 2, +C4<01>;
v0xe178d0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe17950_0 .alias "d", 0 0, v0xe17e30_0;
v0xe179f0_0 .var "q", 0 0;
v0xe17a70_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe177e0 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xe17540;
 .timescale 0 0;
S_0xe15820 .scope module, "ID_EX_update_Z_reg" "dff_en_clear" 3 150, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe15918 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe15940 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xe15968 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xe15990 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe159b8 .param/l "WIDTH" 8 2, +C4<01>;
v0xe16a40_0 .net "clear", 0 0, L_0xe3ce80; 1 drivers
v0xe16af0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe16b70_0 .alias "d", 0 0, v0xe2b230_0;
v0xe16bf0_0 .net "en", 0 0, L_0xe3d3a0; 1 drivers
v0xe16ca0_0 .alias "q", 0 0, v0xe2af50_0;
v0xe16d20_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe3d180 .functor MUXZ 1, v0xe16430_0, L_0xe3b2c0, L_0xe3d3a0, C4<>;
S_0xe15bf0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xe15820;
 .timescale 0 0;
v0xe169c0_0 .net "tmp", 0 0, L_0xe3d180; 1 drivers
S_0xe15ce0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xe15bf0;
 .timescale 0 0;
P_0xe15dd8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xe15e00 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xe15e28 .param/l "WIDTH" 9 2, +C4<01>;
v0xe16560_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xe165e0_0 .alias "clear", 0 0, v0xe16a40_0;
v0xe16680_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe16700_0 .alias "d", 0 0, v0xe169c0_0;
v0xe167b0_0 .alias "q", 0 0, v0xe2af50_0;
v0xe16880_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe16940_0 .net "tmp", 0 0, L_0xe3d2b0; 1 drivers
L_0xe3d2b0 .functor MUXZ 1, L_0xe3d180, C4<0>, L_0xe3ce80, C4<>;
S_0xe15f80 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xe15ce0;
 .timescale 0 0;
P_0xe16078 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe160a0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xe160c8 .param/l "WIDTH" 6 2, +C4<01>;
v0xe16310_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe16390_0 .alias "d", 0 0, v0xe16940_0;
v0xe16430_0 .var "q", 0 0;
v0xe164b0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe16220 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xe15f80;
 .timescale 0 0;
S_0xe14260 .scope module, "ID_EX_update_V_reg" "dff_en_clear" 3 151, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe14358 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe14380 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xe143a8 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xe143d0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe143f8 .param/l "WIDTH" 8 2, +C4<01>;
v0xe15480_0 .net "clear", 0 0, L_0xe3d450; 1 drivers
v0xe15530_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe155b0_0 .alias "d", 0 0, v0xe2ad20_0;
v0xe15630_0 .net "en", 0 0, L_0xe3d7b0; 1 drivers
v0xe156e0_0 .alias "q", 0 0, v0xe2ada0_0;
v0xe15760_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe3cee0 .functor MUXZ 1, v0xe14e70_0, L_0xe3b480, L_0xe3d7b0, C4<>;
S_0xe14630 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xe14260;
 .timescale 0 0;
v0xe15400_0 .net "tmp", 0 0, L_0xe3cee0; 1 drivers
S_0xe14720 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xe14630;
 .timescale 0 0;
P_0xe14818 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xe14840 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xe14868 .param/l "WIDTH" 9 2, +C4<01>;
v0xe14fa0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xe15020_0 .alias "clear", 0 0, v0xe15480_0;
v0xe150c0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe15140_0 .alias "d", 0 0, v0xe15400_0;
v0xe151f0_0 .alias "q", 0 0, v0xe2ada0_0;
v0xe152c0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe15380_0 .net "tmp", 0 0, L_0xe3d670; 1 drivers
L_0xe3d670 .functor MUXZ 1, L_0xe3cee0, C4<0>, L_0xe3d450, C4<>;
S_0xe149c0 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xe14720;
 .timescale 0 0;
P_0xe14ab8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe14ae0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xe14b08 .param/l "WIDTH" 6 2, +C4<01>;
v0xe14d50_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe14dd0_0 .alias "d", 0 0, v0xe15380_0;
v0xe14e70_0 .var "q", 0 0;
v0xe14ef0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe14c60 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xe149c0;
 .timescale 0 0;
S_0xe12d60 .scope module, "ID_EX_update_N_reg" "dff_en_clear" 3 152, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe12e58 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe12e80 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xe12ea8 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xe12ed0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe12ef8 .param/l "WIDTH" 8 2, +C4<01>;
v0xe13ec0_0 .net "clear", 0 0, L_0xe3d860; 1 drivers
v0xe13f70_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe13ff0_0 .alias "d", 0 0, v0xe2aed0_0;
v0xe14070_0 .net "en", 0 0, L_0xe3dbd0; 1 drivers
v0xe14120_0 .alias "q", 0 0, v0xe2ac10_0;
v0xe141a0_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe3d4b0 .functor MUXZ 1, v0xe138f0_0, L_0xe3b420, L_0xe3dbd0, C4<>;
S_0xe130b0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xe12d60;
 .timescale 0 0;
v0xe13e40_0 .net "tmp", 0 0, L_0xe3d4b0; 1 drivers
S_0xe131a0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xe130b0;
 .timescale 0 0;
P_0xe13298 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xe132c0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xe132e8 .param/l "WIDTH" 9 2, +C4<01>;
v0xe139f0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xe13a90_0 .alias "clear", 0 0, v0xe13ec0_0;
v0xe13b30_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe13bb0_0 .alias "d", 0 0, v0xe13e40_0;
v0xe13c30_0 .alias "q", 0 0, v0xe2ac10_0;
v0xe13d00_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe13dc0_0 .net "tmp", 0 0, L_0xe3da90; 1 drivers
L_0xe3da90 .functor MUXZ 1, L_0xe3d4b0, C4<0>, L_0xe3d860, C4<>;
S_0xe13440 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xe131a0;
 .timescale 0 0;
P_0xe13538 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe13560 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xe13588 .param/l "WIDTH" 6 2, +C4<01>;
v0xe137d0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe13850_0 .alias "d", 0 0, v0xe13dc0_0;
v0xe138f0_0 .var "q", 0 0;
v0xe13970_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe136e0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xe13440;
 .timescale 0 0;
S_0xe118e0 .scope module, "ID_EX_operand0_reg" "dff_en_clear" 3 153, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe119d8 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0xe11a00 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xe11a28 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xe11a50 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe11a78 .param/l "WIDTH" 8 2, +C4<010000>;
v0xe12990_0 .net "clear", 0 0, L_0xe3dce0; 1 drivers
v0xe12a10_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe12a90_0 .alias "d", 15 0, v0xe2a3c0_0;
v0xe12b40_0 .net "en", 0 0, L_0xe3dc80; 1 drivers
v0xe12c20_0 .alias "q", 15 0, v0xe2a290_0;
v0xe12ca0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe11c80 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xe118e0;
 .timescale 0 0;
S_0xe11d70 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xe11c80;
 .timescale 0 0;
P_0xe11e68 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0xe11e90 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xe11eb8 .param/l "WIDTH" 5 2, +C4<010000>;
v0xe125e0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe12660_0 .alias "d", 15 0, v0xe2a3c0_0;
v0xe12700_0 .alias "en", 0 0, v0xe12b40_0;
v0xe127a0_0 .alias "q", 15 0, v0xe2a290_0;
v0xe12850_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe128d0_0 .net "tmp", 15 0, L_0xe3d8c0; 1 drivers
L_0xe3d8c0 .functor MUXZ 16, v0xe124c0_0, L_0xe305c0, L_0xe3dc80, C4<>;
S_0xe12010 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xe11d70;
 .timescale 0 0;
P_0xe12108 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0xe12130 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xe12158 .param/l "WIDTH" 6 2, +C4<010000>;
v0xe123a0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe12420_0 .alias "d", 15 0, v0xe128d0_0;
v0xe124c0_0 .var "q", 15 0;
v0xe12560_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe122b0 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xe12010;
 .timescale 0 0;
S_0xe103b0 .scope module, "ID_EX_operand1_reg" "dff_en_clear" 3 154, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe104a8 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0xe104d0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xe104f8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xe10520 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe10548 .param/l "WIDTH" 8 2, +C4<010000>;
v0xe11510_0 .net "clear", 0 0, L_0xe3dfe0; 1 drivers
v0xe11590_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe11610_0 .alias "d", 15 0, v0xe2a5c0_0;
v0xe116c0_0 .net "en", 0 0, L_0xe3df80; 1 drivers
v0xe117a0_0 .alias "q", 15 0, v0xe2a790_0;
v0xe11820_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe107d0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xe103b0;
 .timescale 0 0;
S_0xe108c0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xe107d0;
 .timescale 0 0;
P_0xe109b8 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0xe109e0 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xe10a08 .param/l "WIDTH" 5 2, +C4<010000>;
v0xe11130_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe111b0_0 .alias "d", 15 0, v0xe2a5c0_0;
v0xe11250_0 .alias "en", 0 0, v0xe116c0_0;
v0xe112f0_0 .alias "q", 15 0, v0xe2a790_0;
v0xe113d0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe11450_0 .net "tmp", 15 0, L_0xe3dd40; 1 drivers
L_0xe3dd40 .functor MUXZ 16, v0xe11010_0, L_0xe30790, L_0xe3df80, C4<>;
S_0xe10b60 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xe108c0;
 .timescale 0 0;
P_0xe10c58 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0xe10c80 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xe10ca8 .param/l "WIDTH" 6 2, +C4<010000>;
v0xe10ef0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe10f70_0 .alias "d", 15 0, v0xe11450_0;
v0xe11010_0 .var "q", 15 0;
v0xe110b0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe10e00 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xe10b60;
 .timescale 0 0;
S_0xe0ee50 .scope module, "ID_EX_writeback_reg" "dff_en_clear" 3 155, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe0ef48 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe0ef70 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xe0ef98 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xe0efc0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe0efe8 .param/l "WIDTH" 8 2, +C4<01>;
v0xe10010_0 .net "clear", 0 0, L_0xe3e300; 1 drivers
v0xe100c0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe10140_0 .alias "d", 0 0, v0xe2b060_0;
v0xe101c0_0 .net "en", 0 0, L_0xe3e700; 1 drivers
v0xe10270_0 .alias "q", 0 0, v0xe2b830_0;
v0xe102f0_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe3e040 .functor MUXZ 1, v0xe0fa00_0, L_0xe3bb70, L_0xe3e700, C4<>;
S_0xe0f1c0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xe0ee50;
 .timescale 0 0;
v0xe0ff90_0 .net "tmp", 0 0, L_0xe3e040; 1 drivers
S_0xe0f2b0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xe0f1c0;
 .timescale 0 0;
P_0xe0f3a8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xe0f3d0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xe0f3f8 .param/l "WIDTH" 9 2, +C4<01>;
v0xe0fb30_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xe0fbb0_0 .alias "clear", 0 0, v0xe10010_0;
v0xe0fc50_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0fcd0_0 .alias "d", 0 0, v0xe0ff90_0;
v0xe0fd80_0 .alias "q", 0 0, v0xe2b830_0;
v0xe0fe50_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe0ff10_0 .net "tmp", 0 0, L_0xe3e5c0; 1 drivers
L_0xe3e5c0 .functor MUXZ 1, L_0xe3e040, C4<0>, L_0xe3e300, C4<>;
S_0xe0f550 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xe0f2b0;
 .timescale 0 0;
P_0xe0f648 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe0f670 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xe0f698 .param/l "WIDTH" 6 2, +C4<01>;
v0xe0f8e0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0f960_0 .alias "d", 0 0, v0xe0ff10_0;
v0xe0fa00_0 .var "q", 0 0;
v0xe0fa80_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe0f7f0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xe0f550;
 .timescale 0 0;
S_0xe0d9f0 .scope module, "ID_EX_writeback_iff_Z_reg" "dff_en_clear" 3 156, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe0dae8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe0db10 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xe0db38 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xe0db60 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe0db88 .param/l "WIDTH" 8 2, +C4<01>;
v0xe0eab0_0 .net "clear", 0 0, L_0xe3cd70; 1 drivers
v0xe0eb30_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0ebb0_0 .alias "d", 0 0, v0xe2b340_0;
v0xe0ec30_0 .net "en", 0 0, L_0xe3e9a0; 1 drivers
v0xe0ed10_0 .alias "q", 0 0, v0xe2b3c0_0;
v0xe0ed90_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe0dd60 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xe0d9f0;
 .timescale 0 0;
S_0xe0de50 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xe0dd60;
 .timescale 0 0;
P_0xe0df48 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0xe0df70 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xe0df98 .param/l "WIDTH" 5 2, +C4<01>;
v0xe0e6d0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0e750_0 .alias "d", 0 0, v0xe2b340_0;
v0xe0e7d0_0 .alias "en", 0 0, v0xe0ec30_0;
v0xe0e870_0 .alias "q", 0 0, v0xe2b3c0_0;
v0xe0e970_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe0e9f0_0 .net "tmp", 0 0, L_0xe3e360; 1 drivers
L_0xe3e360 .functor MUXZ 1, v0xe0e5a0_0, L_0xe3b900, L_0xe3e9a0, C4<>;
S_0xe0e0f0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xe0de50;
 .timescale 0 0;
P_0xe0e1e8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe0e210 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xe0e238 .param/l "WIDTH" 6 2, +C4<01>;
v0xe0e480_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0e500_0 .alias "d", 0 0, v0xe0e9f0_0;
v0xe0e5a0_0 .var "q", 0 0;
v0xe0e620_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe0e390 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xe0e0f0;
 .timescale 0 0;
S_0xe0c540 .scope module, "ID_EX_writeback_dest_reg" "dff_en_clear" 3 157, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe0c638 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0xe0c660 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xe0c688 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xe0c6b0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe0c6d8 .param/l "WIDTH" 8 2, +C4<0100>;
v0xe0d650_0 .net "clear", 0 0, L_0xe3e8b0; 1 drivers
v0xe0d6d0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0d750_0 .alias "d", 3 0, v0xe2b0e0_0;
v0xe0d7d0_0 .net "en", 0 0, L_0xe3e850; 1 drivers
v0xe0d8b0_0 .alias "q", 3 0, v0xe2b520_0;
v0xe0d930_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe0c910 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xe0c540;
 .timescale 0 0;
S_0xe0ca00 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xe0c910;
 .timescale 0 0;
P_0xe0caf8 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0xe0cb20 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xe0cb48 .param/l "WIDTH" 5 2, +C4<0100>;
v0xe0d250_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0d2d0_0 .alias "d", 3 0, v0xe2b0e0_0;
v0xe0d370_0 .alias "en", 0 0, v0xe0d7d0_0;
v0xe0d410_0 .alias "q", 3 0, v0xe2b520_0;
v0xe0d510_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe0d590_0 .net "tmp", 3 0, L_0xe3cdd0; 1 drivers
L_0xe3cdd0 .functor MUXZ 4, v0xe0d150_0, v0xe1c2e0_0, L_0xe3e850, C4<>;
S_0xe0cca0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xe0ca00;
 .timescale 0 0;
P_0xe0cd98 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0xe0cdc0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xe0cde8 .param/l "WIDTH" 6 2, +C4<0100>;
v0xe0d030_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0d0b0_0 .alias "d", 3 0, v0xe0d590_0;
v0xe0d150_0 .var "q", 3 0;
v0xe0d1d0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe0cf40 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xe0cca0;
 .timescale 0 0;
S_0xe0af80 .scope module, "ID_EX_mem_read_reg" "dff_en_clear" 3 158, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe0b078 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe0b0a0 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xe0b0c8 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xe0b0f0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe0b118 .param/l "WIDTH" 8 2, +C4<01>;
v0xe0c1a0_0 .net "clear", 0 0, L_0xe3ec10; 1 drivers
v0xe0c250_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0c2d0_0 .alias "d", 0 0, v0xe29d10_0;
v0xe0c350_0 .net "en", 0 0, L_0xe3a760; 1 drivers
v0xe0c400_0 .alias "q", 0 0, v0xe29bb0_0;
v0xe0c480_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe3ee20 .functor MUXZ 1, v0xe0bb90_0, L_0xe3aaf0, L_0xe3a760, C4<>;
S_0xe0b350 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xe0af80;
 .timescale 0 0;
v0xe0c120_0 .net "tmp", 0 0, L_0xe3ee20; 1 drivers
S_0xe0b440 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xe0b350;
 .timescale 0 0;
P_0xe0b538 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xe0b560 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xe0b588 .param/l "WIDTH" 9 2, +C4<01>;
v0xe0bcc0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xe0bd40_0 .alias "clear", 0 0, v0xe0c1a0_0;
v0xe0bde0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0be60_0 .alias "d", 0 0, v0xe0c120_0;
v0xe0bf10_0 .alias "q", 0 0, v0xe29bb0_0;
v0xe0bfe0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe0c0a0_0 .net "tmp", 0 0, L_0xe3a620; 1 drivers
L_0xe3a620 .functor MUXZ 1, L_0xe3ee20, C4<0>, L_0xe3ec10, C4<>;
S_0xe0b6e0 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xe0b440;
 .timescale 0 0;
P_0xe0b7d8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe0b800 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xe0b828 .param/l "WIDTH" 6 2, +C4<01>;
v0xe0ba70_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0baf0_0 .alias "d", 0 0, v0xe0c0a0_0;
v0xe0bb90_0 .var "q", 0 0;
v0xe0bc10_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe0b980 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xe0b6e0;
 .timescale 0 0;
S_0xe09a70 .scope module, "ID_EX_mem_write_reg" "dff_en_clear" 3 159, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe09b68 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe09b90 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xe09bb8 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xe09be0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe09c08 .param/l "WIDTH" 8 2, +C4<01>;
v0xe0abe0_0 .net "clear", 0 0, L_0xe3f170; 1 drivers
v0xe0ac90_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0ad10_0 .alias "d", 0 0, v0xe29f00_0;
v0xe0ad90_0 .net "en", 0 0, L_0xe3f4d0; 1 drivers
v0xe0ae40_0 .alias "q", 0 0, v0xe2a190_0;
v0xe0aec0_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe3ec70 .functor MUXZ 1, v0xe0a600_0, L_0xe3bc20, L_0xe3f4d0, C4<>;
S_0xe09dc0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xe09a70;
 .timescale 0 0;
v0xe0ab60_0 .net "tmp", 0 0, L_0xe3ec70; 1 drivers
S_0xe09eb0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xe09dc0;
 .timescale 0 0;
P_0xe09fa8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xe09fd0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xe09ff8 .param/l "WIDTH" 9 2, +C4<01>;
v0xe0a700_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xe0a780_0 .alias "clear", 0 0, v0xe0abe0_0;
v0xe0a820_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0a8a0_0 .alias "d", 0 0, v0xe0ab60_0;
v0xe0a950_0 .alias "q", 0 0, v0xe2a190_0;
v0xe0aa20_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe0aae0_0 .net "tmp", 0 0, L_0xe3f390; 1 drivers
L_0xe3f390 .functor MUXZ 1, L_0xe3ec70, C4<0>, L_0xe3f170, C4<>;
S_0xe0a150 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xe09eb0;
 .timescale 0 0;
P_0xe0a248 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe0a270 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xe0a298 .param/l "WIDTH" 6 2, +C4<01>;
v0xe0a4e0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe0a560_0 .alias "d", 0 0, v0xe0aae0_0;
v0xe0a600_0 .var "q", 0 0;
v0xe0a680_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe0a3f0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xe0a150;
 .timescale 0 0;
S_0xe08580 .scope module, "ID_EX_mem_write_data_reg" "dff_en_clear" 3 160, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe08678 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0xe086a0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xe086c8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xe086f0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe08718 .param/l "WIDTH" 8 2, +C4<010000>;
v0xe096a0_0 .net "clear", 0 0, L_0xe3f7c0; 1 drivers
v0xe09720_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe097a0_0 .alias "d", 15 0, v0xe29e10_0;
v0xe09850_0 .net "en", 0 0, L_0xe3f310; 1 drivers
v0xe09930_0 .alias "q", 15 0, v0xe2a110_0;
v0xe099b0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe08960 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xe08580;
 .timescale 0 0;
S_0xe08a50 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xe08960;
 .timescale 0 0;
P_0xe08b48 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0xe08b70 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xe08b98 .param/l "WIDTH" 5 2, +C4<010000>;
v0xe092c0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe09340_0 .alias "d", 15 0, v0xe29e10_0;
v0xe093e0_0 .alias "en", 0 0, v0xe09850_0;
v0xe09480_0 .alias "q", 15 0, v0xe2a110_0;
v0xe09560_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe095e0_0 .net "tmp", 15 0, L_0xe3f1d0; 1 drivers
L_0xe3f1d0 .functor MUXZ 16, v0xe091a0_0, L_0xe3bf90, L_0xe3f310, C4<>;
S_0xe08cf0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xe08a50;
 .timescale 0 0;
P_0xe08de8 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0xe08e10 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xe08e38 .param/l "WIDTH" 6 2, +C4<010000>;
v0xe09080_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe09100_0 .alias "d", 15 0, v0xe095e0_0;
v0xe091a0_0 .var "q", 15 0;
v0xe09240_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe08f90 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xe08cf0;
 .timescale 0 0;
S_0xe067e0 .scope module, "ID_EX_branch_reg" "dff_en_clear" 3 161, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe068d8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe06900 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xe06928 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xe06950 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe06978 .param/l "WIDTH" 8 2, +C4<01>;
v0xdf5db0_0 .net "clear", 0 0, L_0xe3f580; 1 drivers
v0xdf5e60_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe08310_0 .alias "d", 0 0, v0xe296a0_0;
v0xe08390_0 .net "en", 0 0, L_0xe3f090; 1 drivers
v0xe08440_0 .alias "q", 0 0, v0xe29580_0;
v0xe084c0_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe3f820 .functor MUXZ 1, v0xdf5700_0, L_0xe3c080, L_0xe3f090, C4<>;
S_0xe06b50 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xe067e0;
 .timescale 0 0;
v0xdf5d30_0 .net "tmp", 0 0, L_0xe3f820; 1 drivers
S_0xe06c40 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xe06b50;
 .timescale 0 0;
P_0xe06d38 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xe06d60 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xe06d88 .param/l "WIDTH" 9 2, +C4<01>;
v0xdf5830_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xdf58b0_0 .alias "clear", 0 0, v0xdf5db0_0;
v0xdf5950_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf59d0_0 .alias "d", 0 0, v0xdf5d30_0;
v0xdf5b20_0 .alias "q", 0 0, v0xe29580_0;
v0xdf5bf0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdf5cb0_0 .net "tmp", 0 0, L_0xe3ef50; 1 drivers
L_0xe3ef50 .functor MUXZ 1, L_0xe3f820, C4<0>, L_0xe3f580, C4<>;
S_0xe06ee0 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xe06c40;
 .timescale 0 0;
P_0xe06fd8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe07000 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xe07028 .param/l "WIDTH" 6 2, +C4<01>;
v0xe07270_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf5660_0 .alias "d", 0 0, v0xdf5cb0_0;
v0xdf5700_0 .var "q", 0 0;
v0xdf5780_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe07180 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xe06ee0;
 .timescale 0 0;
S_0xe05320 .scope module, "ID_EX_branch_cond_reg" "dff_en_clear" 3 162, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe05418 .param/l "DEFAULT_VALUE" 8 6, C4<000>;
P_0xe05440 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xe05468 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xe05490 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe054b8 .param/l "WIDTH" 8 2, +C4<011>;
v0xe06440_0 .net "clear", 0 0, L_0xe3e0e0; 1 drivers
v0xe064c0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe06540_0 .alias "d", 2 0, v0xe292e0_0;
v0xe065c0_0 .net "en", 0 0, L_0xe3f720; 1 drivers
v0xe066a0_0 .alias "q", 2 0, v0xe293e0_0;
v0xe06720_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe056f0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xe05320;
 .timescale 0 0;
S_0xe057e0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xe056f0;
 .timescale 0 0;
P_0xe058d8 .param/l "DEFAULT_VALUE" 5 4, C4<000>;
P_0xe05900 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xe05928 .param/l "WIDTH" 5 2, +C4<011>;
v0xe06060_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe060e0_0 .alias "d", 2 0, v0xe292e0_0;
v0xe06160_0 .alias "en", 0 0, v0xe065c0_0;
v0xe06200_0 .alias "q", 2 0, v0xe293e0_0;
v0xe06300_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe06380_0 .net "tmp", 2 0, L_0xe3f5e0; 1 drivers
L_0xe3f5e0 .functor MUXZ 3, v0xe05f30_0, L_0xe3c0e0, L_0xe3f720, C4<>;
S_0xe05a80 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xe057e0;
 .timescale 0 0;
P_0xe05b78 .param/l "DEFAULT_VALUE" 6 4, C4<000>;
P_0xe05ba0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xe05bc8 .param/l "WIDTH" 6 2, +C4<011>;
v0xe05e10_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe05e90_0 .alias "d", 2 0, v0xe06380_0;
v0xe05f30_0 .var "q", 2 0;
v0xe05fb0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe05d20 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xe05a80;
 .timescale 0 0;
S_0xe03e10 .scope module, "ID_EX_jal_reg" "dff_en_clear" 3 163, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe03f08 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe03f30 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xe03f58 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xe03f80 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe03fa8 .param/l "WIDTH" 8 2, +C4<01>;
v0xe04f80_0 .net "clear", 0 0, L_0xe3fe00; 1 drivers
v0xe05030_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe050b0_0 .alias "d", 0 0, v0xe297c0_0;
v0xe05130_0 .net "en", 0 0, L_0xe3fd50; 1 drivers
v0xe051e0_0 .alias "q", 0 0, v0xe29a20_0;
v0xe05260_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe3e140 .functor MUXZ 1, v0xe04940_0, L_0xe3c210, L_0xe3fd50, C4<>;
S_0xe04100 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xe03e10;
 .timescale 0 0;
v0xe04f00_0 .net "tmp", 0 0, L_0xe3e140; 1 drivers
S_0xe041f0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xe04100;
 .timescale 0 0;
P_0xe042e8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xe04310 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xe04338 .param/l "WIDTH" 9 2, +C4<01>;
v0xe04aa0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xe04b20_0 .alias "clear", 0 0, v0xe04f80_0;
v0xe04bc0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe04c40_0 .alias "d", 0 0, v0xe04f00_0;
v0xe04cf0_0 .alias "q", 0 0, v0xe29a20_0;
v0xe04dc0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe04e80_0 .net "tmp", 0 0, L_0xe3fc10; 1 drivers
L_0xe3fc10 .functor MUXZ 1, L_0xe3e140, C4<0>, L_0xe3fe00, C4<>;
S_0xe04490 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xe041f0;
 .timescale 0 0;
P_0xe04588 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe045b0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xe045d8 .param/l "WIDTH" 6 2, +C4<01>;
v0xe04820_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe048a0_0 .alias "d", 0 0, v0xe04e80_0;
v0xe04940_0 .var "q", 0 0;
v0xe049f0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe04730 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xe04490;
 .timescale 0 0;
S_0xe028a0 .scope module, "ID_EX_jr_reg" "dff_en_clear" 3 164, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe02998 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe029c0 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xe029e8 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xe02a10 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe02a38 .param/l "WIDTH" 8 2, +C4<01>;
v0xe03a70_0 .net "clear", 0 0, L_0xe40280; 1 drivers
v0xe03b20_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe03ba0_0 .alias "d", 0 0, v0xe29b30_0;
v0xe03c20_0 .net "en", 0 0, L_0xe3fb20; 1 drivers
v0xe03cd0_0 .alias "q", 0 0, v0xe298d0_0;
v0xe03d50_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe404f0 .functor MUXZ 1, v0xe03490_0, L_0xe3aba0, L_0xe3fb20, C4<>;
S_0xe02c50 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xe028a0;
 .timescale 0 0;
v0xe039f0_0 .net "tmp", 0 0, L_0xe404f0; 1 drivers
S_0xe02d40 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xe02c50;
 .timescale 0 0;
P_0xe02e38 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xe02e60 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xe02e88 .param/l "WIDTH" 9 2, +C4<01>;
v0xe03590_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xe03610_0 .alias "clear", 0 0, v0xe03a70_0;
v0xe036b0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe03730_0 .alias "d", 0 0, v0xe039f0_0;
v0xe037e0_0 .alias "q", 0 0, v0xe298d0_0;
v0xe038b0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe03970_0 .net "tmp", 0 0, L_0xe3f9e0; 1 drivers
L_0xe3f9e0 .functor MUXZ 1, L_0xe404f0, C4<0>, L_0xe40280, C4<>;
S_0xe02fe0 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xe02d40;
 .timescale 0 0;
P_0xe030d8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe03100 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xe03128 .param/l "WIDTH" 6 2, +C4<01>;
v0xe03370_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe033f0_0 .alias "d", 0 0, v0xe03970_0;
v0xe03490_0 .var "q", 0 0;
v0xe03510_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe03280 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xe02fe0;
 .timescale 0 0;
S_0xe01320 .scope module, "ID_EX_operand0_is_reg_reg" "dff_en_clear" 3 165, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xe01418 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xe01440 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xe01468 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xe01490 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xe014b8 .param/l "WIDTH" 8 2, +C4<01>;
v0xe024b0_0 .net "clear", 0 0, L_0xe408b0; 1 drivers
v0xe02560_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe025e0_0 .alias "d", 0 0, v0xe2a440_0;
v0xe02660_0 .net "en", 0 0, L_0xe40c20; 1 drivers
v0xe02710_0 .alias "q", 0 0, v0xe2a210_0;
v0xe027e0_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe402e0 .functor MUXZ 1, v0xe01eb0_0, L_0xe3c420, L_0xe40c20, C4<>;
S_0xe01670 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xe01320;
 .timescale 0 0;
v0xe02400_0 .net "tmp", 0 0, L_0xe402e0; 1 drivers
S_0xe01760 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xe01670;
 .timescale 0 0;
P_0xe01858 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xe01880 .param/l "NO_RESET" 9 3, +C4<01>;
P_0xe018a8 .param/l "WIDTH" 9 2, +C4<01>;
v0xe01fd0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xe02070_0 .alias "clear", 0 0, v0xe024b0_0;
v0xe02110_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe02190_0 .alias "d", 0 0, v0xe02400_0;
v0xe02210_0 .alias "q", 0 0, v0xe2a210_0;
v0xe022c0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe02380_0 .net "tmp", 0 0, L_0xe40b30; 1 drivers
L_0xe40b30 .functor MUXZ 1, L_0xe402e0, C4<0>, L_0xe408b0, C4<>;
S_0xe01a00 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xe01760;
 .timescale 0 0;
P_0xe01af8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xe01b20 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xe01b48 .param/l "WIDTH" 6 2, +C4<01>;
v0xe01d90_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe01e10_0 .alias "d", 0 0, v0xe02380_0;
v0xe01eb0_0 .var "q", 0 0;
v0xe01f50_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe01ca0 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xe01a00;
 .timescale 0 0;
S_0xdffe40 .scope module, "ID_EX_operand0_reg_sel_reg" "dff_en_clear" 3 166, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xdfff38 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0xdfff60 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xdfff88 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xdfffb0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xdfffd8 .param/l "WIDTH" 8 2, +C4<0100>;
v0xe00f00_0 .net "clear", 0 0, L_0xe40ab0; 1 drivers
v0xe00f80_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe01000_0 .alias "d", 3 0, v0xe2a310_0;
v0xe010b0_0 .net "en", 0 0, L_0xe40a50; 1 drivers
v0xe01190_0 .alias "q", 3 0, v0xe2a690_0;
v0xe01260_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe001f0 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xdffe40;
 .timescale 0 0;
S_0xe002e0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xe001f0;
 .timescale 0 0;
P_0xe003d8 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0xe00400 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xe00428 .param/l "WIDTH" 5 2, +C4<0100>;
v0xe00b50_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe00bd0_0 .alias "d", 3 0, v0xe2a310_0;
v0xe00c70_0 .alias "en", 0 0, v0xe010b0_0;
v0xe00d10_0 .alias "q", 3 0, v0xe2a690_0;
v0xe00dc0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xe00e40_0 .net "tmp", 3 0, L_0xe40910; 1 drivers
L_0xe40910 .functor MUXZ 4, v0xe00a30_0, L_0xe3c480, L_0xe40a50, C4<>;
S_0xe00580 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xe002e0;
 .timescale 0 0;
P_0xe00678 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0xe006a0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xe006c8 .param/l "WIDTH" 6 2, +C4<0100>;
v0xe00910_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xe00990_0 .alias "d", 3 0, v0xe00e40_0;
v0xe00a30_0 .var "q", 3 0;
v0xe00ad0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xe00820 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xe00580;
 .timescale 0 0;
S_0xdfe870 .scope module, "ID_EX_operand1_is_reg_reg" "dff_en_clear" 3 167, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xdfe968 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xdfe990 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xdfe9b8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xdfe9e0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xdfea08 .param/l "WIDTH" 8 2, +C4<01>;
v0xdffa50_0 .net "clear", 0 0, L_0xe40cd0; 1 drivers
v0xdffb00_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdffb80_0 .alias "d", 0 0, v0xe2a900_0;
v0xdffc00_0 .net "en", 0 0, L_0xe407b0; 1 drivers
v0xdffcb0_0 .alias "q", 0 0, v0xe2a710_0;
v0xdffd80_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe40f70 .functor MUXZ 1, v0xdff420_0, L_0xe3c9c0, L_0xe407b0, C4<>;
S_0xdfebe0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xdfe870;
 .timescale 0 0;
v0xdff9a0_0 .net "tmp", 0 0, L_0xe40f70; 1 drivers
S_0xdfecd0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xdfebe0;
 .timescale 0 0;
P_0xdfedc8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xdfedf0 .param/l "NO_RESET" 9 3, +C4<01>;
P_0xdfee18 .param/l "WIDTH" 9 2, +C4<01>;
v0xdff540_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xdff5e0_0 .alias "clear", 0 0, v0xdffa50_0;
v0xdff680_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdff700_0 .alias "d", 0 0, v0xdff9a0_0;
v0xdff7b0_0 .alias "q", 0 0, v0xe2a710_0;
v0xdff860_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdff920_0 .net "tmp", 0 0, L_0xe40670; 1 drivers
L_0xe40670 .functor MUXZ 1, L_0xe40f70, C4<0>, L_0xe40cd0, C4<>;
S_0xdfef70 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xdfecd0;
 .timescale 0 0;
P_0xdff068 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xdff090 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xdff0b8 .param/l "WIDTH" 6 2, +C4<01>;
v0xdff300_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdff380_0 .alias "d", 0 0, v0xdff920_0;
v0xdff420_0 .var "q", 0 0;
v0xdff4c0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdff210 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xdfef70;
 .timescale 0 0;
S_0xdfd4e0 .scope module, "ID_EX_operand1_reg_sel_reg" "dff_en_clear" 3 168, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xdfd5d8 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0xdfd600 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xdfd628 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xdfd650 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xdfd678 .param/l "WIDTH" 8 2, +C4<0100>;
v0xdfe500_0 .net "clear", 0 0, L_0xe40ed0; 1 drivers
v0xdfe580_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdfe600_0 .alias "d", 3 0, v0xe2a810_0;
v0xdfe680_0 .net "en", 0 0, L_0xe40e70; 1 drivers
v0xdfe730_0 .alias "q", 3 0, v0xe2ab90_0;
v0xdfe7b0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdfd810 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xdfd4e0;
 .timescale 0 0;
S_0xdfd900 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xdfd810;
 .timescale 0 0;
P_0xdfd9f8 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0xdfda20 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xdfda48 .param/l "WIDTH" 5 2, +C4<0100>;
v0xdfe150_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdfe1d0_0 .alias "d", 3 0, v0xe2a810_0;
v0xdfe250_0 .alias "en", 0 0, v0xdfe680_0;
v0xdfe2f0_0 .alias "q", 3 0, v0xe2ab90_0;
v0xdfe3c0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdfe440_0 .net "tmp", 3 0, L_0xe40d30; 1 drivers
L_0xe40d30 .functor MUXZ 4, v0xdfe050_0, L_0xe3c8b0, L_0xe40e70, C4<>;
S_0xdfdba0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xdfd900;
 .timescale 0 0;
P_0xdfdc98 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0xdfdcc0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xdfdce8 .param/l "WIDTH" 6 2, +C4<0100>;
v0xdfdf30_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdfdfb0_0 .alias "d", 3 0, v0xdfe440_0;
v0xdfe050_0 .var "q", 3 0;
v0xdfe0d0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdfde40 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xdfdba0;
 .timescale 0 0;
S_0xdf71c0 .scope module, "execute_stage" "EX" 3 170, 14 1, S_0xc88730;
 .timescale 0 0;
P_0xdf72b8 .param/l "PC_WIDTH" 14 2, +C4<010000>;
P_0xdf72e0 .param/l "alu_ADD" 11 1, C4<000>;
P_0xdf7308 .param/l "alu_AND" 11 2, C4<001>;
P_0xdf7330 .param/l "alu_LHB" 11 7, C4<110>;
P_0xdf7358 .param/l "alu_LLB" 11 8, C4<111>;
P_0xdf7380 .param/l "alu_NOR" 11 3, C4<010>;
P_0xdf73a8 .param/l "alu_SLL" 11 4, C4<011>;
P_0xdf73d0 .param/l "alu_SRA" 11 6, C4<101>;
P_0xdf73f8 .param/l "alu_SRL" 11 5, C4<100>;
P_0xdf7420 .param/l "b_EQ" 15 2, C4<001>;
P_0xdf7448 .param/l "b_GT" 15 3, C4<010>;
P_0xdf7470 .param/l "b_GTE" 15 5, C4<100>;
P_0xdf7498 .param/l "b_LT" 15 4, C4<011>;
P_0xdf74c0 .param/l "b_LTE" 15 6, C4<101>;
P_0xdf74e8 .param/l "b_NEQ" 15 1, C4<000>;
P_0xdf7510 .param/l "b_OVFL" 15 7, C4<110>;
P_0xdf7538 .param/l "b_UNCOND" 15 8, C4<111>;
L_0xe416f0 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe41750 .functor AND 1, v0xe16430_0, L_0xe416f0, C4<1>, C4<1>;
L_0xe41990 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe419f0 .functor AND 1, v0xe14e70_0, L_0xe41990, C4<1>, C4<1>;
L_0xe41c30 .functor NOT 1, L_0xe31ee0, C4<0>, C4<0>, C4<0>;
L_0xe41c90 .functor AND 1, v0xe138f0_0, L_0xe41c30, C4<1>, C4<1>;
L_0xe41d90 .functor BUFZ 16, L_0xe2eb50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0xe2ae40 .functor XOR 16, L_0xe2f200, L_0xe41df0, C4<0000000000000000>, C4<0000000000000000>;
L_0xe42650 .functor NOT 1, L_0xe42560, C4<0>, C4<0>, C4<0>;
L_0xe42700 .functor AND 1, L_0xe43630, L_0xe42650, C4<1>, C4<1>;
L_0xe411d0 .functor AND 1, L_0xe43630, L_0xe410f0, C4<1>, C4<1>;
L_0xe43070 .functor AND 1, L_0xe42940, L_0xe42fd0, C4<1>, C4<1>;
L_0xe427b0 .functor NOT 1, L_0xe43120, C4<0>, C4<0>, C4<0>;
L_0xe43210 .functor AND 1, L_0xe43070, L_0xe427b0, C4<1>, C4<1>;
L_0xe43440 .functor NOT 1, L_0xe43310, C4<0>, C4<0>, C4<0>;
L_0xe435d0 .functor NOT 1, L_0xe434a0, C4<0>, C4<0>, C4<0>;
L_0xe436c0 .functor AND 1, L_0xe43440, L_0xe435d0, C4<1>, C4<1>;
L_0xe43860 .functor AND 1, L_0xe436c0, L_0xe437c0, C4<1>, C4<1>;
L_0xe43630 .functor OR 1, L_0xe43210, L_0xe43860, C4<0>, C4<0>;
L_0xe43c20 .functor AND 1, v0xdf5700_0, v0xdfce00_0, C4<1>, C4<1>;
L_0xe43960 .functor OR 1, L_0xe43c20, v0xe04940_0, C4<0>, C4<0>;
L_0xe43d80 .functor OR 1, L_0xe43960, v0xe03490_0, C4<0>, C4<0>;
L_0xe44010 .functor NOT 1, v0xe0e5a0_0, C4<0>, C4<0>, C4<0>;
L_0xe44070 .functor OR 1, L_0xe44010, v0xdf9c70_0, C4<0>, C4<0>;
L_0xe43e30 .functor AND 1, v0xe0fa00_0, L_0xe44070, C4<1>, C4<1>;
L_0xe43e90 .functor BUFZ 4, v0xe0d150_0, C4<0000>, C4<0000>, C4<0000>;
L_0xe44440 .functor BUFZ 1, v0xe0bb90_0, C4<0>, C4<0>, C4<0>;
L_0xe444a0 .functor BUFZ 1, v0xe0a600_0, C4<0>, C4<0>, C4<0>;
L_0xe29f80 .functor BUFZ 16, L_0xe2f6a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0xe44700 .functor BUFZ 4, v0xdfe050_0, C4<0000>, C4<0000>, C4<0000>;
v0xdfa1a0_0 .alias "EX_IF_b_or_j", 0 0, v0xe280f0_0;
v0xdfa220_0 .alias "EX_IF_target_PC", 15 0, v0xe28210_0;
v0xdfa2a0_0 .alias "EX_MEM_mem_read", 0 0, v0xe28400_0;
v0xdfa350_0 .alias "EX_MEM_mem_write", 0 0, v0xe28590_0;
v0xdfa430_0 .alias "EX_MEM_mem_write_data", 15 0, v0xe28710_0;
v0xdfa500_0 .alias "EX_MEM_mem_write_data_src_reg_sel", 3 0, v0xe28820_0;
v0xdfa610_0 .alias "EX_MEM_writeback", 0 0, v0xe28af0_0;
v0xdfa690_0 .alias "EX_MEM_writeback_data", 15 0, v0xe289c0_0;
v0xdfa7b0_0 .alias "EX_MEM_writeback_dest", 3 0, v0xe28d80_0;
v0xdfa880_0 .alias "ID_EX_alu_op_sel", 2 0, v0xe29260_0;
v0xdfa960_0 .alias "ID_EX_branch", 0 0, v0xe29580_0;
v0xdfa9e0_0 .alias "ID_EX_branch_cond", 2 0, v0xe293e0_0;
v0xdfaad0_0 .alias "ID_EX_jal", 0 0, v0xe29a20_0;
v0xdfab50_0 .alias "ID_EX_jr", 0 0, v0xe298d0_0;
v0xdfac70_0 .alias "ID_EX_mem_read", 0 0, v0xe29bb0_0;
v0xdfad10_0 .alias "ID_EX_mem_write", 0 0, v0xe2a190_0;
v0xdfabd0_0 .alias "ID_EX_mem_write_data", 15 0, v0xe29d90_0;
v0xdfae60_0 .alias "ID_EX_mem_write_data_src_reg_sel", 3 0, v0xe2ab90_0;
v0xdfaf80_0 .alias "ID_EX_operand0", 15 0, v0xe2a010_0;
v0xdfb000_0 .alias "ID_EX_operand1", 15 0, v0xe2a4c0_0;
v0xdfaee0_0 .alias "ID_EX_stall", 0 0, v0xe2aa10_0;
v0xdfb130_0 .alias "ID_EX_subtract", 0 0, v0xe2ab10_0;
v0xdfb080_0 .alias "ID_EX_update_N", 0 0, v0xe2ac10_0;
v0xdfb270_0 .alias "ID_EX_update_V", 0 0, v0xe2ada0_0;
v0xdfb1d0_0 .alias "ID_EX_update_Z", 0 0, v0xe2af50_0;
v0xdfb3c0_0 .alias "ID_EX_writeback", 0 0, v0xe2b830_0;
v0xdfb310_0 .alias "ID_EX_writeback_dest", 3 0, v0xe2b520_0;
v0xdfb520_0 .alias "ID_EX_writeback_iff_Z", 0 0, v0xe2b3c0_0;
v0xdfb460_0 .net "N_status", 0 0, v0xdf83f0_0; 1 drivers
v0xdfb690_0 .net "V_status", 0 0, v0xdf9030_0; 1 drivers
v0xdfb5f0_0 .net "Z_status", 0 0, v0xdf9c70_0; 1 drivers
v0xdfb860_0 .net *"_s0", 0 0, L_0xe416f0; 1 drivers
v0xdfb710_0 .net *"_s14", 15 0, L_0xe41df0; 1 drivers
v0xdfb9f0_0 .net *"_s18", 15 0, L_0xe42240; 1 drivers
v0xdfb8e0_0 .net *"_s20", 15 0, L_0xe42330; 1 drivers
v0xdfb960_0 .net *"_s23", 14 0, C4<000000000000000>; 1 drivers
v0xdfbba0_0 .net *"_s27", 0 0, L_0xe42560; 1 drivers
v0xdfbc20_0 .net *"_s28", 0 0, L_0xe42650; 1 drivers
v0xdfba70_0 .net *"_s30", 0 0, L_0xe42700; 1 drivers
v0xdfbb10_0 .net *"_s32", 15 0, C4<1000000000000000>; 1 drivers
v0xdfbe10_0 .net *"_s35", 0 0, L_0xe410f0; 1 drivers
v0xdfbeb0_0 .net *"_s36", 0 0, L_0xe411d0; 1 drivers
v0xdfbcc0_0 .net *"_s38", 15 0, C4<0111111111111111>; 1 drivers
v0xdfbd60_0 .net *"_s4", 0 0, L_0xe41990; 1 drivers
v0xdfc0c0_0 .net *"_s40", 15 0, L_0xe42aa0; 1 drivers
v0xdfc160_0 .net *"_s44", 15 0, C4<0000000000000000>; 1 drivers
v0xdfbf50_0 .net *"_s49", 0 0, L_0xe42940; 1 drivers
v0xdfbff0_0 .net *"_s51", 0 0, L_0xe42fd0; 1 drivers
v0xdfc370_0 .net *"_s52", 0 0, L_0xe43070; 1 drivers
v0xdfc410_0 .net *"_s55", 0 0, L_0xe43120; 1 drivers
v0xdfc200_0 .net *"_s56", 0 0, L_0xe427b0; 1 drivers
v0xdfc2a0_0 .net *"_s58", 0 0, L_0xe43210; 1 drivers
v0xdfc640_0 .net *"_s61", 0 0, L_0xe43310; 1 drivers
v0xdfc6c0_0 .net *"_s62", 0 0, L_0xe43440; 1 drivers
v0xdfc4b0_0 .net *"_s65", 0 0, L_0xe434a0; 1 drivers
v0xdfc550_0 .net *"_s66", 0 0, L_0xe435d0; 1 drivers
v0xdfc910_0 .net *"_s68", 0 0, L_0xe436c0; 1 drivers
v0xdfc990_0 .net *"_s71", 0 0, L_0xe437c0; 1 drivers
v0xdfc740_0 .net *"_s72", 0 0, L_0xe43860; 1 drivers
v0xdfc7e0_0 .net *"_s78", 0 0, L_0xe43c20; 1 drivers
v0xdfc880_0 .net *"_s8", 0 0, L_0xe41c30; 1 drivers
v0xdfcc20_0 .net *"_s80", 0 0, L_0xe43960; 1 drivers
v0xdfca30_0 .net *"_s86", 0 0, L_0xe44010; 1 drivers
v0xdfcad0_0 .net *"_s88", 0 0, L_0xe44070; 1 drivers
v0xdfcb70_0 .net "add_operand0", 15 0, L_0xe41d90; 1 drivers
v0xdfced0_0 .net "add_operand1", 15 0, L_0xe2ae40; 1 drivers
v0xdfccc0_0 .net "add_result", 15 0, L_0xe42420; 1 drivers
v0xdfcd60_0 .var "alu_output", 15 0;
v0xdfce00_0 .var "branch_cond_true", 0 0;
v0xdfd180_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdfcf50_0 .net "negative", 0 0, L_0xe43aa0; 1 drivers
v0xdfcfd0_0 .net "overflow", 0 0, L_0xe43630; 1 drivers
v0xdfd050_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdfd0d0_0 .net "saturated_add_result", 15 0, L_0xe42bd0; 1 drivers
v0xdfd460_0 .net "zero", 0 0, L_0xe42850; 1 drivers
E_0xdf7050 .event edge, v0xdfa9e0_0, v0xdf9c70_0, v0xdf83f0_0, v0xdf9030_0;
E_0xdf7c20 .event edge, v0xdfa880_0, v0xdfd0d0_0, v0xdfaf80_0, v0xdfb000_0;
LS_0xe41df0_0_0 .concat [ 1 1 1 1], v0xe179f0_0, v0xe179f0_0, v0xe179f0_0, v0xe179f0_0;
LS_0xe41df0_0_4 .concat [ 1 1 1 1], v0xe179f0_0, v0xe179f0_0, v0xe179f0_0, v0xe179f0_0;
LS_0xe41df0_0_8 .concat [ 1 1 1 1], v0xe179f0_0, v0xe179f0_0, v0xe179f0_0, v0xe179f0_0;
LS_0xe41df0_0_12 .concat [ 1 1 1 1], v0xe179f0_0, v0xe179f0_0, v0xe179f0_0, v0xe179f0_0;
L_0xe41df0 .concat [ 4 4 4 4], LS_0xe41df0_0_0, LS_0xe41df0_0_4, LS_0xe41df0_0_8, LS_0xe41df0_0_12;
L_0xe42240 .arith/sum 16, L_0xe41d90, L_0xe2ae40;
L_0xe42330 .concat [ 1 15 0 0], v0xe179f0_0, C4<000000000000000>;
L_0xe42420 .arith/sum 16, L_0xe42240, L_0xe42330;
L_0xe42560 .part L_0xe42420, 15, 1;
L_0xe410f0 .part L_0xe42420, 15, 1;
L_0xe42aa0 .functor MUXZ 16, L_0xe42420, C4<0111111111111111>, L_0xe411d0, C4<>;
L_0xe42bd0 .functor MUXZ 16, L_0xe42aa0, C4<1000000000000000>, L_0xe42700, C4<>;
L_0xe42850 .cmp/eq 16, v0xdfcd60_0, C4<0000000000000000>;
L_0xe42940 .part L_0xe41d90, 15, 1;
L_0xe42fd0 .part L_0xe2ae40, 15, 1;
L_0xe43120 .part L_0xe42420, 15, 1;
L_0xe43310 .part L_0xe41d90, 15, 1;
L_0xe434a0 .part L_0xe2ae40, 15, 1;
L_0xe437c0 .part L_0xe42420, 15, 1;
L_0xe43aa0 .part v0xdfcd60_0, 15, 1;
L_0xe43c80 .functor MUXZ 16, L_0xe42420, L_0xe2eb50, v0xe03490_0, C4<>;
L_0xe44160 .functor MUXZ 16, v0xdfcd60_0, L_0xe2eb50, v0xe04940_0, C4<>;
S_0xdf9560 .scope module, "Z_reg" "dff_en" 14 35, 5 1, S_0xdf71c0;
 .timescale 0 0;
P_0xdf9658 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0xdf9680 .param/l "NO_RESET" 5 3, +C4<0>;
P_0xdf96a8 .param/l "WIDTH" 5 2, +C4<01>;
v0xdf9dc0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf9e40_0 .alias "d", 0 0, v0xdfd460_0;
v0xdf9ee0_0 .net "en", 0 0, L_0xe41750; 1 drivers
v0xdf9f80_0 .alias "q", 0 0, v0xdfb5f0_0;
v0xdfa060_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdfa0e0_0 .net "tmp", 0 0, L_0xe415b0; 1 drivers
L_0xe415b0 .functor MUXZ 1, v0xdf9c70_0, L_0xe42850, L_0xe41750, C4<>;
S_0xdf97c0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xdf9560;
 .timescale 0 0;
P_0xdf98b8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xdf98e0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xdf9908 .param/l "WIDTH" 6 2, +C4<01>;
v0xdf9b50_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf9bd0_0 .alias "d", 0 0, v0xdfa0e0_0;
v0xdf9c70_0 .var "q", 0 0;
v0xdf9d10_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdf9a60 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xdf97c0;
 .timescale 0 0;
S_0xdf8920 .scope module, "V_reg" "dff_en" 14 36, 5 1, S_0xdf71c0;
 .timescale 0 0;
P_0xdf8a18 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0xdf8a40 .param/l "NO_RESET" 5 3, +C4<0>;
P_0xdf8a68 .param/l "WIDTH" 5 2, +C4<01>;
v0xdf9180_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf9200_0 .alias "d", 0 0, v0xdfcfd0_0;
v0xdf92a0_0 .net "en", 0 0, L_0xe419f0; 1 drivers
v0xdf9340_0 .alias "q", 0 0, v0xdfb690_0;
v0xdf9420_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdf94a0_0 .net "tmp", 0 0, L_0xe41850; 1 drivers
L_0xe41850 .functor MUXZ 1, v0xdf9030_0, L_0xe43630, L_0xe419f0, C4<>;
S_0xdf8b80 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xdf8920;
 .timescale 0 0;
P_0xdf8c78 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xdf8ca0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xdf8cc8 .param/l "WIDTH" 6 2, +C4<01>;
v0xdf8f10_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf8f90_0 .alias "d", 0 0, v0xdf94a0_0;
v0xdf9030_0 .var "q", 0 0;
v0xdf90d0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdf8e20 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xdf8b80;
 .timescale 0 0;
S_0xdf7c80 .scope module, "N_reg" "dff_en" 14 37, 5 1, S_0xdf71c0;
 .timescale 0 0;
P_0xdf7d78 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0xdf7da0 .param/l "NO_RESET" 5 3, +C4<0>;
P_0xdf7dc8 .param/l "WIDTH" 5 2, +C4<01>;
v0xdf8540_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf85c0_0 .alias "d", 0 0, v0xdfcf50_0;
v0xdf8660_0 .net "en", 0 0, L_0xe41c90; 1 drivers
v0xdf8700_0 .alias "q", 0 0, v0xdfb460_0;
v0xdf87e0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdf8860_0 .net "tmp", 0 0, L_0xe41af0; 1 drivers
L_0xe41af0 .functor MUXZ 1, v0xdf83f0_0, L_0xe43aa0, L_0xe41c90, C4<>;
S_0xdf7f40 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xdf7c80;
 .timescale 0 0;
P_0xdf8038 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xdf8060 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xdf8088 .param/l "WIDTH" 6 2, +C4<01>;
v0xdf82d0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf8350_0 .alias "d", 0 0, v0xdf8860_0;
v0xdf83f0_0 .var "q", 0 0;
v0xdf8490_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdf81e0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xdf7f40;
 .timescale 0 0;
S_0xdeeaf0 .scope module, "EX_MEM_writeback_reg" "dff_en_clear" 3 172, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xdeebe8 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xdeec10 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xdeec38 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xdeec60 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xdeec88 .param/l "WIDTH" 8 2, +C4<01>;
v0xdf6e20_0 .net "clear", 0 0, L_0xe412c0; 1 drivers
v0xdf6ed0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf6f50_0 .alias "d", 0 0, v0xe28af0_0;
v0xdf6fd0_0 .net "en", 0 0, L_0xe44aa0; 1 drivers
v0xdf7080_0 .alias "q", 0 0, v0xe28f60_0;
v0xdf7100_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe44610 .functor MUXZ 1, v0xdf67e0_0, L_0xe43e30, L_0xe44aa0, C4<>;
S_0xdf5fc0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xdeeaf0;
 .timescale 0 0;
v0xdf6da0_0 .net "tmp", 0 0, L_0xe44610; 1 drivers
S_0xdf60b0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xdf5fc0;
 .timescale 0 0;
P_0xdf61a8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xdf61d0 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xdf61f8 .param/l "WIDTH" 9 2, +C4<01>;
v0xdf6940_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xdf69c0_0 .alias "clear", 0 0, v0xdf6e20_0;
v0xdf6a60_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf6ae0_0 .alias "d", 0 0, v0xdf6da0_0;
v0xdf6b90_0 .alias "q", 0 0, v0xe28f60_0;
v0xdf6c60_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdf6d20_0 .net "tmp", 0 0, L_0xe44a00; 1 drivers
L_0xe44a00 .functor MUXZ 1, L_0xe44610, C4<0>, L_0xe412c0, C4<>;
S_0xdf6330 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xdf60b0;
 .timescale 0 0;
P_0xdf6428 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xdf6450 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xdf6478 .param/l "WIDTH" 6 2, +C4<01>;
v0xdf66c0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf6740_0 .alias "d", 0 0, v0xdf6d20_0;
v0xdf67e0_0 .var "q", 0 0;
v0xdf6890_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdf65d0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xdf6330;
 .timescale 0 0;
S_0xdf44a0 .scope module, "EX_MEM_writeback_dest_reg" "dff_en_clear" 3 173, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xdf4598 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0xdf45c0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xdf45e8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xdf4610 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xdf4638 .param/l "WIDTH" 8 2, +C4<0100>;
v0xdf5560_0 .net "clear", 0 0, L_0xe41420; 1 drivers
v0xdf55e0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdee760_0 .alias "d", 3 0, v0xe28d80_0;
v0xdee7e0_0 .net "en", 0 0, L_0xe413c0; 1 drivers
v0xdee8c0_0 .alias "q", 3 0, v0xe28e00_0;
v0xdf5a70_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdf4810 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xdf44a0;
 .timescale 0 0;
S_0xdf4900 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xdf4810;
 .timescale 0 0;
P_0xdf49f8 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0xdf4a20 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xdf4a48 .param/l "WIDTH" 5 2, +C4<0100>;
v0xdf5180_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf5200_0 .alias "d", 3 0, v0xe28d80_0;
v0xdf5280_0 .alias "en", 0 0, v0xdee7e0_0;
v0xdf5320_0 .alias "q", 3 0, v0xe28e00_0;
v0xdf5420_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdf54a0_0 .net "tmp", 3 0, L_0xe41320; 1 drivers
L_0xe41320 .functor MUXZ 4, v0xdf5050_0, L_0xe43e90, L_0xe413c0, C4<>;
S_0xdf4ba0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xdf4900;
 .timescale 0 0;
P_0xdf4c98 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0xdf4cc0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xdf4ce8 .param/l "WIDTH" 6 2, +C4<0100>;
v0xdf4f30_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf4fb0_0 .alias "d", 3 0, v0xdf54a0_0;
v0xdf5050_0 .var "q", 3 0;
v0xdf50d0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdf4e40 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xdf4ba0;
 .timescale 0 0;
S_0xdf2fe0 .scope module, "EX_MEM_writeback_data_reg" "dff_en_clear" 3 174, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xdf30d8 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0xdf3100 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xdf3128 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xdf3150 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xdf3178 .param/l "WIDTH" 8 2, +C4<010000>;
v0xdf4100_0 .net "clear", 0 0, L_0xe44b00; 1 drivers
v0xdf4180_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf4200_0 .alias "d", 15 0, v0xe289c0_0;
v0xdf4280_0 .net "en", 0 0, L_0xe44e30; 1 drivers
v0xdf4360_0 .alias "q", 15 0, v0xe28c30_0;
v0xdf43e0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdf3400 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xdf2fe0;
 .timescale 0 0;
S_0xdf34f0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xdf3400;
 .timescale 0 0;
P_0xdf35e8 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0xdf3610 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xdf3638 .param/l "WIDTH" 5 2, +C4<010000>;
v0xdf3d70_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf3df0_0 .alias "d", 15 0, v0xe289c0_0;
v0xdf3e70_0 .alias "en", 0 0, v0xdf4280_0;
v0xdf3f10_0 .alias "q", 15 0, v0xe28c30_0;
v0xdf3fc0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdf4040_0 .net "tmp", 15 0, L_0xe41510; 1 drivers
L_0xe41510 .functor MUXZ 16, v0xdf3c40_0, L_0xe44160, L_0xe44e30, C4<>;
S_0xdf3790 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xdf34f0;
 .timescale 0 0;
P_0xdf3888 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0xdf38b0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xdf38d8 .param/l "WIDTH" 6 2, +C4<010000>;
v0xdf3b20_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf3ba0_0 .alias "d", 15 0, v0xdf4040_0;
v0xdf3c40_0 .var "q", 15 0;
v0xdf3cc0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdf3a30 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xdf3790;
 .timescale 0 0;
S_0xdf1a20 .scope module, "EX_MEM_mem_read_reg" "dff_en_clear" 3 175, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xdf1b18 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xdf1b40 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xdf1b68 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xdf1b90 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xdf1bb8 .param/l "WIDTH" 8 2, +C4<01>;
v0xdf2c40_0 .net "clear", 0 0, L_0xe32420; 1 drivers
v0xdf2cf0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf2d70_0 .alias "d", 0 0, v0xe28400_0;
v0xdf2df0_0 .net "en", 0 0, L_0xe44d80; 1 drivers
v0xdf2ea0_0 .alias "q", 0 0, v0xe28480_0;
v0xdf2f20_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe44c10 .functor MUXZ 1, v0xdf2630_0, L_0xe44440, L_0xe44d80, C4<>;
S_0xdf1df0 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xdf1a20;
 .timescale 0 0;
v0xdf2bc0_0 .net "tmp", 0 0, L_0xe44c10; 1 drivers
S_0xdf1ee0 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xdf1df0;
 .timescale 0 0;
P_0xdf1fd8 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xdf2000 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xdf2028 .param/l "WIDTH" 9 2, +C4<01>;
v0xdf2760_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xdf27e0_0 .alias "clear", 0 0, v0xdf2c40_0;
v0xdf2880_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf2900_0 .alias "d", 0 0, v0xdf2bc0_0;
v0xdf29b0_0 .alias "q", 0 0, v0xe28480_0;
v0xdf2a80_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdf2b40_0 .net "tmp", 0 0, L_0xe42db0; 1 drivers
L_0xe42db0 .functor MUXZ 1, L_0xe44c10, C4<0>, L_0xe32420, C4<>;
S_0xdf2180 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xdf1ee0;
 .timescale 0 0;
P_0xdf2278 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xdf22a0 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xdf22c8 .param/l "WIDTH" 6 2, +C4<01>;
v0xdf2510_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf2590_0 .alias "d", 0 0, v0xdf2b40_0;
v0xdf2630_0 .var "q", 0 0;
v0xdf26b0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdf2420 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xdf2180;
 .timescale 0 0;
S_0xdf0510 .scope module, "EX_MEM_mem_write_reg" "dff_en_clear" 3 176, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xdf0608 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xdf0630 .param/l "NO_CLEAR" 8 4, +C4<0>;
P_0xdf0658 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xdf0680 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xdf06a8 .param/l "WIDTH" 8 2, +C4<01>;
v0xdf1680_0 .net "clear", 0 0, L_0xe454c0; 1 drivers
v0xdf1730_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf17b0_0 .alias "d", 0 0, v0xe28590_0;
v0xdf1830_0 .net "en", 0 0, L_0xe457c0; 1 drivers
v0xdf18e0_0 .alias "q", 0 0, v0xe28940_0;
v0xdf1960_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe44e90 .functor MUXZ 1, v0xdf10a0_0, L_0xe444a0, L_0xe457c0, C4<>;
S_0xdf0860 .scope generate, "genblk4" "genblk4" 8 16, 8 16, S_0xdf0510;
 .timescale 0 0;
v0xdf1600_0 .net "tmp", 0 0, L_0xe44e90; 1 drivers
S_0xdf0950 .scope module, "dff_register" "dff_clear" 8 22, 9 1, S_0xdf0860;
 .timescale 0 0;
P_0xdf0a48 .param/l "DEFAULT_VALUE" 9 4, C4<0>;
P_0xdf0a70 .param/l "NO_RESET" 9 3, +C4<0>;
P_0xdf0a98 .param/l "WIDTH" 9 2, +C4<01>;
v0xdf11a0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0xdf1220_0 .alias "clear", 0 0, v0xdf1680_0;
v0xdf12c0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf1340_0 .alias "d", 0 0, v0xdf1600_0;
v0xdf13f0_0 .alias "q", 0 0, v0xe28940_0;
v0xdf14c0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdf1580_0 .net "tmp", 0 0, L_0xe45250; 1 drivers
L_0xe45250 .functor MUXZ 1, L_0xe44e90, C4<0>, L_0xe454c0, C4<>;
S_0xdf0bf0 .scope module, "dff_register" "dff" 9 11, 6 1, S_0xdf0950;
 .timescale 0 0;
P_0xdf0ce8 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xdf0d10 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xdf0d38 .param/l "WIDTH" 6 2, +C4<01>;
v0xdf0f80_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf1000_0 .alias "d", 0 0, v0xdf1580_0;
v0xdf10a0_0 .var "q", 0 0;
v0xdf1120_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdf0e90 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xdf0bf0;
 .timescale 0 0;
S_0xdef080 .scope module, "EX_MEM_mem_write_data_reg" "dff_en_clear" 3 177, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xdef178 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0xdef1a0 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xdef1c8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xdef1f0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xdef218 .param/l "WIDTH" 8 2, +C4<010000>;
v0xdf0140_0 .net "clear", 0 0, L_0xe45740; 1 drivers
v0xdf01c0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdf0240_0 .alias "d", 15 0, v0xe28710_0;
v0xdf02f0_0 .net "en", 0 0, L_0xe456c0; 1 drivers
v0xdf03d0_0 .alias "q", 15 0, v0xe28610_0;
v0xdf0450_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdef400 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xdef080;
 .timescale 0 0;
S_0xdef4f0 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xdef400;
 .timescale 0 0;
P_0xdef5e8 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0xdef610 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xdef638 .param/l "WIDTH" 5 2, +C4<010000>;
v0xdefd60_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdefde0_0 .alias "d", 15 0, v0xe28710_0;
v0xdefe80_0 .alias "en", 0 0, v0xdf02f0_0;
v0xdeff20_0 .alias "q", 15 0, v0xe28610_0;
v0xdf0000_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xdf0080_0 .net "tmp", 15 0, L_0xe45540; 1 drivers
L_0xe45540 .functor MUXZ 16, v0xdefc40_0, L_0xe29f80, L_0xe456c0, C4<>;
S_0xdef790 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xdef4f0;
 .timescale 0 0;
P_0xdef888 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0xdef8b0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xdef8d8 .param/l "WIDTH" 6 2, +C4<010000>;
v0xdefb20_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdefba0_0 .alias "d", 15 0, v0xdf0080_0;
v0xdefc40_0 .var "q", 15 0;
v0xdefce0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdefa30 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xdef790;
 .timescale 0 0;
S_0xded4e0 .scope module, "EX_MEM_mem_write_data_src_reg_sel_reg" "dff_en_clear" 3 178, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xded5d8 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0xded600 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xded628 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xded650 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xded678 .param/l "WIDTH" 8 2, +C4<0100>;
v0xdeed00_0 .net "clear", 0 0, L_0xdf8780; 1 drivers
v0xdeed80_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdeee00_0 .alias "d", 3 0, v0xe28820_0;
v0xdeee80_0 .net "en", 0 0, L_0xe45d90; 1 drivers
v0xdeef30_0 .alias "q", 3 0, v0xe28790_0;
v0xdef000_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdedd80 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xded4e0;
 .timescale 0 0;
S_0xdede70 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xdedd80;
 .timescale 0 0;
P_0xdedf68 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0xdedf90 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xdedfb8 .param/l "WIDTH" 5 2, +C4<0100>;
v0xdee6e0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde5850_0 .alias "d", 3 0, v0xe28820_0;
v0xdee970_0 .alias "en", 0 0, v0xdeee80_0;
v0xdee9f0_0 .alias "q", 3 0, v0xe28790_0;
v0xdeea70_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xde5b30_0 .net "tmp", 3 0, L_0xe45ca0; 1 drivers
L_0xe45ca0 .functor MUXZ 4, v0xdee5c0_0, L_0xe44700, L_0xe45d90, C4<>;
S_0xdee110 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xdede70;
 .timescale 0 0;
P_0xdee208 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0xdee230 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xdee258 .param/l "WIDTH" 6 2, +C4<0100>;
v0xdee4a0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xdee520_0 .alias "d", 3 0, v0xde5b30_0;
v0xdee5c0_0 .var "q", 3 0;
v0xdee660_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xdee3b0 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xdee110;
 .timescale 0 0;
S_0xde7430 .scope module, "memory_stage" "MEM" 3 180, 16 1, S_0xc88730;
 .timescale 0 0;
L_0xdfa000 .functor OR 1, v0xdf2630_0, v0xdf10a0_0, C4<0>, C4<0>;
L_0xe11370 .functor AND 1, v0xdf10a0_0, L_0xe48f10, C4<1>, C4<1>;
L_0xdfa3d0 .functor OR 1, L_0xe11370, v0xde1570_0, C4<0>, C4<0>;
L_0xe429e0 .functor BUFZ 1, v0xdf10a0_0, C4<0>, C4<0>, C4<0>;
L_0xe4a560 .functor OR 1, v0xdf2630_0, v0xdf10a0_0, C4<0>, C4<0>;
L_0xe4a5c0 .functor NOT 1, L_0xe48f10, C4<0>, C4<0>, C4<0>;
L_0xe23cd0 .functor AND 1, L_0xe4a560, L_0xe4a5c0, C4<1>, C4<1>;
L_0xe4c8e0 .functor BUFZ 1, v0xdf67e0_0, C4<0>, C4<0>, C4<0>;
L_0xe4c9d0 .functor BUFZ 4, v0xdf5050_0, C4<0000>, C4<0000>, C4<0000>;
v0xde87e0_0 .net "DCache_hit", 0 0, L_0xe48f10; 1 drivers
v0xde88b0_0 .alias "DCache_line_addr", 13 0, v0xe279d0_0;
v0xde8930_0 .alias "DCache_line_refill", 0 0, v0xe27d00_0;
v0xde89b0_0 .alias "DCache_line_refill_data", 63 0, v0xe27dd0_0;
v0xde8a90_0 .alias "DCache_miss", 0 0, v0xe27ea0_0;
v0xde8b40_0 .net "DCache_read", 0 0, L_0xdfa000; 1 drivers
v0xde8bc0_0 .alias "DCache_read_data", 63 0, v0xe27f70_0;
v0xde8c90_0 .alias "DCache_read_dirty", 0 0, v0xe27ff0_0;
v0xde8db0_0 .alias "DCache_read_tag", 7 0, v0xe28070_0;
v0xde8e80_0 .net "DCache_write", 0 0, L_0xdfa3d0; 1 drivers
v0xde8f00_0 .net "DCache_write_data", 63 0, L_0xe494b0; 1 drivers
v0xde8f80_0 .net "DCache_write_data_from_cache", 63 0, L_0xe47a10; 1 drivers
v0xde9000_0 .net "DCache_write_data_from_mem", 63 0, L_0xe49580; 1 drivers
v0xde9080_0 .net "DCache_write_dirty", 0 0, L_0xe429e0; 1 drivers
v0xde9180_0 .alias "EX_MEM_mem_read", 0 0, v0xe28480_0;
v0xde9200_0 .alias "EX_MEM_mem_write", 0 0, v0xe28940_0;
v0xde9100_0 .alias "EX_MEM_mem_write_data", 15 0, v0xe28690_0;
v0xde9310_0 .alias "EX_MEM_writeback", 0 0, v0xe28f60_0;
v0xde9280_0 .alias "EX_MEM_writeback_data", 15 0, v0xe28c30_0;
v0xde9430_0 .alias "EX_MEM_writeback_dest", 3 0, v0xe28e00_0;
v0xde9390_0 .alias "MEM_WB_writeback", 0 0, v0xe2c070_0;
v0xde9560_0 .alias "MEM_WB_writeback_data", 15 0, v0xe2c0f0_0;
v0xde96a0_0 .alias "MEM_WB_writeback_dest", 3 0, v0xe2be90_0;
v0xde9720_0 .net *"_s100", 1 0, C4<11>; 1 drivers
v0xde95e0_0 .net *"_s102", 0 0, L_0xe45a20; 1 drivers
v0xde9870_0 .net *"_s105", 47 0, L_0xe48a40; 1 drivers
v0xde97a0_0 .net *"_s106", 63 0, L_0xe48dd0; 1 drivers
v0xde99d0_0 .net *"_s108", 63 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0xde98f0_0 .net *"_s11", 1 0, L_0xe288a0; 1 drivers
v0xde9b40_0 .net *"_s110", 63 0, L_0xe49190; 1 drivers
v0xde9a50_0 .net *"_s112", 63 0, L_0xe49230; 1 drivers
v0xde9cc0_0 .net *"_s114", 63 0, L_0xe49370; 1 drivers
v0xde9bc0_0 .net *"_s118", 63 0, L_0xe496c0; 1 drivers
v0xde9c40_0 .net *"_s12", 1 0, C4<00>; 1 drivers
v0xde9e60_0 .net *"_s122", 0 0, L_0xe4a560; 1 drivers
v0xde9ee0_0 .net *"_s124", 0 0, L_0xe4a5c0; 1 drivers
v0xde9d60_0 .net *"_s129", 1 0, L_0xe4a740; 1 drivers
v0xdea090_0 .net *"_s130", 1 0, C4<00>; 1 drivers
v0xde9f60_0 .net *"_s132", 0 0, L_0xe49760; 1 drivers
v0xdea000_0 .net *"_s135", 15 0, L_0xe4a970; 1 drivers
v0xdea260_0 .net *"_s137", 1 0, L_0xe4a7e0; 1 drivers
v0xdea2e0_0 .net *"_s138", 1 0, C4<01>; 1 drivers
v0xdea130_0 .net *"_s14", 0 0, L_0xe45020; 1 drivers
v0xdea1d0_0 .net *"_s140", 0 0, L_0xe4a880; 1 drivers
v0xdea4f0_0 .net *"_s143", 15 0, L_0xe4aa10; 1 drivers
v0xdea590_0 .net *"_s145", 1 0, L_0xe4aab0; 1 drivers
v0xdea380_0 .net *"_s146", 1 0, C4<10>; 1 drivers
v0xdea420_0 .net *"_s148", 0 0, L_0xe4ae30; 1 drivers
v0xdea7a0_0 .net *"_s151", 15 0, L_0xe4aed0; 1 drivers
v0xdea840_0 .net *"_s153", 1 0, L_0xe4af70; 1 drivers
v0xdea630_0 .net *"_s154", 1 0, C4<11>; 1 drivers
v0xdea6d0_0 .net *"_s156", 0 0, L_0xe4ab90; 1 drivers
v0xdeaa70_0 .net *"_s159", 15 0, L_0xe4acd0; 1 drivers
v0xdeaaf0_0 .net *"_s160", 15 0, C4<xxxxxxxxxxxxxxxx>; 1 drivers
v0xdea8e0_0 .net *"_s162", 15 0, L_0xe49f30; 1 drivers
v0xdea980_0 .net *"_s164", 15 0, L_0xe4b4b0; 1 drivers
v0xdead40_0 .net *"_s166", 15 0, L_0xe4b5a0; 1 drivers
v0xdeadc0_0 .net *"_s17", 47 0, L_0xe45160; 1 drivers
v0xdeab70_0 .net *"_s171", 1 0, L_0xe4b8e0; 1 drivers
v0xdeac10_0 .net *"_s172", 1 0, C4<00>; 1 drivers
v0xdeacb0_0 .net *"_s174", 0 0, L_0xe4b640; 1 drivers
v0xdeb050_0 .net *"_s177", 15 0, L_0xe4b780; 1 drivers
v0xdeae60_0 .net *"_s179", 1 0, L_0xe4b980; 1 drivers
v0xdeaf00_0 .net *"_s18", 63 0, L_0xe46580; 1 drivers
v0xdeafa0_0 .net *"_s180", 1 0, C4<01>; 1 drivers
v0xdeb300_0 .net *"_s182", 0 0, L_0xe4bd20; 1 drivers
v0xdeb0f0_0 .net *"_s185", 15 0, L_0xe4bdc0; 1 drivers
v0xdeb190_0 .net *"_s187", 1 0, L_0xe4be60; 1 drivers
v0xdeb230_0 .net *"_s188", 1 0, C4<10>; 1 drivers
v0xdeb5b0_0 .net *"_s190", 0 0, L_0xe4b010; 1 drivers
v0xdeb3a0_0 .net *"_s193", 15 0, L_0xe4b150; 1 drivers
v0xdeb440_0 .net *"_s195", 1 0, L_0xe4bf00; 1 drivers
v0xdeb4e0_0 .net *"_s196", 1 0, C4<11>; 1 drivers
v0xdeb880_0 .net *"_s198", 0 0, L_0xe4b1f0; 1 drivers
v0xdeb630_0 .net *"_s201", 15 0, L_0xe4ba60; 1 drivers
v0xdeb6d0_0 .net *"_s202", 15 0, C4<xxxxxxxxxxxxxxxx>; 1 drivers
v0xdeb770_0 .net *"_s204", 15 0, L_0xe4bb40; 1 drivers
v0xdebb70_0 .net *"_s206", 15 0, L_0xe4c300; 1 drivers
v0xdeb900_0 .net *"_s208", 15 0, L_0xe4c490; 1 drivers
v0xdeb9a0_0 .net *"_s21", 1 0, L_0xe46620; 1 drivers
v0xdeba40_0 .net *"_s22", 1 0, C4<01>; 1 drivers
v0xdebae0_0 .net *"_s24", 0 0, L_0xe466c0; 1 drivers
v0xdebe90_0 .net *"_s27", 31 0, L_0xe46800; 1 drivers
v0xdebf10_0 .net *"_s29", 15 0, L_0xe468a0; 1 drivers
v0xdebc10_0 .net *"_s30", 63 0, L_0xe46940; 1 drivers
v0xdebcb0_0 .net *"_s33", 1 0, L_0xe46b20; 1 drivers
v0xdebd50_0 .net *"_s34", 1 0, C4<10>; 1 drivers
v0xdebdf0_0 .net *"_s36", 0 0, L_0xe46340; 1 drivers
v0xdec260_0 .net *"_s39", 15 0, L_0xe464a0; 1 drivers
v0xdec300_0 .net *"_s4", 0 0, L_0xe11370; 1 drivers
v0xdebfb0_0 .net *"_s41", 31 0, L_0xe46e10; 1 drivers
v0xdec050_0 .net *"_s42", 63 0, L_0xe46fc0; 1 drivers
v0xdec0f0_0 .net *"_s45", 1 0, L_0xe47100; 1 drivers
v0xdec190_0 .net *"_s46", 1 0, C4<11>; 1 drivers
v0xdec680_0 .net *"_s48", 0 0, L_0xe471a0; 1 drivers
v0xdec700_0 .net *"_s51", 47 0, L_0xe472e0; 1 drivers
v0xdec3a0_0 .net *"_s52", 63 0, L_0xe47420; 1 drivers
v0xdec440_0 .net *"_s54", 63 0, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>; 1 drivers
v0xdec4e0_0 .net *"_s56", 63 0, L_0xe46bc0; 1 drivers
v0xdec580_0 .net *"_s58", 63 0, L_0xe46d60; 1 drivers
v0xdecab0_0 .net *"_s60", 63 0, L_0xe47860; 1 drivers
v0xdecb30_0 .net *"_s65", 1 0, L_0xe47ba0; 1 drivers
v0xdec780_0 .net *"_s66", 1 0, C4<00>; 1 drivers
v0xdec800_0 .net *"_s68", 0 0, L_0xe47d10; 1 drivers
v0xdec8a0_0 .net *"_s71", 47 0, L_0xe47e00; 1 drivers
v0xdec940_0 .net *"_s72", 63 0, L_0xe47c40; 1 drivers
v0xdec9e0_0 .net *"_s75", 1 0, L_0xe47fd0; 1 drivers
v0xdecf10_0 .net *"_s76", 1 0, C4<01>; 1 drivers
v0xdecbb0_0 .net *"_s78", 0 0, L_0xe47ee0; 1 drivers
v0xdecc50_0 .net *"_s81", 31 0, L_0xe475b0; 1 drivers
v0xdeccf0_0 .net *"_s83", 15 0, L_0xe48070; 1 drivers
v0xdecd90_0 .net *"_s84", 63 0, L_0xe484d0; 1 drivers
v0xdece30_0 .net *"_s87", 1 0, L_0xe483d0; 1 drivers
v0xded320_0 .net *"_s88", 1 0, C4<10>; 1 drivers
v0xdecf90_0 .net *"_s90", 0 0, L_0xe48790; 1 drivers
v0xded010_0 .net *"_s93", 15 0, L_0xe48680; 1 drivers
v0xded0b0_0 .net *"_s95", 31 0, L_0xe48950; 1 drivers
v0xded150_0 .net *"_s96", 63 0, L_0xe48830; 1 drivers
v0xded1f0_0 .net *"_s99", 1 0, L_0xe48b20; 1 drivers
v0xded290_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xded770_0 .net "read_data", 15 0, L_0xe4cb10; 1 drivers
v0xded810_0 .net "read_data_from_cache", 15 0, L_0xe4b3b0; 1 drivers
v0xded3c0_0 .net "read_data_from_mem", 15 0, L_0xe4c0d0; 1 drivers
v0xded460_0 .alias "rst_n", 0 0, v0xe2db70_0;
L_0xe45980 .part v0xdf3c40_0, 2, 14;
L_0xe288a0 .part v0xdf3c40_0, 0, 2;
L_0xe45020 .cmp/eq 2, L_0xe288a0, C4<00>;
L_0xe45160 .part L_0xe4a390, 16, 48;
L_0xe46580 .concat [ 16 48 0 0], L_0xe2fb40, L_0xe45160;
L_0xe46620 .part v0xdf3c40_0, 0, 2;
L_0xe466c0 .cmp/eq 2, L_0xe46620, C4<01>;
L_0xe46800 .part L_0xe4a390, 32, 32;
L_0xe468a0 .part L_0xe4a390, 0, 16;
L_0xe46940 .concat [ 16 16 32 0], L_0xe468a0, L_0xe2fb40, L_0xe46800;
L_0xe46b20 .part v0xdf3c40_0, 0, 2;
L_0xe46340 .cmp/eq 2, L_0xe46b20, C4<10>;
L_0xe464a0 .part L_0xe4a390, 48, 16;
L_0xe46e10 .part L_0xe4a390, 0, 32;
L_0xe46fc0 .concat [ 32 16 16 0], L_0xe46e10, L_0xe2fb40, L_0xe464a0;
L_0xe47100 .part v0xdf3c40_0, 0, 2;
L_0xe471a0 .cmp/eq 2, L_0xe47100, C4<11>;
L_0xe472e0 .part L_0xe4a390, 0, 48;
L_0xe47420 .concat [ 48 16 0 0], L_0xe472e0, L_0xe2fb40;
L_0xe46bc0 .functor MUXZ 64, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0xe47420, L_0xe471a0, C4<>;
L_0xe46d60 .functor MUXZ 64, L_0xe46bc0, L_0xe46fc0, L_0xe46340, C4<>;
L_0xe47860 .functor MUXZ 64, L_0xe46d60, L_0xe46940, L_0xe466c0, C4<>;
L_0xe47a10 .functor MUXZ 64, L_0xe47860, L_0xe46580, L_0xe45020, C4<>;
L_0xe47ba0 .part v0xdf3c40_0, 0, 2;
L_0xe47d10 .cmp/eq 2, L_0xe47ba0, C4<00>;
L_0xe47e00 .part v0xde1610_0, 16, 48;
L_0xe47c40 .concat [ 16 48 0 0], L_0xe2fb40, L_0xe47e00;
L_0xe47fd0 .part v0xdf3c40_0, 0, 2;
L_0xe47ee0 .cmp/eq 2, L_0xe47fd0, C4<01>;
L_0xe475b0 .part v0xde1610_0, 32, 32;
L_0xe48070 .part v0xde1610_0, 0, 16;
L_0xe484d0 .concat [ 16 16 32 0], L_0xe48070, L_0xe2fb40, L_0xe475b0;
L_0xe483d0 .part v0xdf3c40_0, 0, 2;
L_0xe48790 .cmp/eq 2, L_0xe483d0, C4<10>;
L_0xe48680 .part v0xde1610_0, 48, 16;
L_0xe48950 .part v0xde1610_0, 0, 32;
L_0xe48830 .concat [ 32 16 16 0], L_0xe48950, L_0xe2fb40, L_0xe48680;
L_0xe48b20 .part v0xdf3c40_0, 0, 2;
L_0xe45a20 .cmp/eq 2, L_0xe48b20, C4<11>;
L_0xe48a40 .part v0xde1610_0, 0, 48;
L_0xe48dd0 .concat [ 48 16 0 0], L_0xe48a40, L_0xe2fb40;
L_0xe49190 .functor MUXZ 64, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, L_0xe48dd0, L_0xe45a20, C4<>;
L_0xe49230 .functor MUXZ 64, L_0xe49190, L_0xe48830, L_0xe48790, C4<>;
L_0xe49370 .functor MUXZ 64, L_0xe49230, L_0xe484d0, L_0xe47ee0, C4<>;
L_0xe49580 .functor MUXZ 64, L_0xe49370, L_0xe47c40, L_0xe47d10, C4<>;
L_0xe496c0 .functor MUXZ 64, L_0xe47a10, L_0xe49580, v0xde1570_0, C4<>;
L_0xe494b0 .functor MUXZ 64, L_0xe496c0, v0xde1610_0, v0xdf2630_0, C4<>;
L_0xe4a740 .part v0xdf3c40_0, 0, 2;
L_0xe49760 .cmp/eq 2, L_0xe4a740, C4<00>;
L_0xe4a970 .part L_0xe4a390, 0, 16;
L_0xe4a7e0 .part v0xdf3c40_0, 0, 2;
L_0xe4a880 .cmp/eq 2, L_0xe4a7e0, C4<01>;
L_0xe4aa10 .part L_0xe4a390, 16, 16;
L_0xe4aab0 .part v0xdf3c40_0, 0, 2;
L_0xe4ae30 .cmp/eq 2, L_0xe4aab0, C4<10>;
L_0xe4aed0 .part L_0xe4a390, 32, 16;
L_0xe4af70 .part v0xdf3c40_0, 0, 2;
L_0xe4ab90 .cmp/eq 2, L_0xe4af70, C4<11>;
L_0xe4acd0 .part L_0xe4a390, 48, 16;
L_0xe49f30 .functor MUXZ 16, C4<xxxxxxxxxxxxxxxx>, L_0xe4acd0, L_0xe4ab90, C4<>;
L_0xe4b4b0 .functor MUXZ 16, L_0xe49f30, L_0xe4aed0, L_0xe4ae30, C4<>;
L_0xe4b5a0 .functor MUXZ 16, L_0xe4b4b0, L_0xe4aa10, L_0xe4a880, C4<>;
L_0xe4b3b0 .functor MUXZ 16, L_0xe4b5a0, L_0xe4a970, L_0xe49760, C4<>;
L_0xe4b8e0 .part v0xdf3c40_0, 0, 2;
L_0xe4b640 .cmp/eq 2, L_0xe4b8e0, C4<00>;
L_0xe4b780 .part v0xde1610_0, 0, 16;
L_0xe4b980 .part v0xdf3c40_0, 0, 2;
L_0xe4bd20 .cmp/eq 2, L_0xe4b980, C4<01>;
L_0xe4bdc0 .part v0xde1610_0, 16, 16;
L_0xe4be60 .part v0xdf3c40_0, 0, 2;
L_0xe4b010 .cmp/eq 2, L_0xe4be60, C4<10>;
L_0xe4b150 .part v0xde1610_0, 32, 16;
L_0xe4bf00 .part v0xdf3c40_0, 0, 2;
L_0xe4b1f0 .cmp/eq 2, L_0xe4bf00, C4<11>;
L_0xe4ba60 .part v0xde1610_0, 48, 16;
L_0xe4bb40 .functor MUXZ 16, C4<xxxxxxxxxxxxxxxx>, L_0xe4ba60, L_0xe4b1f0, C4<>;
L_0xe4c300 .functor MUXZ 16, L_0xe4bb40, L_0xe4b150, L_0xe4b010, C4<>;
L_0xe4c490 .functor MUXZ 16, L_0xe4c300, L_0xe4bdc0, L_0xe4bd20, C4<>;
L_0xe4c0d0 .functor MUXZ 16, L_0xe4c490, L_0xe4b780, L_0xe4b640, C4<>;
L_0xe4cb10 .functor MUXZ 16, L_0xe4b3b0, L_0xe4c0d0, v0xde1570_0, C4<>;
L_0xe4ce40 .functor MUXZ 16, v0xdf3c40_0, L_0xe4cb10, v0xdf2630_0, C4<>;
S_0xde7520 .scope module, "DCache" "cache" 16 44, 7 1, S_0xde7430;
 .timescale 0 0;
L_0xe49980 .functor AND 1, L_0xdfa3d0, v0xde8530_0, C4<1>, C4<1>;
L_0xe49c60 .functor OR 1, L_0xdfa000, L_0xdfa3d0, C4<0>, C4<0>;
L_0xe45b30 .functor AND 1, L_0xe49b20, L_0xe49c60, C4<1>, C4<1>;
L_0xe4a2a0 .functor AND 1, L_0xe490a0, L_0xe4a170, C4<1>, C4<1>;
v0xde7690_0 .net *"_s10", 0 0, L_0xe45b30; 1 drivers
v0xde7750_0 .net *"_s13", 0 0, L_0xe49df0; 1 drivers
v0xde77f0_0 .net *"_s14", 0 0, C4<0>; 1 drivers
v0xde7890_0 .net *"_s19", 0 0, L_0xe490a0; 1 drivers
v0xde7940_0 .net *"_s21", 0 0, L_0xe4a170; 1 drivers
v0xde79e0_0 .net *"_s3", 7 0, L_0xe499e0; 1 drivers
v0xde7ac0_0 .net *"_s5", 7 0, L_0xe49a80; 1 drivers
v0xde7b60_0 .net *"_s6", 0 0, L_0xe49b20; 1 drivers
v0xde7c50_0 .net *"_s8", 0 0, L_0xe49c60; 1 drivers
v0xde7cf0_0 .alias "addr", 13 0, v0xe279d0_0;
v0xde7dd0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde7e50_0 .alias "dirty", 0 0, v0xe27ff0_0;
v0xde7f70_0 .alias "hit", 0 0, v0xde87e0_0;
v0xde7ff0_0 .var "line", 73 0;
v0xde80f0 .array "mem", 63 0, 73 0;
v0xde8170_0 .alias "rd_data", 63 0, v0xe27f70_0;
v0xde8070_0 .alias "re", 0 0, v0xde8b40_0;
v0xde82b0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xde81f0_0 .alias "tag_out", 7 0, v0xe28070_0;
v0xde8400_0 .alias "wdirty", 0 0, v0xde9080_0;
v0xde8330_0 .alias "we", 0 0, v0xde8e80_0;
v0xde8530_0 .var "we_del", 0 0;
v0xde84a0_0 .net "we_filt", 0 0, L_0xe49980; 1 drivers
v0xde8690_0 .alias "wr_data", 63 0, v0xde8f00_0;
v0xde85d0_0 .var "x", 6 0;
E_0xde7290 .event edge, v0xccbb10_0, v0xde8070_0, v0xc53350_0;
E_0xde7610/0 .event edge, v0xde84a0_0, v0xc53350_0;
E_0xde7610/1 .event negedge, v0xc84d60_0;
E_0xde7610 .event/or E_0xde7610/0, E_0xde7610/1;
E_0xde7640 .event edge, v0xde8330_0;
L_0xe499e0 .part v0xde7ff0_0, 64, 8;
L_0xe49a80 .part L_0xe45980, 6, 8;
L_0xe49b20 .cmp/eq 8, L_0xe499e0, L_0xe49a80;
L_0xe49df0 .part v0xde7ff0_0, 73, 1;
L_0xe48f10 .functor MUXZ 1, C4<0>, L_0xe49df0, L_0xe45b30, C4<>;
L_0xe490a0 .part v0xde7ff0_0, 73, 1;
L_0xe4a170 .part v0xde7ff0_0, 72, 1;
L_0xe4a390 .part v0xde7ff0_0, 0, 64;
L_0xe4a430 .part v0xde7ff0_0, 64, 8;
S_0xde6020 .scope module, "MEM_WB_writeback_reg" "dff_en_clear" 3 182, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xde6118 .param/l "DEFAULT_VALUE" 8 6, C4<0>;
P_0xde6140 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xde6168 .param/l "NO_RESET" 8 3, +C4<0>;
P_0xde6190 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xde61b8 .param/l "WIDTH" 8 2, +C4<01>;
v0xde7090_0 .net "clear", 0 0, L_0xe45df0; 1 drivers
v0xde7110_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde7190_0 .alias "d", 0 0, v0xe2c070_0;
v0xde7210_0 .net "en", 0 0, L_0xde9500; 1 drivers
v0xde72f0_0 .alias "q", 0 0, v0xe2c480_0;
v0xde7370_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xde6390 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xde6020;
 .timescale 0 0;
S_0xde6480 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xde6390;
 .timescale 0 0;
P_0xde6578 .param/l "DEFAULT_VALUE" 5 4, C4<0>;
P_0xde65a0 .param/l "NO_RESET" 5 3, +C4<0>;
P_0xde65c8 .param/l "WIDTH" 5 2, +C4<01>;
v0xde6d00_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde6d80_0 .alias "d", 0 0, v0xe2c070_0;
v0xde6e00_0 .alias "en", 0 0, v0xde7210_0;
v0xde6ea0_0 .alias "q", 0 0, v0xe2c480_0;
v0xde6f50_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xde6fd0_0 .net "tmp", 0 0, L_0xe4cf70; 1 drivers
L_0xe4cf70 .functor MUXZ 1, v0xde6bd0_0, L_0xe4c8e0, L_0xde9500, C4<>;
S_0xde6720 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xde6480;
 .timescale 0 0;
P_0xde6818 .param/l "DEFAULT_VALUE" 6 4, C4<0>;
P_0xde6840 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xde6868 .param/l "WIDTH" 6 2, +C4<01>;
v0xde6ab0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde6b30_0 .alias "d", 0 0, v0xde6fd0_0;
v0xde6bd0_0 .var "q", 0 0;
v0xde6c50_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xde69c0 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xde6720;
 .timescale 0 0;
S_0xde4af0 .scope module, "MEM_WB_writeback_dest_reg" "dff_en_clear" 3 183, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xde4be8 .param/l "DEFAULT_VALUE" 8 6, C4<0000>;
P_0xde4c10 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xde4c38 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xde4c60 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xde4c88 .param/l "WIDTH" 8 2, +C4<0100>;
v0xde5c80_0 .net "clear", 0 0, L_0xe46040; 1 drivers
v0xde5d00_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde5d80_0 .alias "d", 3 0, v0xe2be90_0;
v0xde5e00_0 .net "en", 0 0, L_0xe45fe0; 1 drivers
v0xde5ee0_0 .alias "q", 3 0, v0xe2bf10_0;
v0xde5f60_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xde4e60 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xde4af0;
 .timescale 0 0;
S_0xde4f50 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xde4e60;
 .timescale 0 0;
P_0xde5048 .param/l "DEFAULT_VALUE" 5 4, C4<0000>;
P_0xde5070 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xde5098 .param/l "WIDTH" 5 2, +C4<0100>;
v0xde57d0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde40d0_0 .alias "d", 3 0, v0xe2be90_0;
v0xde5960_0 .alias "en", 0 0, v0xde5e00_0;
v0xde5a00_0 .alias "q", 3 0, v0xe2bf10_0;
v0xde5ab0_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xde4330_0 .net "tmp", 3 0, L_0xe45ea0; 1 drivers
L_0xe45ea0 .functor MUXZ 4, v0xde56a0_0, L_0xe4c9d0, L_0xe45fe0, C4<>;
S_0xde51f0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xde4f50;
 .timescale 0 0;
P_0xde52e8 .param/l "DEFAULT_VALUE" 6 4, C4<0000>;
P_0xde5310 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xde5338 .param/l "WIDTH" 6 2, +C4<0100>;
v0xde5580_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde5600_0 .alias "d", 3 0, v0xde4330_0;
v0xde56a0_0 .var "q", 3 0;
v0xde5720_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xde5490 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xde51f0;
 .timescale 0 0;
S_0xde3570 .scope module, "MEM_WB_writeback_data_reg" "dff_en_clear" 3 184, 8 1, S_0xc88730;
 .timescale 0 0;
P_0xde3668 .param/l "DEFAULT_VALUE" 8 6, C4<0000000000000000>;
P_0xde3690 .param/l "NO_CLEAR" 8 4, +C4<01>;
P_0xde36b8 .param/l "NO_RESET" 8 3, +C4<01>;
P_0xde36e0 .param/l "SINGLE_CYCLE" 8 5, +C4<0>;
P_0xde3708 .param/l "WIDTH" 8 2, +C4<010000>;
v0xde4750_0 .net "clear", 0 0, L_0xe4d100; 1 drivers
v0xde47d0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde4850_0 .alias "d", 15 0, v0xe2c0f0_0;
v0xde48d0_0 .net "en", 0 0, L_0xe4d580; 1 drivers
v0xde49b0_0 .alias "q", 15 0, v0xe2bd80_0;
v0xde4a30_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xde3930 .scope generate, "genblk3" "genblk3" 8 16, 8 16, S_0xde3570;
 .timescale 0 0;
S_0xde3a20 .scope module, "dff_register" "dff_en" 8 17, 5 1, S_0xde3930;
 .timescale 0 0;
P_0xde3b18 .param/l "DEFAULT_VALUE" 5 4, C4<0000000000000000>;
P_0xde3b40 .param/l "NO_RESET" 5 3, +C4<01>;
P_0xde3b68 .param/l "WIDTH" 5 2, +C4<010000>;
v0xde43c0_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde4440_0 .alias "d", 15 0, v0xe2c0f0_0;
v0xde44c0_0 .alias "en", 0 0, v0xde48d0_0;
v0xde4560_0 .alias "q", 15 0, v0xe2bd80_0;
v0xde4610_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xde4690_0 .net "tmp", 15 0, L_0xe4d4e0; 1 drivers
L_0xe4d4e0 .functor MUXZ 16, v0xde4200_0, L_0xe4ce40, L_0xe4d580, C4<>;
S_0xde3cc0 .scope module, "dff_register" "dff" 5 11, 6 1, S_0xde3a20;
 .timescale 0 0;
P_0xde3db8 .param/l "DEFAULT_VALUE" 6 4, C4<0000000000000000>;
P_0xde3de0 .param/l "NO_RESET" 6 3, +C4<01>;
P_0xde3e08 .param/l "WIDTH" 6 2, +C4<010000>;
v0xde4050_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde4160_0 .alias "d", 15 0, v0xde4690_0;
v0xde4200_0 .var "q", 15 0;
v0xde4280_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xde3f60 .scope generate, "genblk1" "genblk1" 6 10, 6 10, S_0xde3cc0;
 .timescale 0 0;
S_0xde3030 .scope module, "writeback_stage" "WB" 3 186, 17 1, S_0xc88730;
 .timescale 0 0;
L_0xe4d1f0 .functor BUFZ 1, v0xde6bd0_0, C4<0>, C4<0>, C4<0>;
L_0xe4d250 .functor BUFZ 4, v0xde56a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0xe4d2b0 .functor BUFZ 16, v0xde4200_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0xde3120_0 .alias "MEM_WB_writeback", 0 0, v0xe2c480_0;
v0xde31a0_0 .alias "MEM_WB_writeback_data", 15 0, v0xe2bd80_0;
v0xde3220_0 .alias "MEM_WB_writeback_dest", 3 0, v0xe2bf10_0;
v0xde32a0_0 .alias "WB_ID_reg_write", 0 0, v0xe2c400_0;
v0xde3320_0 .alias "WB_ID_reg_write_data", 15 0, v0xe2c840_0;
v0xde33a0_0 .alias "WB_ID_reg_write_dest", 3 0, v0xe2c500_0;
v0xde3420_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde34a0_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xcd47d0 .scope module, "vonNeumannMemoryWithController" "UnifiedMemoryWithController" 3 188, 18 1, S_0xc88730;
 .timescale 0 0;
P_0xc49f68 .param/l "DCACHE_REFILL" 18 26, C4<11>;
P_0xc49f90 .param/l "DCACHE_WRITEBACK" 18 25, C4<10>;
P_0xc49fb8 .param/l "ICACHE_REFILL" 18 24, C4<01>;
P_0xc49fe0 .param/l "IDLE" 18 23, C4<00>;
v0xccbb10_0 .alias "DCache_line_addr", 13 0, v0xe279d0_0;
v0xde1570_0 .var "DCache_line_refill", 0 0;
v0xde1610_0 .var "DCache_line_refill_data", 63 0;
v0xde2620_0 .alias "DCache_miss", 0 0, v0xe27ea0_0;
v0xde26a0_0 .alias "DCache_read_data", 63 0, v0xe27f70_0;
v0xde2720_0 .alias "DCache_read_dirty", 0 0, v0xe27ff0_0;
v0xde27a0_0 .alias "DCache_read_tag", 7 0, v0xe28070_0;
v0xde2820_0 .var "FSM_next_state", 1 0;
v0xde28a0_0 .net "FSM_state", 1 0, v0xc4f7c0_0; 1 drivers
v0xde2920_0 .alias "ICache_line_addr", 13 0, v0xe29070_0;
v0xde29a0_0 .var "ICache_line_refill", 0 0;
v0xde2a20_0 .var "ICache_line_refill_data", 63 0;
v0xde2aa0_0 .alias "ICache_miss", 0 0, v0xe290f0_0;
v0xde2b20_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xde2c20_0 .var "mem_addr", 13 0;
v0xde2ca0_0 .var "mem_read", 0 0;
v0xde2ba0_0 .net "mem_read_data", 63 0, v0xcbf1d0_0; 1 drivers
v0xde2de0_0 .net "mem_ready", 0 0, v0xcbf270_0; 1 drivers
v0xde2f00_0 .var "mem_write", 0 0;
v0xcbf2f0_0 .var "mem_write_data", 63 0;
v0xde2e60_0 .alias "rst_n", 0 0, v0xe2db70_0;
E_0xcc3400/0 .event edge, v0xcbf1d0_0, v0xde26a0_0, v0xc4f7c0_0, v0xde2620_0;
E_0xcc3400/1 .event edge, v0xde2720_0, v0xde27a0_0, v0xccbb10_0, v0xde2aa0_0;
E_0xcc3400/2 .event edge, v0xde2920_0, v0xcbf270_0;
E_0xcc3400 .event/or E_0xcc3400/0, E_0xcc3400/1, E_0xcc3400/2;
S_0xc84e10 .scope module, "vonNeumannMemory" "unified_mem" 18 28, 19 2, S_0xcd47d0;
 .timescale 0 0;
P_0xc84f08 .param/l "IDLE" 19 21, C4<00>;
P_0xc84f30 .param/l "READ" 19 23, C4<10>;
P_0xc84f58 .param/l "WRITE" 19 22, C4<01>;
v0xc7da70_0 .net "addr", 13 0, v0xde2c20_0; 1 drivers
v0xc82e80_0 .var "addr_capture", 13 0;
v0xc82f20_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xc82fd0_0 .var "clr_cnt", 0 0;
v0xc83050_0 .var "int_re", 0 0;
v0xc7f770_0 .var "int_we", 0 0;
v0xc7f850 .array "mem", 65535 0, 15 0;
v0xc7f8d0_0 .var "nxt_state", 1 0;
v0xcbf1d0_0 .var "rd_data", 63 0;
v0xcbf270_0 .var "rdy", 0 0;
v0xcbf370_0 .net "re", 0 0, v0xde2ca0_0; 1 drivers
v0xccb990_0 .alias "rst_n", 0 0, v0xe2db70_0;
v0xccba10_0 .var "state", 1 0;
v0xccba90_0 .var "wait_state_cnt", 1 0;
v0xde1360_0 .net "wdata", 63 0, v0xcbf2f0_0; 1 drivers
v0xde1400_0 .net "we", 0 0, v0xde2f00_0; 1 drivers
E_0xc7d910 .event edge, v0xccba90_0, v0xde1400_0, v0xcbf370_0, v0xccba10_0;
E_0xc7d970 .event edge, v0xc83050_0, v0xc53350_0;
E_0xc7d9c0 .event edge, v0xc7f770_0, v0xc53350_0;
E_0xc7da10 .event posedge, v0xc53350_0;
S_0xc4a0f0 .scope module, "FSM_state_reg" "dff" 18 29, 6 1, S_0xcd47d0;
 .timescale 0 0;
P_0xc4f5f8 .param/l "DEFAULT_VALUE" 6 4, C4<00>;
P_0xc4f620 .param/l "NO_RESET" 6 3, +C4<0>;
P_0xc4f648 .param/l "WIDTH" 6 2, +C4<010>;
v0xc53350_0 .alias "clk", 0 0, v0xe2d8d0_0;
v0xc53410_0 .net "d", 1 0, v0xde2820_0; 1 drivers
v0xc4f7c0_0 .var "q", 1 0;
v0xc84d60_0 .alias "rst_n", 0 0, v0xe2db70_0;
S_0xc53210 .scope generate, "genblk2" "genblk2" 6 10, 6 10, S_0xc4a0f0;
 .timescale 0 0;
E_0xc53300/0 .event negedge, v0xc84d60_0;
E_0xc53300/1 .event posedge, v0xc53350_0;
E_0xc53300 .event/or E_0xc53300/0, E_0xc53300/1;
S_0xcb3ba0 .scope generate, "genblk2" "genblk2" 3 85, 3 85, S_0xc88730;
 .timescale 0 0;
L_0xe28f00 .functor NOT 1, v0xe0fa00_0, C4<0>, C4<0>, C4<0>;
L_0xe25a40 .functor AND 1, L_0xe30a20, L_0xe28f00, C4<1>, C4<1>;
L_0xe29170 .functor NOT 1, v0xe0a600_0, C4<0>, C4<0>, C4<0>;
L_0xe29e90 .functor AND 1, L_0xe25a40, L_0xe29170, C4<1>, C4<1>;
L_0xe2a890 .functor NOT 1, v0xdf67e0_0, C4<0>, C4<0>, C4<0>;
L_0xe25ba0 .functor AND 1, L_0xe29e90, L_0xe2a890, C4<1>, C4<1>;
L_0xe2deb0 .functor NOT 1, v0xdf10a0_0, C4<0>, C4<0>, C4<0>;
L_0xe2e430 .functor AND 1, L_0xe25ba0, L_0xe2deb0, C4<1>, C4<1>;
L_0xe2e490 .functor NOT 1, v0xde6bd0_0, C4<0>, C4<0>, C4<0>;
L_0xe2e4f0 .functor AND 1, L_0xe2e430, L_0xe2e490, C4<1>, C4<1>;
v0xcb3c90_0 .net *"_s0", 0 0, L_0xe28f00; 1 drivers
v0xcb3d50_0 .net *"_s10", 0 0, L_0xe25ba0; 1 drivers
v0xcb23a0_0 .net *"_s12", 0 0, L_0xe2deb0; 1 drivers
v0xcc3380_0 .net *"_s14", 0 0, L_0xe2e430; 1 drivers
v0xcc3430_0 .net *"_s16", 0 0, L_0xe2e490; 1 drivers
v0xcc34d0_0 .net *"_s2", 0 0, L_0xe25a40; 1 drivers
v0xcc3570_0 .net *"_s4", 0 0, L_0xe29170; 1 drivers
v0xcd4690_0 .net *"_s6", 0 0, L_0xe29e90; 1 drivers
v0xcd4730_0 .net *"_s8", 0 0, L_0xe2a890; 1 drivers
S_0xc96820 .scope generate, "genblk4" "genblk4" 3 110, 3 110, S_0xc88730;
 .timescale 0 0;
L_0xe2e640 .functor AND 1, v0xe01eb0_0, v0xdf67e0_0, C4<1>, C4<1>;
L_0xe2e860 .functor AND 1, L_0xe2e640, L_0xe2e730, C4<1>, C4<1>;
L_0xe2e8c0 .functor AND 1, v0xe01eb0_0, v0xde6bd0_0, C4<1>, C4<1>;
L_0xe2e9c0 .functor AND 1, L_0xe2e8c0, L_0xe2e920, C4<1>, C4<1>;
L_0xe2ebf0 .functor AND 1, v0xdff420_0, v0xdf67e0_0, C4<1>, C4<1>;
L_0xe2ed80 .functor AND 1, L_0xe2ebf0, L_0xe2ece0, C4<1>, C4<1>;
L_0xe2ee30 .functor AND 1, v0xdff420_0, v0xde6bd0_0, C4<1>, C4<1>;
L_0xe2ef30 .functor AND 1, L_0xe2ee30, L_0xe2ee90, C4<1>, C4<1>;
L_0xe2f390 .functor AND 1, v0xe0a600_0, v0xde6bd0_0, C4<1>, C4<1>;
L_0xe2c170 .functor AND 1, L_0xe2f390, L_0xe2f500, C4<1>, C4<1>;
L_0xe2f830 .functor AND 1, v0xdf10a0_0, v0xde6bd0_0, C4<1>, C4<1>;
L_0xe2bf90 .functor AND 1, L_0xe2f830, L_0xe2f890, C4<1>, C4<1>;
v0xd50220_0 .net *"_s0", 0 0, L_0xe2e640; 1 drivers
v0xd697c0_0 .net *"_s10", 0 0, L_0xe2e9c0; 1 drivers
v0xd69860_0 .net *"_s12", 15 0, L_0xe2ea20; 1 drivers
v0xd69900_0 .net *"_s16", 0 0, L_0xe2ebf0; 1 drivers
v0xc7ba70_0 .net *"_s18", 0 0, L_0xe2ece0; 1 drivers
v0xc7bb10_0 .net *"_s2", 0 0, L_0xe2e730; 1 drivers
v0xc7bbb0_0 .net *"_s20", 0 0, L_0xe2ed80; 1 drivers
v0xc7bc50_0 .net *"_s22", 0 0, L_0xe2ee30; 1 drivers
v0xc86dc0_0 .net *"_s24", 0 0, L_0xe2ee90; 1 drivers
v0xc86e60_0 .net *"_s26", 0 0, L_0xe2ef30; 1 drivers
v0xc86f60_0 .net *"_s28", 15 0, L_0xe2f080; 1 drivers
v0xc94df0_0 .net *"_s32", 0 0, L_0xe2f390; 1 drivers
v0xc94f00_0 .net *"_s34", 0 0, L_0xe2f500; 1 drivers
v0xc94fa0_0 .net *"_s36", 0 0, L_0xe2c170; 1 drivers
v0xcab780_0 .net *"_s4", 0 0, L_0xe2e860; 1 drivers
v0xcab820_0 .net *"_s40", 0 0, L_0xe2f830; 1 drivers
v0xcab6e0_0 .net *"_s42", 0 0, L_0xe2f890; 1 drivers
v0xcb2320_0 .net *"_s44", 0 0, L_0xe2bf90; 1 drivers
v0xcab8a0_0 .net *"_s6", 0 0, L_0xe2e8c0; 1 drivers
v0xcb2440_0 .net *"_s8", 0 0, L_0xe2e920; 1 drivers
L_0xe2e730 .cmp/eq 4, v0xe00a30_0, v0xdf5050_0;
L_0xe2e920 .cmp/eq 4, v0xe00a30_0, v0xde56a0_0;
L_0xe2ea20 .functor MUXZ 16, v0xe124c0_0, v0xde4200_0, L_0xe2e9c0, C4<>;
L_0xe2eb50 .functor MUXZ 16, L_0xe2ea20, v0xdf3c40_0, L_0xe2e860, C4<>;
L_0xe2ece0 .cmp/eq 4, v0xdfe050_0, v0xdf5050_0;
L_0xe2ee90 .cmp/eq 4, v0xdfe050_0, v0xde56a0_0;
L_0xe2f080 .functor MUXZ 16, v0xe11010_0, v0xde4200_0, L_0xe2ef30, C4<>;
L_0xe2f200 .functor MUXZ 16, L_0xe2f080, v0xdf3c40_0, L_0xe2ed80, C4<>;
L_0xe2f500 .cmp/eq 4, v0xdfe050_0, v0xde56a0_0;
L_0xe2f6a0 .functor MUXZ 16, v0xe091a0_0, v0xde4200_0, L_0xe2c170, C4<>;
L_0xe2f890 .cmp/eq 4, v0xdee5c0_0, v0xde56a0_0;
L_0xe2fb40 .functor MUXZ 16, v0xdefc40_0, v0xde4200_0, L_0xe2bf90, C4<>;
    .scope S_0xe24c80;
T_0 ;
    %wait E_0xc53300;
    %load/v 8, v0xe24f30_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0xe24e90_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0xe24df0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xe24e90_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xe23460;
T_1 ;
    %wait E_0xe235a0;
    %load/v 8, v0xe242d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe244d0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xe23460;
T_2 ;
    %wait E_0xe23550;
    %load/v 8, v0xe24230_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v0xe24580_0, 0, 7;
T_2.2 ;
    %load/v 8, v0xe24580_0, 7;
    %mov 15, 0, 2;
   %cmpi/u 8, 64, 9;
    %jmp/0xz T_2.3, 5;
    %mov 8, 2, 72;
    %movi 80, 0, 2;
    %ix/getv 3, v0xe24580_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe24060, 8, 74;
t_0 ;
    %load/v 82, v0xe24580_0, 7;
    %mov 89, 0, 25;
    %addi 82, 1, 32;
    %set/v v0xe24580_0, 82, 7;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0xe23d30_0, 1;
    %inv 8, 1;
    %load/v 9, v0xe243f0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v0xe24610_0, 64;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.6, 4;
    %load/x1p 82, v0xe23c50_0, 8;
    %jmp T_2.7;
T_2.6 ;
    %mov 82, 2, 8;
T_2.7 ;
    %mov 72, 82, 8; Move signal select into place
    %load/v 80, v0xe24370_0, 1;
    %mov 81, 1, 1;
    %load/v 82, v0xe23c50_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0xe24060, 8, 74;
t_1 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xe23460;
T_3 ;
    %wait E_0xe23150;
    %load/v 8, v0xe23d30_0, 1;
    %load/v 9, v0xe23fc0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 82, v0xe23c50_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
    %load/av 8, v0xe24060, 74;
    %set/v v0xe23f40_0, 8, 74;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xe22880;
T_4 ;
    %wait E_0xc7da10;
    %load/v 8, v0xe229f0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xe22a90_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe21290;
T_5 ;
    %wait E_0xc53300;
    %load/v 8, v0xe21550_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %movi 8, 40960, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xe214a0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0xe21400_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xe214a0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe1a650;
T_6 ;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0xe1abf0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0xe1a650;
T_7 ;
    %wait E_0xe1a850;
    %load/v 8, v0xe1a8e0_0, 1;
    %load/v 9, v0xe1b170_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0xe1aa10_0, 4;
    %or/r 9, 9, 4;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0xe1a960_0, 16;
    %ix/getv 3, v0xe1aa10_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xe1abf0, 0, 8;
t_2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xe1a650;
T_8 ;
    %wait E_0xe1a800;
    %load/v 8, v0xe1a8e0_0, 1;
    %inv 8, 1;
    %load/v 9, v0xe1afc0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 3, v0xe1ad30_0;
    %load/av 8, v0xe1abf0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xe1acb0_0, 0, 8;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xe1a650;
T_9 ;
    %wait E_0xe1a7b0;
    %load/v 8, v0xe1a8e0_0, 1;
    %inv 8, 1;
    %load/v 9, v0xe1b060_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 3, v0xe1aec0_0;
    %load/av 8, v0xe1abf0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xe1ae20_0, 0, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xe1a650;
T_10 ;
    %wait E_0xe1a740;
    %movi 8, 1, 32;
    %set/v v0xe1ab70_0, 8, 32;
T_10.0 ;
    %load/v 8, v0xe1ab70_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 13 79 "$display", "R%1h = %h", v0xe1ab70_0, &A<v0xe1abf0, v0xe1ab70_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0xe1ab70_0, 32;
    %set/v v0xe1ab70_0, 8, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xe196f0;
T_11 ;
    %wait E_0xe1a560;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.0, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_11.1;
T_11.0 ;
    %mov 8, 2, 4;
T_11.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 3, 4;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_11.3, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_11.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_11.5, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_11.6, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_11.7, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_11.9, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_11.10, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_11.11, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_11.12, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_11.13, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_11.14, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_11.15, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_11.16, 6;
    %set/v v0xe1b5b0_0, 2, 3;
    %jmp T_11.18;
T_11.2 ;
    %movi 8, 1, 3;
    %set/v v0xe1b5b0_0, 8, 3;
    %jmp T_11.18;
T_11.3 ;
    %movi 8, 2, 3;
    %set/v v0xe1b5b0_0, 8, 3;
    %jmp T_11.18;
T_11.4 ;
    %movi 8, 3, 3;
    %set/v v0xe1b5b0_0, 8, 3;
    %jmp T_11.18;
T_11.5 ;
    %movi 8, 4, 3;
    %set/v v0xe1b5b0_0, 8, 3;
    %jmp T_11.18;
T_11.6 ;
    %movi 8, 5, 3;
    %set/v v0xe1b5b0_0, 8, 3;
    %jmp T_11.18;
T_11.7 ;
    %movi 8, 6, 3;
    %set/v v0xe1b5b0_0, 8, 3;
    %jmp T_11.18;
T_11.8 ;
    %set/v v0xe1b5b0_0, 1, 3;
    %jmp T_11.18;
T_11.9 ;
    %set/v v0xe1b5b0_0, 1, 3;
    %jmp T_11.18;
T_11.10 ;
    %set/v v0xe1b5b0_0, 0, 3;
    %jmp T_11.18;
T_11.11 ;
    %set/v v0xe1b5b0_0, 0, 3;
    %jmp T_11.18;
T_11.12 ;
    %set/v v0xe1b5b0_0, 0, 3;
    %jmp T_11.18;
T_11.13 ;
    %set/v v0xe1b5b0_0, 0, 3;
    %jmp T_11.18;
T_11.14 ;
    %set/v v0xe1b5b0_0, 0, 3;
    %jmp T_11.18;
T_11.15 ;
    %set/v v0xe1b5b0_0, 0, 3;
    %jmp T_11.18;
T_11.16 ;
    %set/v v0xe1b5b0_0, 0, 3;
    %jmp T_11.18;
T_11.18 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xe196f0;
T_12 ;
    %wait E_0xe1a560;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.0, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.1;
T_12.0 ;
    %mov 8, 2, 4;
T_12.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 10, 4;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_12.3, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_12.4, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_12.5, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_12.6, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_12.7, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_12.8, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_12.9, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_12.10, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_12.11, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_12.12, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_12.13, 6;
    %set/v v0xe20250_0, 2, 4;
    %jmp T_12.15;
T_12.2 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.16, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.17;
T_12.16 ;
    %mov 8, 2, 4;
T_12.17 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.3 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.18, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.19;
T_12.18 ;
    %mov 8, 2, 4;
T_12.19 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.4 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.20, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.21;
T_12.20 ;
    %mov 8, 2, 4;
T_12.21 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.5 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.22, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.23;
T_12.22 ;
    %mov 8, 2, 4;
T_12.23 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.6 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.24, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.25;
T_12.24 ;
    %mov 8, 2, 4;
T_12.25 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.7 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.26, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.27;
T_12.26 ;
    %mov 8, 2, 4;
T_12.27 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.8 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.28, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.29;
T_12.28 ;
    %mov 8, 2, 4;
T_12.29 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.9 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.30, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.31;
T_12.30 ;
    %mov 8, 2, 4;
T_12.31 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.10 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.32, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.33;
T_12.32 ;
    %mov 8, 2, 4;
T_12.33 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.11 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.34, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.35;
T_12.34 ;
    %mov 8, 2, 4;
T_12.35 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.12 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.36, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.37;
T_12.36 ;
    %mov 8, 2, 4;
T_12.37 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.13 ;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.38, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_12.39;
T_12.38 ;
    %mov 8, 2, 4;
T_12.39 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20250_0, 8, 4;
    %jmp T_12.15;
T_12.15 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xe196f0;
T_13 ;
    %wait E_0xe1a560;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.0, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_13.1;
T_13.0 ;
    %mov 8, 2, 4;
T_13.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 9, 4;
    %jmp/1 T_13.2, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_13.3, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_13.4, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_13.5, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_13.6, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_13.7, 6;
    %set/v v0xe20350_0, 2, 4;
    %jmp T_13.9;
T_13.2 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.10, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_13.11;
T_13.10 ;
    %mov 8, 2, 4;
T_13.11 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20350_0, 8, 4;
    %jmp T_13.9;
T_13.3 ;
    %load/v 8, v0xe1c600_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20350_0, 8, 4;
    %jmp T_13.9;
T_13.4 ;
    %load/v 8, v0xe1c600_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20350_0, 8, 4;
    %jmp T_13.9;
T_13.5 ;
    %load/v 8, v0xe1c600_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20350_0, 8, 4;
    %jmp T_13.9;
T_13.6 ;
    %load/v 8, v0xe1c600_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20350_0, 8, 4;
    %jmp T_13.9;
T_13.7 ;
    %load/v 8, v0xe1c600_0, 4; Only need 4 of 16 bits
; Save base=8 wid=4 in lookaside.
    %set/v v0xe20350_0, 8, 4;
    %jmp T_13.9;
T_13.9 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xe196f0;
T_14 ;
    %wait E_0xe1a600;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.0, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_14.1;
T_14.0 ;
    %mov 8, 2, 4;
T_14.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_14.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_14.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_14.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_14.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_14.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_14.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_14.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_14.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_14.10, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_14.11, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_14.12, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_14.13, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_14.14, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_14.15, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_14.16, 6;
    %set/v v0xe1bba0_0, 2, 16;
    %jmp T_14.18;
T_14.2 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.3 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.4 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.5 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.6 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.7 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.8 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.9 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.10 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.11 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.12 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.13 ;
    %load/v 8, v0xe201d0_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.14 ;
    %load/v 8, v0xe1c600_0, 8; Select 8 out of 16 bits
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.19, 4;
    %load/x1p 32, v0xe1c600_0, 1;
    %jmp T_14.20;
T_14.19 ;
    %mov 32, 2, 1;
T_14.20 ;
    %mov 24, 32, 1; Move signal select into place
    %mov 31, 24, 1; Repetition 8
    %mov 30, 24, 1; Repetition 7
    %mov 29, 24, 1; Repetition 6
    %mov 28, 24, 1; Repetition 5
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 16, 24, 8;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.15 ;
    %load/v 8, v0xe1c360_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.16 ;
    %load/v 8, v0xe1c360_0, 16;
    %set/v v0xe1bba0_0, 8, 16;
    %jmp T_14.18;
T_14.18 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xe196f0;
T_15 ;
    %wait E_0xe1a5b0;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.0, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_15.1;
T_15.0 ;
    %mov 8, 2, 4;
T_15.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_15.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_15.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_15.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_15.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_15.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_15.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_15.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_15.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_15.10, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_15.11, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_15.12, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_15.13, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_15.14, 6;
    %set/v v0xe1bd80_0, 2, 16;
    %jmp T_15.16;
T_15.2 ;
    %load/v 8, v0xe202d0_0, 16;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.3 ;
    %load/v 8, v0xe202d0_0, 16;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.4 ;
    %load/v 8, v0xe202d0_0, 16;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.5 ;
    %load/v 8, v0xe202d0_0, 16;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.6 ;
    %load/v 8, v0xe202d0_0, 16;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.7 ;
    %load/v 8, v0xe1c600_0, 4; Select 4 out of 16 bits
    %mov 12, 2, 12;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.8 ;
    %load/v 8, v0xe1c600_0, 4; Select 4 out of 16 bits
    %mov 12, 2, 12;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.9 ;
    %load/v 8, v0xe1c600_0, 4; Select 4 out of 16 bits
    %mov 12, 2, 12;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.10 ;
    %load/v 8, v0xe1c600_0, 4; Select 4 out of 16 bits
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.17, 4;
    %load/x1p 36, v0xe1c600_0, 1;
    %jmp T_15.18;
T_15.17 ;
    %mov 36, 2, 1;
T_15.18 ;
    %mov 24, 36, 1; Move signal select into place
    %mov 35, 24, 1; Repetition 12
    %mov 34, 24, 1; Repetition 11
    %mov 33, 24, 1; Repetition 10
    %mov 32, 24, 1; Repetition 9
    %mov 31, 24, 1; Repetition 8
    %mov 30, 24, 1; Repetition 7
    %mov 29, 24, 1; Repetition 6
    %mov 28, 24, 1; Repetition 5
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 12, 24, 12;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.11 ;
    %load/v 8, v0xe1c600_0, 4; Select 4 out of 16 bits
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.19, 4;
    %load/x1p 36, v0xe1c600_0, 1;
    %jmp T_15.20;
T_15.19 ;
    %mov 36, 2, 1;
T_15.20 ;
    %mov 24, 36, 1; Move signal select into place
    %mov 35, 24, 1; Repetition 12
    %mov 34, 24, 1; Repetition 11
    %mov 33, 24, 1; Repetition 10
    %mov 32, 24, 1; Repetition 9
    %mov 31, 24, 1; Repetition 8
    %mov 30, 24, 1; Repetition 7
    %mov 29, 24, 1; Repetition 6
    %mov 28, 24, 1; Repetition 5
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 12, 24, 12;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.12 ;
    %load/v 8, v0xe1c600_0, 8; Select 8 out of 16 bits
    %mov 16, 2, 8;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.13 ;
    %load/v 8, v0xe1c600_0, 9; Select 9 out of 16 bits
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.21, 4;
    %load/x1p 31, v0xe1c600_0, 1;
    %jmp T_15.22;
T_15.21 ;
    %mov 31, 2, 1;
T_15.22 ;
    %mov 24, 31, 1; Move signal select into place
    %mov 30, 24, 1; Repetition 7
    %mov 29, 24, 1; Repetition 6
    %mov 28, 24, 1; Repetition 5
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 17, 24, 7;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.14 ;
    %load/v 8, v0xe1c600_0, 12; Select 12 out of 16 bits
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.23, 4;
    %load/x1p 28, v0xe1c600_0, 1;
    %jmp T_15.24;
T_15.23 ;
    %mov 28, 2, 1;
T_15.24 ;
    %mov 24, 28, 1; Move signal select into place
    %mov 27, 24, 1; Repetition 4
    %mov 26, 24, 1; Repetition 3
    %mov 25, 24, 1; Repetition 2
    %mov 20, 24, 4;
    %set/v v0xe1bd80_0, 8, 16;
    %jmp T_15.16;
T_15.16 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0xe196f0;
T_16 ;
    %wait E_0xe1a560;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.0, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.1;
T_16.0 ;
    %mov 8, 2, 4;
T_16.1 ;
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_16.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_16.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_16.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_16.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_16.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_16.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_16.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_16.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_16.10, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_16.11, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_16.12, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_16.13, 6;
    %set/v v0xe1c2e0_0, 2, 4;
    %jmp T_16.15;
T_16.2 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.16, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.17;
T_16.16 ;
    %mov 8, 2, 4;
T_16.17 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe1c2e0_0, 8, 4;
    %jmp T_16.15;
T_16.3 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.18, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.19;
T_16.18 ;
    %mov 8, 2, 4;
T_16.19 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe1c2e0_0, 8, 4;
    %jmp T_16.15;
T_16.4 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.20, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.21;
T_16.20 ;
    %mov 8, 2, 4;
T_16.21 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe1c2e0_0, 8, 4;
    %jmp T_16.15;
T_16.5 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.22, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.23;
T_16.22 ;
    %mov 8, 2, 4;
T_16.23 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe1c2e0_0, 8, 4;
    %jmp T_16.15;
T_16.6 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.24, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.25;
T_16.24 ;
    %mov 8, 2, 4;
T_16.25 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe1c2e0_0, 8, 4;
    %jmp T_16.15;
T_16.7 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.26, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.27;
T_16.26 ;
    %mov 8, 2, 4;
T_16.27 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe1c2e0_0, 8, 4;
    %jmp T_16.15;
T_16.8 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.28, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.29;
T_16.28 ;
    %mov 8, 2, 4;
T_16.29 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe1c2e0_0, 8, 4;
    %jmp T_16.15;
T_16.9 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.30, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.31;
T_16.30 ;
    %mov 8, 2, 4;
T_16.31 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe1c2e0_0, 8, 4;
    %jmp T_16.15;
T_16.10 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.32, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.33;
T_16.32 ;
    %mov 8, 2, 4;
T_16.33 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe1c2e0_0, 8, 4;
    %jmp T_16.15;
T_16.11 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.34, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.35;
T_16.34 ;
    %mov 8, 2, 4;
T_16.35 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe1c2e0_0, 8, 4;
    %jmp T_16.15;
T_16.12 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.36, 4;
    %load/x1p 8, v0xe1c600_0, 4;
    %jmp T_16.37;
T_16.36 ;
    %mov 8, 2, 4;
T_16.37 ;
; Save base=8 wid=4 in lookaside.
    %set/v v0xe1c2e0_0, 8, 4;
    %jmp T_16.15;
T_16.13 ;
    %set/v v0xe1c2e0_0, 1, 4;
    %jmp T_16.15;
T_16.15 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xe18c30;
T_17 ;
    %wait E_0xc7da10;
    %load/v 8, v0xe18da0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xe18e40_0, 0, 8;
    %jmp T_17;
    .thread T_17;
    .scope S_0xe177e0;
T_18 ;
    %wait E_0xc7da10;
    %load/v 8, v0xe17950_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe179f0_0, 0, 8;
    %jmp T_18;
    .thread T_18;
    .scope S_0xe16220;
T_19 ;
    %wait E_0xc53300;
    %load/v 8, v0xe164b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe16430_0, 0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0xe16390_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe16430_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xe14c60;
T_20 ;
    %wait E_0xc53300;
    %load/v 8, v0xe14ef0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe14e70_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0xe14dd0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe14e70_0, 0, 8;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xe136e0;
T_21 ;
    %wait E_0xc53300;
    %load/v 8, v0xe13970_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe138f0_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0xe13850_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe138f0_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xe122b0;
T_22 ;
    %wait E_0xc7da10;
    %load/v 8, v0xe12420_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xe124c0_0, 0, 8;
    %jmp T_22;
    .thread T_22;
    .scope S_0xe10e00;
T_23 ;
    %wait E_0xc7da10;
    %load/v 8, v0xe10f70_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xe11010_0, 0, 8;
    %jmp T_23;
    .thread T_23;
    .scope S_0xe0f7f0;
T_24 ;
    %wait E_0xc53300;
    %load/v 8, v0xe0fa80_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe0fa00_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0xe0f960_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe0fa00_0, 0, 8;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xe0e390;
T_25 ;
    %wait E_0xc7da10;
    %load/v 8, v0xe0e500_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe0e5a0_0, 0, 8;
    %jmp T_25;
    .thread T_25;
    .scope S_0xe0cf40;
T_26 ;
    %wait E_0xc7da10;
    %load/v 8, v0xe0d0b0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe0d150_0, 0, 8;
    %jmp T_26;
    .thread T_26;
    .scope S_0xe0b980;
T_27 ;
    %wait E_0xc53300;
    %load/v 8, v0xe0bc10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe0bb90_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0xe0baf0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe0bb90_0, 0, 8;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xe0a3f0;
T_28 ;
    %wait E_0xc53300;
    %load/v 8, v0xe0a680_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe0a600_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0xe0a560_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe0a600_0, 0, 8;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xe08f90;
T_29 ;
    %wait E_0xc7da10;
    %load/v 8, v0xe09100_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xe091a0_0, 0, 8;
    %jmp T_29;
    .thread T_29;
    .scope S_0xe07180;
T_30 ;
    %wait E_0xc53300;
    %load/v 8, v0xdf5780_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf5700_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0xdf5660_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf5700_0, 0, 8;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xe05d20;
T_31 ;
    %wait E_0xc7da10;
    %load/v 8, v0xe05e90_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0xe05f30_0, 0, 8;
    %jmp T_31;
    .thread T_31;
    .scope S_0xe04730;
T_32 ;
    %wait E_0xc53300;
    %load/v 8, v0xe049f0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe04940_0, 0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0xe048a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe04940_0, 0, 8;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0xe03280;
T_33 ;
    %wait E_0xc53300;
    %load/v 8, v0xe03510_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe03490_0, 0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v0xe033f0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe03490_0, 0, 8;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xe01ca0;
T_34 ;
    %wait E_0xc7da10;
    %load/v 8, v0xe01e10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe01eb0_0, 0, 8;
    %jmp T_34;
    .thread T_34;
    .scope S_0xe00820;
T_35 ;
    %wait E_0xc7da10;
    %load/v 8, v0xe00990_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xe00a30_0, 0, 8;
    %jmp T_35;
    .thread T_35;
    .scope S_0xdff210;
T_36 ;
    %wait E_0xc7da10;
    %load/v 8, v0xdff380_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdff420_0, 0, 8;
    %jmp T_36;
    .thread T_36;
    .scope S_0xdfde40;
T_37 ;
    %wait E_0xc7da10;
    %load/v 8, v0xdfdfb0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xdfe050_0, 0, 8;
    %jmp T_37;
    .thread T_37;
    .scope S_0xdf9a60;
T_38 ;
    %wait E_0xc53300;
    %load/v 8, v0xdf9d10_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_38.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf9c70_0, 0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/v 8, v0xdf9bd0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf9c70_0, 0, 8;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xdf8e20;
T_39 ;
    %wait E_0xc53300;
    %load/v 8, v0xdf90d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_39.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf9030_0, 0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/v 8, v0xdf8f90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf9030_0, 0, 8;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xdf81e0;
T_40 ;
    %wait E_0xc53300;
    %load/v 8, v0xdf8490_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_40.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf83f0_0, 0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/v 8, v0xdf8350_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf83f0_0, 0, 8;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0xdf71c0;
T_41 ;
    %wait E_0xdf7c20;
    %load/v 8, v0xdfa880_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_41.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_41.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_41.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_41.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_41.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_41.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_41.6, 6;
    %load/v 8, v0xdfaf80_0, 16;
    %set/v v0xdfcd60_0, 8, 16;
    %jmp T_41.8;
T_41.0 ;
    %load/v 8, v0xdfd0d0_0, 16;
    %set/v v0xdfcd60_0, 8, 16;
    %jmp T_41.8;
T_41.1 ;
    %load/v 8, v0xdfaf80_0, 16;
    %load/v 24, v0xdfb000_0, 16;
    %and 8, 24, 16;
    %set/v v0xdfcd60_0, 8, 16;
    %jmp T_41.8;
T_41.2 ;
    %load/v 8, v0xdfaf80_0, 16;
    %load/v 24, v0xdfb000_0, 16;
    %or 8, 24, 16;
    %inv 8, 16;
    %set/v v0xdfcd60_0, 8, 16;
    %jmp T_41.8;
T_41.3 ;
    %load/v 8, v0xdfaf80_0, 16;
    %load/v 24, v0xdfb000_0, 4; Only need 4 of 16 bits
; Save base=24 wid=4 in lookaside.
    %ix/get 0, 24, 4;
    %shiftl/i0  8, 16;
    %set/v v0xdfcd60_0, 8, 16;
    %jmp T_41.8;
T_41.4 ;
    %load/v 8, v0xdfaf80_0, 16;
    %load/v 24, v0xdfb000_0, 4; Only need 4 of 16 bits
; Save base=24 wid=4 in lookaside.
    %ix/get 0, 24, 4;
    %shiftr/i0  8, 16;
    %set/v v0xdfcd60_0, 8, 16;
    %jmp T_41.8;
T_41.5 ;
    %load/v 8, v0xdfaf80_0, 16;
    %load/v 24, v0xdfb000_0, 4; Only need 4 of 16 bits
; Save base=24 wid=4 in lookaside.
    %ix/get 0, 24, 4;
    %shiftr/s/i0  8, 16;
    %set/v v0xdfcd60_0, 8, 16;
    %jmp T_41.8;
T_41.6 ;
    %load/v 8, v0xdfaf80_0, 8; Select 8 out of 16 bits
    %load/v 16, v0xdfb000_0, 8; Select 8 out of 16 bits
    %set/v v0xdfcd60_0, 8, 16;
    %jmp T_41.8;
T_41.8 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xdf71c0;
T_42 ;
    %wait E_0xdf7050;
    %load/v 8, v0xdfa9e0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_42.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_42.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_42.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_42.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_42.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_42.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_42.6, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_42.7, 6;
    %set/v v0xdfce00_0, 2, 1;
    %jmp T_42.9;
T_42.0 ;
    %load/v 8, v0xdfb5f0_0, 1;
    %inv 8, 1;
    %set/v v0xdfce00_0, 8, 1;
    %jmp T_42.9;
T_42.1 ;
    %load/v 8, v0xdfb5f0_0, 1;
    %set/v v0xdfce00_0, 8, 1;
    %jmp T_42.9;
T_42.2 ;
    %load/v 8, v0xdfb5f0_0, 1;
    %inv 8, 1;
    %load/v 9, v0xdfb460_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0xdfce00_0, 8, 1;
    %jmp T_42.9;
T_42.3 ;
    %load/v 8, v0xdfb460_0, 1;
    %set/v v0xdfce00_0, 8, 1;
    %jmp T_42.9;
T_42.4 ;
    %load/v 8, v0xdfb460_0, 1;
    %inv 8, 1;
    %set/v v0xdfce00_0, 8, 1;
    %jmp T_42.9;
T_42.5 ;
    %load/v 8, v0xdfb5f0_0, 1;
    %load/v 9, v0xdfb460_0, 1;
    %or 8, 9, 1;
    %set/v v0xdfce00_0, 8, 1;
    %jmp T_42.9;
T_42.6 ;
    %load/v 8, v0xdfb690_0, 1;
    %set/v v0xdfce00_0, 8, 1;
    %jmp T_42.9;
T_42.7 ;
    %set/v v0xdfce00_0, 1, 1;
    %jmp T_42.9;
T_42.9 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0xdf65d0;
T_43 ;
    %wait E_0xc53300;
    %load/v 8, v0xdf6890_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_43.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf67e0_0, 0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/v 8, v0xdf6740_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf67e0_0, 0, 8;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xdf4e40;
T_44 ;
    %wait E_0xc7da10;
    %load/v 8, v0xdf4fb0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xdf5050_0, 0, 8;
    %jmp T_44;
    .thread T_44;
    .scope S_0xdf3a30;
T_45 ;
    %wait E_0xc7da10;
    %load/v 8, v0xdf3ba0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xdf3c40_0, 0, 8;
    %jmp T_45;
    .thread T_45;
    .scope S_0xdf2420;
T_46 ;
    %wait E_0xc53300;
    %load/v 8, v0xdf26b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_46.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf2630_0, 0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/v 8, v0xdf2590_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf2630_0, 0, 8;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xdf0e90;
T_47 ;
    %wait E_0xc53300;
    %load/v 8, v0xdf1120_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_47.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf10a0_0, 0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/v 8, v0xdf1000_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xdf10a0_0, 0, 8;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0xdefa30;
T_48 ;
    %wait E_0xc7da10;
    %load/v 8, v0xdefba0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xdefc40_0, 0, 8;
    %jmp T_48;
    .thread T_48;
    .scope S_0xdee3b0;
T_49 ;
    %wait E_0xc7da10;
    %load/v 8, v0xdee520_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xdee5c0_0, 0, 8;
    %jmp T_49;
    .thread T_49;
    .scope S_0xde7520;
T_50 ;
    %wait E_0xde7640;
    %load/v 8, v0xde8330_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xde8530_0, 0, 8;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xde7520;
T_51 ;
    %wait E_0xde7610;
    %load/v 8, v0xde82b0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_51.0, 8;
    %set/v v0xde85d0_0, 0, 7;
T_51.2 ;
    %load/v 8, v0xde85d0_0, 7;
    %mov 15, 0, 2;
   %cmpi/u 8, 64, 9;
    %jmp/0xz T_51.3, 5;
    %mov 8, 2, 72;
    %movi 80, 0, 2;
    %ix/getv 3, v0xde85d0_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0xde80f0, 8, 74;
t_3 ;
    %load/v 82, v0xde85d0_0, 7;
    %mov 89, 0, 25;
    %addi 82, 1, 32;
    %set/v v0xde85d0_0, 82, 7;
    %jmp T_51.2;
T_51.3 ;
    %jmp T_51.1;
T_51.0 ;
    %load/v 8, v0xde7dd0_0, 1;
    %inv 8, 1;
    %load/v 9, v0xde84a0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_51.4, 8;
    %load/v 8, v0xde8690_0, 64;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_51.6, 4;
    %load/x1p 82, v0xde7cf0_0, 8;
    %jmp T_51.7;
T_51.6 ;
    %mov 82, 2, 8;
T_51.7 ;
    %mov 72, 82, 8; Move signal select into place
    %load/v 80, v0xde8400_0, 1;
    %mov 81, 1, 1;
    %load/v 82, v0xde7cf0_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0xde80f0, 8, 74;
t_4 ;
T_51.4 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xde7520;
T_52 ;
    %wait E_0xde7290;
    %load/v 8, v0xde7dd0_0, 1;
    %load/v 9, v0xde8070_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_52.0, 8;
    %load/v 82, v0xde7cf0_0, 6; Only need 6 of 14 bits
; Save base=82 wid=6 in lookaside.
    %ix/get 3, 82, 6;
    %load/av 8, v0xde80f0, 74;
    %set/v v0xde7ff0_0, 8, 74;
T_52.0 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0xde69c0;
T_53 ;
    %wait E_0xc53300;
    %load/v 8, v0xde6c50_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_53.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0xde6bd0_0, 0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/v 8, v0xde6b30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xde6bd0_0, 0, 8;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0xde5490;
T_54 ;
    %wait E_0xc7da10;
    %load/v 8, v0xde5600_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0xde56a0_0, 0, 8;
    %jmp T_54;
    .thread T_54;
    .scope S_0xde3f60;
T_55 ;
    %wait E_0xc7da10;
    %load/v 8, v0xde4160_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0xde4200_0, 0, 8;
    %jmp T_55;
    .thread T_55;
    .scope S_0xc84e10;
T_56 ;
    %vpi_call 19 34 "$readmemh", "instr.hex", v0xc7f850;
    %end;
    .thread T_56;
    .scope S_0xc84e10;
T_57 ;
    %wait E_0xc7da10;
    %load/v 8, v0xcbf370_0, 1;
    %load/v 9, v0xde1400_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_57.0, 8;
    %load/v 8, v0xc7da70_0, 14;
    %ix/load 0, 14, 0;
    %assign/v0 v0xc82e80_0, 0, 8;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0xc84e10;
T_58 ;
    %wait E_0xc7d9c0;
    %load/v 8, v0xc82f20_0, 1;
    %load/v 9, v0xc7f770_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_58.0, 8;
    %load/v 8, v0xde1360_0, 16; Only need 16 of 64 bits
; Save base=8 wid=16 in lookaside.
    %mov 24, 0, 2;
    %load/v 26, v0xc82e80_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_5, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xc7f850, 0, 8;
t_5 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_58.2, 4;
    %load/x1p 8, v0xde1360_0, 16;
    %jmp T_58.3;
T_58.2 ;
    %mov 8, 2, 16;
T_58.3 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 1, 2;
    %mov 24, 40, 2;
    %load/v 26, v0xc82e80_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_6, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xc7f850, 0, 8;
t_6 ;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_58.4, 4;
    %load/x1p 8, v0xde1360_0, 16;
    %jmp T_58.5;
T_58.4 ;
    %mov 8, 2, 16;
T_58.5 ;
; Save base=8 wid=16 in lookaside.
    %movi 40, 2, 2;
    %mov 24, 40, 2;
    %load/v 26, v0xc82e80_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_7, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xc7f850, 0, 8;
t_7 ;
    %ix/load 1, 48, 0;
    %mov 4, 0, 1;
    %jmp/1 T_58.6, 4;
    %load/x1p 8, v0xde1360_0, 16;
    %jmp T_58.7;
T_58.6 ;
    %mov 8, 2, 16;
T_58.7 ;
; Save base=8 wid=16 in lookaside.
    %mov 24, 1, 2;
    %load/v 26, v0xc82e80_0, 14;
    %ix/get 3, 24, 16;
    %jmp/1 t_8, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0xc7f850, 0, 8;
t_8 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0xc84e10;
T_59 ;
    %wait E_0xc7d970;
    %load/v 8, v0xc82f20_0, 1;
    %load/v 9, v0xc83050_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_59.0, 8;
    %mov 72, 0, 2;
    %load/v 74, v0xc82e80_0, 14;
    %ix/get 3, 72, 16;
    %load/av 8, v0xc7f850, 16;
    %movi 88, 1, 2;
    %mov 72, 88, 2;
    %load/v 74, v0xc82e80_0, 14;
    %ix/get 3, 72, 16;
    %load/av 24, v0xc7f850, 16;
    %movi 90, 2, 2;
    %mov 72, 90, 2;
    %load/v 74, v0xc82e80_0, 14;
    %ix/get 3, 72, 16;
    %load/av 40, v0xc7f850, 16;
    %mov 72, 1, 2;
    %load/v 74, v0xc82e80_0, 14;
    %ix/get 3, 72, 16;
    %load/av 56, v0xc7f850, 16;
    %set/v v0xcbf1d0_0, 8, 64;
T_59.0 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0xc84e10;
T_60 ;
    %wait E_0xc53300;
    %load/v 8, v0xccb990_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_60.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xccba10_0, 0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/v 8, v0xc7f8d0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xccba10_0, 0, 8;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0xc84e10;
T_61 ;
    %wait E_0xc53300;
    %load/v 8, v0xccb990_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_61.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xccba90_0, 0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/v 8, v0xc82fd0_0, 1;
    %jmp/0xz  T_61.2, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xccba90_0, 0, 0;
    %jmp T_61.3;
T_61.2 ;
    %load/v 8, v0xccba90_0, 2;
    %mov 10, 0, 30;
    %addi 8, 1, 32;
    %ix/load 0, 2, 0;
    %assign/v0 v0xccba90_0, 0, 8;
T_61.3 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0xc84e10;
T_62 ;
    %wait E_0xc7d910;
    %set/v v0xc82fd0_0, 1, 1;
    %set/v v0xc7f770_0, 0, 1;
    %set/v v0xc83050_0, 0, 1;
    %set/v v0xc7f8d0_0, 0, 2;
    %load/v 8, v0xccba10_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_62.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_62.1, 6;
    %load/v 8, v0xccba90_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_62.4, 8;
    %set/v v0xc83050_0, 1, 1;
    %set/v v0xcbf270_0, 1, 1;
    %jmp T_62.5;
T_62.4 ;
    %set/v v0xc82fd0_0, 0, 1;
    %set/v v0xcbf270_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0xc7f8d0_0, 8, 2;
T_62.5 ;
    %jmp T_62.3;
T_62.0 ;
    %load/v 8, v0xde1400_0, 1;
    %jmp/0xz  T_62.6, 8;
    %set/v v0xc82fd0_0, 0, 1;
    %set/v v0xcbf270_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0xc7f8d0_0, 8, 2;
    %jmp T_62.7;
T_62.6 ;
    %load/v 8, v0xcbf370_0, 1;
    %jmp/0xz  T_62.8, 8;
    %set/v v0xc82fd0_0, 0, 1;
    %set/v v0xcbf270_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0xc7f8d0_0, 8, 2;
    %jmp T_62.9;
T_62.8 ;
    %set/v v0xcbf270_0, 1, 1;
T_62.9 ;
T_62.7 ;
    %jmp T_62.3;
T_62.1 ;
    %load/v 8, v0xccba90_0, 2;
    %and/r 8, 8, 2;
    %jmp/0xz  T_62.10, 8;
    %set/v v0xc7f770_0, 1, 1;
    %set/v v0xcbf270_0, 1, 1;
    %jmp T_62.11;
T_62.10 ;
    %set/v v0xc82fd0_0, 0, 1;
    %set/v v0xcbf270_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0xc7f8d0_0, 8, 2;
T_62.11 ;
    %jmp T_62.3;
T_62.3 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0xc53210;
T_63 ;
    %wait E_0xc53300;
    %load/v 8, v0xc84d60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_63.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0xc4f7c0_0, 0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/v 8, v0xc53410_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0xc4f7c0_0, 0, 8;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0xcd47d0;
T_64 ;
    %wait E_0xcc3400;
    %set/v v0xde29a0_0, 0, 1;
    %set/v v0xde1570_0, 0, 1;
    %load/v 8, v0xde2ba0_0, 64;
    %set/v v0xde2a20_0, 8, 64;
    %load/v 8, v0xde2ba0_0, 64;
    %set/v v0xde1610_0, 8, 64;
    %load/v 8, v0xde26a0_0, 64;
    %set/v v0xcbf2f0_0, 8, 64;
    %set/v v0xde2820_0, 0, 2;
    %load/v 8, v0xde28a0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_64.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_64.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_64.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_64.3, 6;
    %set/v v0xde2ca0_0, 0, 1;
    %set/v v0xde2f00_0, 0, 1;
    %set/v v0xde2820_0, 0, 2;
    %jmp T_64.5;
T_64.0 ;
    %load/v 8, v0xde2620_0, 1;
    %jmp/0xz  T_64.6, 8;
    %load/v 8, v0xde2720_0, 1;
    %jmp/0  T_64.8, 8;
    %load/v 9, v0xccbb10_0, 6; Select 6 out of 14 bits
    %load/v 15, v0xde27a0_0, 8;
    %jmp/1  T_64.10, 8;
T_64.8 ; End of true expr.
    %load/v 23, v0xccbb10_0, 14;
    %jmp/0  T_64.9, 8;
 ; End of false expr.
    %blend  9, 23, 14; Condition unknown.
    %jmp  T_64.10;
T_64.9 ;
    %mov 9, 23, 14; Return false value
T_64.10 ;
    %set/v v0xde2c20_0, 9, 14;
    %load/v 8, v0xde2720_0, 1;
    %inv 8, 1;
    %set/v v0xde2ca0_0, 8, 1;
    %load/v 8, v0xde2720_0, 1;
    %set/v v0xde2f00_0, 8, 1;
    %load/v 8, v0xde2720_0, 1;
    %jmp/0  T_64.11, 8;
    %movi 9, 2, 2;
    %jmp/1  T_64.13, 8;
T_64.11 ; End of true expr.
    %jmp/0  T_64.12, 8;
 ; End of false expr.
    %blend  9, 1, 2; Condition unknown.
    %jmp  T_64.13;
T_64.12 ;
    %mov 9, 1, 2; Return false value
T_64.13 ;
    %set/v v0xde2820_0, 9, 2;
    %jmp T_64.7;
T_64.6 ;
    %load/v 8, v0xde2aa0_0, 1;
    %jmp/0xz  T_64.14, 8;
    %load/v 8, v0xde2920_0, 14;
    %set/v v0xde2c20_0, 8, 14;
    %set/v v0xde2ca0_0, 1, 1;
    %set/v v0xde2f00_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0xde2820_0, 8, 2;
    %jmp T_64.15;
T_64.14 ;
    %set/v v0xde2ca0_0, 0, 1;
    %set/v v0xde2f00_0, 0, 1;
T_64.15 ;
T_64.7 ;
    %jmp T_64.5;
T_64.1 ;
    %load/v 8, v0xde2920_0, 14;
    %set/v v0xde2c20_0, 8, 14;
    %set/v v0xde2ca0_0, 1, 1;
    %set/v v0xde2f00_0, 0, 1;
    %load/v 8, v0xde2de0_0, 1;
    %jmp/0xz  T_64.16, 8;
    %set/v v0xde29a0_0, 1, 1;
    %jmp T_64.17;
T_64.16 ;
    %movi 8, 1, 2;
    %set/v v0xde2820_0, 8, 2;
T_64.17 ;
    %jmp T_64.5;
T_64.2 ;
    %load/v 8, v0xccbb10_0, 6; Select 6 out of 14 bits
    %load/v 14, v0xde27a0_0, 8;
    %set/v v0xde2c20_0, 8, 14;
    %set/v v0xde2ca0_0, 0, 1;
    %set/v v0xde2f00_0, 1, 1;
    %load/v 8, v0xde2de0_0, 1;
    %jmp/0xz  T_64.18, 8;
    %set/v v0xde2820_0, 1, 2;
    %jmp T_64.19;
T_64.18 ;
    %movi 8, 2, 2;
    %set/v v0xde2820_0, 8, 2;
T_64.19 ;
    %jmp T_64.5;
T_64.3 ;
    %load/v 8, v0xccbb10_0, 14;
    %set/v v0xde2c20_0, 8, 14;
    %set/v v0xde2ca0_0, 1, 1;
    %set/v v0xde2f00_0, 0, 1;
    %load/v 8, v0xde2de0_0, 1;
    %jmp/0xz  T_64.20, 8;
    %set/v v0xde1570_0, 1, 1;
    %jmp T_64.21;
T_64.20 ;
    %set/v v0xde2820_0, 1, 2;
T_64.21 ;
    %jmp T_64.5;
T_64.5 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0xdad090;
T_65 ;
    %movi 8, 1, 2;
    %set/v v0xe2dc90_0, 8, 1;
    %end;
    .thread T_65;
    .scope S_0xdad090;
T_66 ;
    %delay 5, 0;
    %load/v 8, v0xe2dc90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xe2dc90_0, 0, 8;
    %jmp T_66;
    .thread T_66;
    .scope S_0xdad090;
T_67 ;
    %set/v v0xe2dd90_0, 0, 1;
    %delay 3, 0;
    %set/v v0xe2dd90_0, 1, 1;
    %wait E_0xd59e80;
    %delay 1, 0;
T_67.0 ;
    %load/v 8, v0xe2dd10_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz T_67.1, 4;
    %wait E_0xd59e80;
    %delay 1, 0;
    %jmp T_67.0;
T_67.1 ;
    %vpi_call 2 29 "$strobe", "Time:    %7d\012Cycles:   %6d\012PC:         %4h", $time, v0xe2de10_0, v0xe2dbf0_0;
    %delay 10, 0;
    %vpi_call 2 31 "$finish", 1'sb0;
    %end;
    .thread T_67;
    .scope S_0xdad090;
T_68 ;
    %set/v v0xe2de10_0, 0, 32;
    %end;
    .thread T_68;
    .scope S_0xdad090;
T_69 ;
    %wait E_0xc7da10;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0xe2de10_0, 32;
    %set/v v0xe2de10_0, 8, 32;
    %movi 8, 1000000, 64;
    %vpi_func 2 39 "$time", 72, 64;
    %cmp/u 8, 72, 64;
    %jmp/0xz  T_69.0, 5;
    %vpi_call 2 41 "$strobe", "ERROR at time %6d: simulation is running for too long; limit of %5d cycles exceeded!", $time, P_0xc800f0;
    %force/v v0xe2dd10_0, 0, 1;
    %force/v v0xe2dd10_0, 1, 1;
    %delay 10, 0;
    %vpi_call 2 45 "$finish", 3'sb111;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "with_critical_forwarding_and_caches.tar.gz_extracted/clk_and_rst_n.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/cpu.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/IF.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/dff_en.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/dff.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/cache.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/dff_en_clear.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/dff_clear.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/ID.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/alu_op_encoding.vh";
    "with_critical_forwarding_and_caches.tar.gz_extracted/instruction_encoding.vh";
    "with_critical_forwarding_and_caches.tar.gz_extracted/rf_pipelined.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/EX.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/branch_cond_encoding.vh";
    "with_critical_forwarding_and_caches.tar.gz_extracted/MEM.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/WB.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/UnifiedMemoryWithController.v";
    "with_critical_forwarding_and_caches.tar.gz_extracted/unified_mem.v";
