(benchmark unknown
:status unsat
:logic AUFLIA
:extrafuns ((EQ_6U Int))

:extrafuns ((False_68 Int))
:extrafuns ((GT_6W Int))

:extrafuns ((I__6c Int))
:extrafuns ((LT_6S Int))
:extrafuns ((True_6u Int))

:extrafuns ((VV_F1 Int))
:extrafuns ((VV_F10 Int))
:extrafuns ((VV_F11 Int))

:extrafuns ((VV_F12 Int))
:extrafuns ((VV_F13 Int))

:extrafuns ((VV_F14 Int))
:extrafuns ((VV_F15 Int))

:extrafuns ((VV_F16 Int))
:extrafuns ((VV_F17 Int))

:extrafuns ((VV_F18 Int))
:extrafuns ((VV_F19 Int))
:extrafuns ((VV_F2 Int))

:extrafuns ((VV_F20 Int))
:extrafuns ((VV_F21 Int))

:extrafuns ((VV_F22 Int))
:extrafuns ((VV_F23 Int))

:extrafuns ((VV_F24 Int))
:extrafuns ((VV_F25 Int))

:extrafuns ((VV_F26 Int))
:extrafuns ((VV_F27 Int))

:extrafuns ((VV_F28 Int))
:extrafuns ((VV_F29 Int))
:extrafuns ((VV_F3 Int))

:extrafuns ((VV_F30 Int))
:extrafuns ((VV_F31 Int))

:extrafuns ((VV_F32 Int))
:extrafuns ((VV_F33 Int))

:extrafuns ((VV_F34 Int))
:extrafuns ((VV_F4 Int))
:extrafuns ((VV_F5 Int))

:extrafuns ((VV_F6 Int))
:extrafuns ((VV_F7 Int))
:extrafuns ((VV_F8 Int))

:extrafuns ((VV_F9 Int))
:extrafuns ((c_an7 Int))

:extrafuns ((fix_upperCaseString_39__35_rkm Int))
:extrafuns ((i_an5 Int))

:extrafuns ((j Int))
:extrafuns ((lq_anf__dnl Int))

:extrafuns ((lq_anf__dnm Int))
:extrafuns ((lq_anf__dnn Int))

:extrafuns ((lq_anf__dno Int))
:extrafuns ((lq_anf__dnp Int))

:extrafuns ((lq_anf__dnq Int))
:extrafuns ((lq_anf__dnr Int))

:extrafuns ((lq_anf__dns Int))
:extrafuns ((lq_anf__dnt Int))

:extrafuns ((lq_tmp_x110 Int))
:extrafuns ((lq_tmp_x116 Int))

:extrafuns ((lq_tmp_x50 Int))
:extrafuns ((lq_tmp_x55 Int))

:extrafuns ((lq_tmp_x67 Int))
:extrafuns ((lq_tmp_x73 Int))

:extrafuns ((n Int))
:extrafuns ((n_an4 Int))
:extrafuns ((n_an8 Int))

:extrafuns ((s Int))
:extrafuns ((s_an6 Int))
:extrafuns ((s_an9 Int))

:extrafuns ((upperCaseString_rkn Int))

:extrafuns ((upperCaseString_rkn Int))
:extrafuns ((s_an9 Int))

:extrafuns ((s_an6 Int))
:extrafuns ((n_an8 Int))
:extrafuns ((n_an4 Int))

:extrafuns ((lq_tmp_x84 Int))
:extrafuns ((lq_tmp_x73 Int))

:extrafuns ((lq_tmp_x67 Int))
:extrafuns ((lq_tmp_x55 Int))

:extrafuns ((lq_tmp_x50 Int))
:extrafuns ((lq_tmp_x116 Int))

:extrafuns ((lq_tmp_x110 Int))
:extrafuns ((lq_tmp_x103 Int))

:extrafuns ((lq_anf__dnr Int))
:extrafuns ((lq_anf__dnq Int))

:extrafuns ((lq_anf__dnp Int))
:extrafuns ((lq_anf__dno Int))

:extrafuns ((lq_anf__dnn Int))
:extrafuns ((lq_anf__dnm Int))

:extrafuns ((lq_anf__dnl Int))
:extrafuns ((i_an5 Int))

:extrafuns ((fix_upperCaseString_39__35_rkm Int))
:extrafuns ((c_an7 Int))

:extrafuns ((VV_99 Int))
:extrafuns ((VV_97 Int))
:extrafuns ((VV_88 Int))

:extrafuns ((VV_82 Int))
:extrafuns ((VV_80 Int))
:extrafuns ((VV_78 Int))

:extrafuns ((VV_76 Int))
:extrafuns ((VV_74 Int))
:extrafuns ((VV_70 Int))

:extrafuns ((VV_68 Int))
:extrafuns ((VV_64 Int))
:extrafuns ((VV_61 Int))

:extrafuns ((VV_58 Int))
:extrafuns ((VV_56 Int))
:extrafuns ((VV_53 Int))

:extrafuns ((VV_51 Int))
:extrafuns ((VV_48 Int))
:extrafuns ((VV_46 Int))

:extrafuns ((VV_119 Int))
:extrafuns ((VV_117 Int))

:extrafuns ((VV_113 Int))
:extrafuns ((VV_111 Int))

:extrafuns ((VV_107 Int))
:extrafuns ((VV_101 Int))

:extrafuns ((True_6u Int))
:extrafuns ((LT_6S Int))
:extrafuns ((I__6c Int))

:extrafuns ((GT_6W Int))
:extrafuns ((False_68 Int))

:extrafuns ((EQ_6U Int))
; constant 
:extrapreds ((papp2 Int Int Int))


; constant 
:extrapreds ((papp1 Int Int))


; constant 
:extrafuns ((len Int Int))


; constant 
:extrapreds ((isJust Int))


; constant 
:extrafuns ((fromJust Int Int))


; constant 
:extrafuns ((cmp Int Int))


; constant 
:extrapreds ((Prop Int))

:extrapreds ((k_98 Int Int Int Int Int Int Int Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_89 Int Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_83 Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_81 Int Int Int Int Int Int Int Int))

:extrapreds ((k_79 Int Int Int Int Int Int Int Int))

:extrapreds ((k_77 Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_75 Int Int Int Int Int Int Int Int))

:extrapreds ((k_71 Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_69 Int Int Int Int Int Int Int Int))

:extrapreds ((k_65 Int Int Int Int Int Int Int))

:extrapreds ((k_62 Int Int Int Int Int Int))

:extrapreds ((k_59 Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_57 Int Int Int Int Int Int Int Int))

:extrapreds ((k_54 Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_52 Int Int Int Int Int Int Int Int))

:extrapreds ((k_49 Int Int Int Int Int Int Int))

:extrapreds ((k_47 Int Int Int Int Int Int))

:extrapreds ((k_120 Int Int Int Int Int Int Int Int))

:extrapreds ((k_118 Int Int Int Int Int Int Int))

:extrapreds ((k_114 Int Int Int Int Int Int Int Int))

:extrapreds ((k_112 Int Int Int Int Int Int Int))

:extrapreds ((k_108 Int Int Int Int Int Int))

:extrapreds ((k_102 Int Int Int Int Int Int Int Int Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_100 Int Int Int Int Int Int Int Int Int Int Int Int Int Int Int Int))


; cid = 16
:assumption
(implies ((and (k_49 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_47 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (k_57 EQ_6U False_68 GT_6W LT_6S True_6u VV_F16 i_an5 n_an4) true))))))))) (k_75 EQ_6U False_68 GT_6W LT_6S True_6u VV_F16 i_an5 n_an4))



; cid = 32
:assumption
(implies ((and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (k_81 EQ_6U False_68 GT_6W LT_6S True_6u VV_F32 i_an5 n_an4) true))))))))) (k_69 EQ_6U False_68 GT_6W LT_6S True_6u VV_F32 i_an5 n_an4))



; cid = 1
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (> VV_F1 0) true))))))) (k_108 EQ_6U False_68 GT_6W LT_6S True_6u VV_F1))



; cid = 17
:assumption
(implies ((and (k_49 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_57 EQ_6U False_68 GT_6W LT_6S True_6u lq_tmp_x55 i_an5 n_an4) (and (k_47 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (k_77 EQ_6U False_68 GT_6W LT_6S True_6u VV_F17 i_an5 lq_tmp_x55 n_an4) true)))))))))) (k_59 EQ_6U False_68 GT_6W LT_6S True_6u VV_F17 i_an5 lq_tmp_x55 n_an4))



; cid = 33
:assumption
(implies ((and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_81 EQ_6U False_68 GT_6W LT_6S True_6u j i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (k_71 EQ_6U False_68 GT_6W LT_6S True_6u VV_F33 i_an5 j n_an4) true)))))))))) (k_83 EQ_6U False_68 GT_6W LT_6S True_6u VV_F33 i_an5 j n_an4))



; cid = 33
:assumption
(implies ((and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_81 EQ_6U False_68 GT_6W LT_6S True_6u j i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (k_71 EQ_6U False_68 GT_6W LT_6S True_6u VV_F33 i_an5 j n_an4) true)))))))))) (k_79 EQ_6U False_68 GT_6W LT_6S True_6u VV_F33 i_an5 n_an4))



; cid = 2
:assumption
(implies ((and (not (and (<= 0 VV_F2) (and (< VV_F2 n) true))) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (> n 0) (and (k_112 EQ_6U False_68 GT_6W LT_6S True_6u VV_F2 n) true))))))))) false)



; cid = 18
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (Prop lq_anf__dnn) (and (Prop lq_anf__dnn) (and (k_75 EQ_6U False_68 GT_6W LT_6S True_6u VV_F18 i_an5 n_an4) true))))))))))))))))) (k_69 EQ_6U False_68 GT_6W LT_6S True_6u VV_F18 i_an5 n_an4))



; cid = 34
:assumption
(implies ((and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u VV_F34 n_an4) (and (= VV_F34 i_an5) true)))))))))) (k_81 EQ_6U False_68 GT_6W LT_6S True_6u VV_F34 i_an5 n_an4))



; cid = 3
:assumption
(implies ((and (k_112 EQ_6U False_68 GT_6W LT_6S True_6u lq_tmp_x110 n) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (> n 0) (and (implies (= lq_tmp_x110 (- n 1)) (= VV_F3 0)) true))))))))) (k_114 EQ_6U False_68 GT_6W LT_6S True_6u VV_F3 lq_tmp_x110 n))



; cid = 19
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_75 EQ_6U False_68 GT_6W LT_6S True_6u lq_tmp_x73 i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (Prop lq_anf__dnn) (and (Prop lq_anf__dnn) (and (k_71 EQ_6U False_68 GT_6W LT_6S True_6u VV_F19 i_an5 lq_tmp_x73 n_an4) true)))))))))))))))))) (k_77 EQ_6U False_68 GT_6W LT_6S True_6u VV_F19 i_an5 lq_tmp_x73 n_an4))



; cid = 4
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (> n 0) (and (< VV_F4 n) (and (<= 0 VV_F4) true))))))))) (k_118 EQ_6U False_68 GT_6W LT_6S True_6u VV_F4 n))



; cid = 20
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (k_75 EQ_6U False_68 GT_6W LT_6S True_6u VV_F20 i_an5 n_an4) true))))))))))))))))))))) (k_57 EQ_6U False_68 GT_6W LT_6S True_6u VV_F20 lq_anf__dnp n_an4))



; cid = 5
:assumption
(implies ((and (not (implies (= j (- n 1)) (= VV_F5 0))) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (< j n) (and (<= 0 j) (and (> n 0) (and (k_120 EQ_6U False_68 GT_6W LT_6S True_6u VV_F5 j n) true))))))))))) false)



; cid = 21
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_75 EQ_6U False_68 GT_6W LT_6S True_6u lq_tmp_x73 i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (k_59 EQ_6U False_68 GT_6W LT_6S True_6u VV_F21 lq_anf__dnp lq_tmp_x73 n_an4) true)))))))))))))))))))))) (k_77 EQ_6U False_68 GT_6W LT_6S True_6u VV_F21 i_an5 lq_tmp_x73 n_an4))



; cid = 6
:assumption
(implies ((and (k_108 EQ_6U False_68 GT_6W LT_6S True_6u n_an8) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnt 0) (and (k_118 EQ_6U False_68 GT_6W LT_6S True_6u VV_F6 n_an8) true))))))))) (k_57 EQ_6U False_68 GT_6W LT_6S True_6u VV_F6 lq_anf__dnt n_an8))



; cid = 22
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (k_52 EQ_6U False_68 GT_6W LT_6S True_6u VV_F22 lq_anf__dnp n_an4) true))))))))))))))))))))) (k_100 EQ_6U False_68 GT_6W LT_6S True_6u VV_F22 c_an7 i_an5 lq_anf__dnl lq_anf__dnm lq_anf__dnn lq_anf__dno lq_anf__dnp lq_anf__dnq lq_anf__dnr n_an4))



; cid = 7
:assumption
(implies ((and (k_118 EQ_6U False_68 GT_6W LT_6S True_6u lq_tmp_x116 n_an8) (and (k_108 EQ_6U False_68 GT_6W LT_6S True_6u n_an8) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnt 0) (and (k_59 EQ_6U False_68 GT_6W LT_6S True_6u VV_F7 lq_anf__dnt lq_tmp_x116 n_an8) true)))))))))) (k_120 EQ_6U False_68 GT_6W LT_6S True_6u VV_F7 lq_tmp_x116 n_an8))



; cid = 23
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_52 EQ_6U False_68 GT_6W LT_6S True_6u lq_tmp_x50 lq_anf__dnp n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (k_98 EQ_6U False_68 GT_6W LT_6S True_6u VV_F23 c_an7 i_an5 lq_anf__dnl lq_anf__dnm lq_anf__dnn lq_anf__dno lq_anf__dnp lq_anf__dnq lq_anf__dnr n_an4) (and (k_102 EQ_6U False_68 GT_6W LT_6S True_6u VV_F23 c_an7 i_an5 lq_anf__dnl lq_anf__dnm lq_anf__dnn lq_anf__dno lq_anf__dnp lq_anf__dnq lq_anf__dnr lq_tmp_x50 n_an4) true))))))))))))))))))))))) (k_54 EQ_6U False_68 GT_6W LT_6S True_6u VV_F23 lq_anf__dnp lq_tmp_x50 n_an4))



; cid = 8
:assumption
(implies ((and (k_108 EQ_6U False_68 GT_6W LT_6S True_6u n_an8) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnt 0) (and (k_52 EQ_6U False_68 GT_6W LT_6S True_6u VV_F8 lq_anf__dnt n_an8) true))))))))) (k_112 EQ_6U False_68 GT_6W LT_6S True_6u VV_F8 n_an8))



; cid = 24
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (= VV_F24 (+ i_an5 lq_anf__dno)) (and (= VV_F24 lq_anf__dnp) true)))))))))))))))))))))) (k_49 EQ_6U False_68 GT_6W LT_6S True_6u VV_F24 n_an4))



; cid = 9
:assumption
(implies ((and (k_52 EQ_6U False_68 GT_6W LT_6S True_6u lq_tmp_x50 lq_anf__dnt n_an8) (and (k_108 EQ_6U False_68 GT_6W LT_6S True_6u n_an8) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnt 0) (and (k_114 EQ_6U False_68 GT_6W LT_6S True_6u VV_F9 lq_tmp_x50 n_an8) true)))))))))) (k_54 EQ_6U False_68 GT_6W LT_6S True_6u VV_F9 lq_anf__dnt lq_tmp_x50 n_an8))



; cid = 25
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u VV_F25) (and (= VV_F25 n_an4) true)))))))))))))))))))))) (k_47 EQ_6U False_68 GT_6W LT_6S True_6u VV_F25))



; cid = 10
:assumption
(implies ((and (k_108 EQ_6U False_68 GT_6W LT_6S True_6u n_an8) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnt 0) (and (= VV_F10 0) (and (= VV_F10 lq_anf__dnt) true)))))))))) (k_49 EQ_6U False_68 GT_6W LT_6S True_6u VV_F10 n_an8))



; cid = 26
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (not (= VV_F26 i_an5)) (and (k_100 EQ_6U False_68 GT_6W LT_6S True_6u VV_F26 c_an7 i_an5 lq_anf__dnl lq_anf__dnm lq_anf__dnn lq_anf__dno lq_anf__dnp lq_anf__dnq lq_anf__dnr n_an4) true)))))))))))))))))))))) (k_69 EQ_6U False_68 GT_6W LT_6S True_6u VV_F26 i_an5 n_an4))



; cid = 11
:assumption
(implies ((and (k_108 EQ_6U False_68 GT_6W LT_6S True_6u n_an8) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnt 0) (and (k_108 EQ_6U False_68 GT_6W LT_6S True_6u VV_F11) (and (= VV_F11 n_an8) true)))))))))) (k_47 EQ_6U False_68 GT_6W LT_6S True_6u VV_F11))



; cid = 27
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_100 EQ_6U False_68 GT_6W LT_6S True_6u j c_an7 i_an5 lq_anf__dnl lq_anf__dnm lq_anf__dnn lq_anf__dno lq_anf__dnp lq_anf__dnq lq_anf__dnr n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (not (= j i_an5)) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (k_71 EQ_6U False_68 GT_6W LT_6S True_6u VV_F27 i_an5 j n_an4) true))))))))))))))))))))))) (k_102 EQ_6U False_68 GT_6W LT_6S True_6u VV_F27 c_an7 i_an5 lq_anf__dnl lq_anf__dnm lq_anf__dnn lq_anf__dno lq_anf__dnp lq_anf__dnq lq_anf__dnr j n_an4))



; cid = 27
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_100 EQ_6U False_68 GT_6W LT_6S True_6u j c_an7 i_an5 lq_anf__dnl lq_anf__dnm lq_anf__dnn lq_anf__dno lq_anf__dnp lq_anf__dnq lq_anf__dnr n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (not (= j i_an5)) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (k_71 EQ_6U False_68 GT_6W LT_6S True_6u VV_F27 i_an5 j n_an4) true))))))))))))))))))))))) (k_98 EQ_6U False_68 GT_6W LT_6S True_6u VV_F27 c_an7 i_an5 lq_anf__dnl lq_anf__dnm lq_anf__dnn lq_anf__dno lq_anf__dnp lq_anf__dnq lq_anf__dnr n_an4))



; cid = 12
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (k_47 EQ_6U False_68 GT_6W LT_6S True_6u VV_F12) true))))))) (k_62 EQ_6U False_68 GT_6W LT_6S True_6u VV_F12))



; cid = 28
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (= VV_F28 (+ c_an7 lq_anf__dnq)) (and (= VV_F28 lq_anf__dnr) true)))))))))))))))))))))) (k_102 EQ_6U False_68 GT_6W LT_6S True_6u VV_F28 c_an7 i_an5 lq_anf__dnl lq_anf__dnm lq_anf__dnn lq_anf__dno lq_anf__dnp lq_anf__dnq lq_anf__dnr i_an5 n_an4))



; cid = 28
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (= VV_F28 (+ c_an7 lq_anf__dnq)) (and (= VV_F28 lq_anf__dnr) true)))))))))))))))))))))) (k_98 EQ_6U False_68 GT_6W LT_6S True_6u VV_F28 c_an7 i_an5 lq_anf__dnl lq_anf__dnm lq_anf__dnn lq_anf__dno lq_anf__dnp lq_anf__dnq lq_anf__dnr n_an4))



; cid = 13
:assumption
(implies ((and (k_47 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (k_49 EQ_6U False_68 GT_6W LT_6S True_6u VV_F13 n_an4) true)))))))) (k_65 EQ_6U False_68 GT_6W LT_6S True_6u VV_F13 n_an4))



; cid = 29
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (and (implies (Prop lq_anf__dnm) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnm)) true)) (and (and (implies (Prop lq_anf__dnn) (= c_an7 lq_anf__dnl)) (and (implies (= c_an7 lq_anf__dnl) (Prop lq_anf__dnn)) true)) (and (= lq_anf__dnn lq_anf__dnm) (and (not (Prop lq_anf__dnn)) (and (not (Prop lq_anf__dnn)) (and (= lq_anf__dno 1) (and (= lq_anf__dnp (+ i_an5 lq_anf__dno)) (and (= lq_anf__dnq 32) (and (= lq_anf__dnr (+ c_an7 lq_anf__dnq)) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u VV_F29 n_an4) (and (= VV_F29 i_an5) true)))))))))))))))))))))) (k_100 EQ_6U False_68 GT_6W LT_6S True_6u VV_F29 c_an7 i_an5 lq_anf__dnl lq_anf__dnm lq_anf__dnn lq_anf__dno lq_anf__dnp lq_anf__dnq lq_anf__dnr n_an4))



; cid = 14
:assumption
(implies ((and (k_49 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_47 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (k_69 EQ_6U False_68 GT_6W LT_6S True_6u VV_F14 i_an5 n_an4) true))))))))) (k_52 EQ_6U False_68 GT_6W LT_6S True_6u VV_F14 i_an5 n_an4))



; cid = 30
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (= VV_F30 0) (and (= VV_F30 lq_anf__dnl) true))))))))))))) (k_89 EQ_6U False_68 GT_6W LT_6S True_6u VV_F30 c_an7 i_an5 lq_anf__dnl n_an4))



; cid = 15
:assumption
(implies ((and (k_49 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_69 EQ_6U False_68 GT_6W LT_6S True_6u lq_tmp_x67 i_an5 n_an4) (and (k_47 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (k_54 EQ_6U False_68 GT_6W LT_6S True_6u VV_F15 i_an5 lq_tmp_x67 n_an4) true)))))))))) (k_71 EQ_6U False_68 GT_6W LT_6S True_6u VV_F15 i_an5 lq_tmp_x67 n_an4))



; cid = 31
:assumption
(implies ((and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u c_an7 i_an5 i_an5 n_an4) (and (k_65 EQ_6U False_68 GT_6W LT_6S True_6u i_an5 n_an4) (and (k_62 EQ_6U False_68 GT_6W LT_6S True_6u n_an4) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnl 0) (and (k_79 EQ_6U False_68 GT_6W LT_6S True_6u VV_F31 i_an5 n_an4) (and (k_83 EQ_6U False_68 GT_6W LT_6S True_6u VV_F31 i_an5 i_an5 n_an4) (and (= VV_F31 c_an7) true)))))))))))))) (k_89 EQ_6U False_68 GT_6W LT_6S True_6u VV_F31 c_an7 i_an5 lq_anf__dnl n_an4))

)