#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Sep 02 15:23:12 2020
# Process ID: 18400
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/ip_repo/axi_full_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_cdma_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_cdma_0/axi_cdma_0_funcsim.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axi_fifo_mm_s_0' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_fifo_mm_s_0/axi_fifo_mm_s_0_funcsim.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 672.879 ; gain = 134.105
open_bd_design {E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:user:axi_full_master:1.0 - axi_full_master_0
Adding component instance block -- xilinx.com:user:axi_full_slave2:1.0 - axi_full_slave2_0
Successfully read diagram <design_1> from BD file <E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd>
open_example_project -force -dir E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples [get_ips  axi_cdma_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'axi_cdma_0'...
open_example_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 676.102 ; gain = 0.000
open_example_project -force -dir E:/UV/FPGA/VERIFY/vry_AXI_DMA_1/vry_AXI_DMA/examples [get_ips  axi_dma_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'axi_dma_0'...
open_example_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 676.102 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 02 15:32:42 2020...
