INFO-FLOW: Workspace /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls opened at Mon Nov 04 21:47:27 CST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=kernel.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(9)
Execute     add_files /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp 
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=kernel.h' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.h' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(10)
Execute     add_files /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.h 
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=tb_sa.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=tb_sa.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(11)
Execute     add_files -tb /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=systolic_modulate' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=systolic_modulate' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(7)
Execute     set_top systolic_modulate 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcu280-fsvh2892-2L-e' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcu280-fsvh2892-2L-e' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(1)
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 0.56 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.62 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(8)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.64 sec.
Execute   apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 634.254 MB.
Execute       set_directive_top systolic_modulate -name=systolic_modulate 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp as C++
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp -foptimization-record-file=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.cpp.clang.out.log 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/clang.out.log 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/.systemc_flag -fix-errors /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.52 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/all.directive.json -fix-errors /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:567:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:673:30)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:673:39)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:673:48)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:654:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 5 /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.29 seconds. CPU system time: 0.55 seconds. Elapsed time: 10.87 seconds; current allocated memory: 641.207 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.g.bc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.0.bc > /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.82 sec.
Execute       run_link_or_opt -opt -out /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=systolic_modulate -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=systolic_modulate -reflow-float-conversion -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.34 sec.
Execute       run_link_or_opt -out /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=systolic_modulate 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=systolic_modulate -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=systolic_modulate -mllvm -hls-db-dir -mllvm /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e 2> /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,104 Compile/Link /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,104 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 484 Unroll/Inline (step 1) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 404 Unroll/Inline (step 2) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 394 Unroll/Inline (step 3) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 394 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 394 Unroll/Inline (step 4) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 394 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 589 Array/Struct (step 1) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 589 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 520 Array/Struct (step 2) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 520 Array/Struct (step 3) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 517 Array/Struct (step 4) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 525 Array/Struct (step 5) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 525 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 517 Performance (step 1) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 517 Performance (step 2) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 517 Performance (step 3) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 517 Performance (step 4) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 517 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 647 HW Transforms (step 1) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 647 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 702 HW Transforms (step 2) /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 702 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'l_ai' is marked as complete unroll implied by the pipeline pragma (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:657:8)
INFO: [HLS 214-291] Loop 'l_si' is marked as complete unroll implied by the pipeline pragma (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:676:8)
INFO: [HLS 214-186] Unrolling loop 'l_ai' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:657:8) in function 'systolic_modulate' completely with a factor of 1 (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
INFO: [HLS 214-186] Unrolling loop 'l_si' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:676:8) in function 'systolic_modulate' completely with a factor of 1 (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
INFO: [HLS 214-248] Applying array_partition to 'A_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:572:23)
INFO: [HLS 214-248] Applying array_partition to 'B_fifo': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574:23)
INFO: [HLS 214-248] Applying array_partition to 'local_B': Complete partitioning on dimension 2. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646:9)
INFO: [HLS 214-248] Applying array_partition to 'local_C': Complete partitioning on dimension 2. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649:8)
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_k_0_k7> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:540:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_k_0_k6> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:501:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_k_0_k5> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_k_0_k4> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:423:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_k_0_k3> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:384:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_k_0_k2> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:345:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_k_0_k1> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306:15 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_k_0_k> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:267:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_n_1_n> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583:16 
INFO: [HLS 214-376] automatically set the pipeline for Loop< l_S_n_5_n1> at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633:17 
WARNING: [HLS 214-397] Localizing array 'local_A' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_B_0' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_B_1' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_B_2' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_B_3' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_B_4' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_B_5' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_B_6' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_B_7' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_C_0' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_C_1' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_C_2' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_C_3' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_C_4' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_C_5' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_C_6' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
WARNING: [HLS 214-397] Localizing array 'local_C_7' into loop 'l_ni' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:653:11) by ignoring loop-carried dependences. (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:644:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.5 seconds. CPU system time: 0.23 seconds. Elapsed time: 6.38 seconds; current allocated memory: 642.508 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 642.508 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top systolic_modulate -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.0.bc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 643.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.1.bc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.2.prechk.bc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 644.406 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.g.1.bc to /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.o.1.bc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'local_A' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:645) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.1' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.2' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.3' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_3' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_2' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C_1' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.4' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_l_data_load_k8_proc' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578) to a process function for dataflow in function 'systolic_tile_modulate'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_data_drain_k9_proc' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628) to a process function for dataflow in function 'systolic_tile_modulate'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_load_A_tile_ak_proc' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655) to a process function for dataflow in function 'dataflow_in_loop_l_ni.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_load_B_tile_bk_proc' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666) to a process function for dataflow in function 'dataflow_in_loop_l_ni.1'.
INFO: [XFORM 203-721] Changing loop 'Loop_l_store_C_tile_sj_proc' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674) to a process function for dataflow in function 'dataflow_in_loop_l_ni.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'systolic_tile_modulate' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:567:1), detected/extracted 10 process function(s): 
	 'systolic_tile_modulate_Loop_l_data_load_k8_proc21'
	 'PE_kernel_modulate_0_0.1'
	 'PE_kernel_modulate_1_0.1'
	 'PE_kernel_modulate_2_0.1'
	 'PE_kernel_modulate_3_0.1'
	 'PE_kernel_modulate_4_0.1'
	 'PE_kernel_modulate_5_0.1'
	 'PE_kernel_modulate_6_0.1'
	 'PE_kernel_modulate_7_0.1'
	 'systolic_tile_modulate_Loop_l_data_drain_k9_proc22'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_l_ni.1' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:645:7), detected/extracted 4 process function(s): 
	 'dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc'
	 'dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc'
	 'systolic_tile_modulate'
	 'dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.o.1.tmp.bc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 667.773 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.o.2.bc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'l_data_load_k8'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578:19) and 'l_S_n_1_n'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583:16) in function 'systolic_tile_modulate_Loop_l_data_load_k8_proc21' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'l_data_drain_k9'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628:20) and 'l_S_n_5_n1'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633:17) in function 'systolic_tile_modulate_Loop_l_data_drain_k9_proc22' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'l_load_B_tile_bk'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666:25) and 'l_bj'(/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667:15) in function 'dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'l_data_load_k8' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578:19) in function 'systolic_tile_modulate_Loop_l_data_load_k8_proc21'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_data_drain_k9' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628:20) in function 'systolic_tile_modulate_Loop_l_data_drain_k9_proc22'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_load_B_tile_bk' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666:25) in function 'dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc'.
Execute           auto_get_db
WARNING: [HLS 200-1450] Process PE_kernel_modulate_0_0.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process PE_kernel_modulate_1_0.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process PE_kernel_modulate_2_0.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process PE_kernel_modulate_3_0.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process PE_kernel_modulate_4_0.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process PE_kernel_modulate_5_0.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process PE_kernel_modulate_6_0.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1450] Process PE_kernel_modulate_7_0.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_l_ni.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 825.164 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.34 sec.
Command     elaborate done; 17.59 sec.
Execute     ap_eval exec zip -j /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'systolic_modulate' ...
Execute       ap_set_top_model systolic_modulate 
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak' to 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc' to 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc' to 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc'.
WARNING: [SYN 201-103] Legalizing function name 'PE_kernel_modulate_0_0.1' to 'PE_kernel_modulate_0_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_kernel_modulate_1_0.1' to 'PE_kernel_modulate_1_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_kernel_modulate_2_0.1' to 'PE_kernel_modulate_2_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_kernel_modulate_3_0.1' to 'PE_kernel_modulate_3_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_kernel_modulate_4_0.1' to 'PE_kernel_modulate_4_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_kernel_modulate_5_0.1' to 'PE_kernel_modulate_5_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_kernel_modulate_6_0.1' to 'PE_kernel_modulate_6_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE_kernel_modulate_7_0.1' to 'PE_kernel_modulate_7_0_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj' to 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc' to 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_l_ni.1' to 'dataflow_in_loop_l_ni_1'.
Execute       get_model_list systolic_modulate -filter all-wo-channel -topdown 
Execute       preproc_iomode -model systolic_modulate 
Execute       preproc_iomode -model dataflow_in_loop_l_ni.1 
Execute       preproc_iomode -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc 
Execute       preproc_iomode -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
Execute       preproc_iomode -model systolic_tile_modulate 
Execute       preproc_iomode -model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
Execute       preproc_iomode -model PE_kernel_modulate_7_0.1 
Execute       preproc_iomode -model PE_kernel_modulate_6_0.1 
Execute       preproc_iomode -model PE_kernel_modulate_5_0.1 
Execute       preproc_iomode -model PE_kernel_modulate_4_0.1 
Execute       preproc_iomode -model PE_kernel_modulate_3_0.1 
Execute       preproc_iomode -model PE_kernel_modulate_2_0.1 
Execute       preproc_iomode -model PE_kernel_modulate_1_0.1 
Execute       preproc_iomode -model PE_kernel_modulate_0_0.1 
Execute       preproc_iomode -model systolic_tile_modulate_Loop_l_data_load_k8_proc21 
Execute       preproc_iomode -model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc 
Execute       preproc_iomode -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc 
Execute       preproc_iomode -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
Execute       get_model_list systolic_modulate -filter all-wo-channel 
INFO-FLOW: Model list for configure: dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc systolic_tile_modulate_Loop_l_data_load_k8_proc21 PE_kernel_modulate_0_0.1 PE_kernel_modulate_1_0.1 PE_kernel_modulate_2_0.1 PE_kernel_modulate_3_0.1 PE_kernel_modulate_4_0.1 PE_kernel_modulate_5_0.1 PE_kernel_modulate_6_0.1 PE_kernel_modulate_7_0.1 systolic_tile_modulate_Loop_l_data_drain_k9_proc22 systolic_tile_modulate dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc dataflow_in_loop_l_ni.1 systolic_modulate
INFO-FLOW: Configuring Module : dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak ...
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
Execute       apply_spec_resource_limit dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
INFO-FLOW: Configuring Module : dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc ...
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc 
Execute       apply_spec_resource_limit dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc 
INFO-FLOW: Configuring Module : dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc ...
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc 
Execute       apply_spec_resource_limit dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc 
INFO-FLOW: Configuring Module : systolic_tile_modulate_Loop_l_data_load_k8_proc21 ...
Execute       set_default_model systolic_tile_modulate_Loop_l_data_load_k8_proc21 
Execute       apply_spec_resource_limit systolic_tile_modulate_Loop_l_data_load_k8_proc21 
INFO-FLOW: Configuring Module : PE_kernel_modulate_0_0.1 ...
Execute       set_default_model PE_kernel_modulate_0_0.1 
Execute       apply_spec_resource_limit PE_kernel_modulate_0_0.1 
INFO-FLOW: Configuring Module : PE_kernel_modulate_1_0.1 ...
Execute       set_default_model PE_kernel_modulate_1_0.1 
Execute       apply_spec_resource_limit PE_kernel_modulate_1_0.1 
INFO-FLOW: Configuring Module : PE_kernel_modulate_2_0.1 ...
Execute       set_default_model PE_kernel_modulate_2_0.1 
Execute       apply_spec_resource_limit PE_kernel_modulate_2_0.1 
INFO-FLOW: Configuring Module : PE_kernel_modulate_3_0.1 ...
Execute       set_default_model PE_kernel_modulate_3_0.1 
Execute       apply_spec_resource_limit PE_kernel_modulate_3_0.1 
INFO-FLOW: Configuring Module : PE_kernel_modulate_4_0.1 ...
Execute       set_default_model PE_kernel_modulate_4_0.1 
Execute       apply_spec_resource_limit PE_kernel_modulate_4_0.1 
INFO-FLOW: Configuring Module : PE_kernel_modulate_5_0.1 ...
Execute       set_default_model PE_kernel_modulate_5_0.1 
Execute       apply_spec_resource_limit PE_kernel_modulate_5_0.1 
INFO-FLOW: Configuring Module : PE_kernel_modulate_6_0.1 ...
Execute       set_default_model PE_kernel_modulate_6_0.1 
Execute       apply_spec_resource_limit PE_kernel_modulate_6_0.1 
INFO-FLOW: Configuring Module : PE_kernel_modulate_7_0.1 ...
Execute       set_default_model PE_kernel_modulate_7_0.1 
Execute       apply_spec_resource_limit PE_kernel_modulate_7_0.1 
INFO-FLOW: Configuring Module : systolic_tile_modulate_Loop_l_data_drain_k9_proc22 ...
Execute       set_default_model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
Execute       apply_spec_resource_limit systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
INFO-FLOW: Configuring Module : systolic_tile_modulate ...
Execute       set_default_model systolic_tile_modulate 
Execute       apply_spec_resource_limit systolic_tile_modulate 
INFO-FLOW: Configuring Module : dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj ...
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
Execute       apply_spec_resource_limit dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
INFO-FLOW: Configuring Module : dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc ...
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc 
Execute       apply_spec_resource_limit dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc 
INFO-FLOW: Configuring Module : dataflow_in_loop_l_ni.1 ...
Execute       set_default_model dataflow_in_loop_l_ni.1 
Execute       apply_spec_resource_limit dataflow_in_loop_l_ni.1 
INFO-FLOW: Configuring Module : systolic_modulate ...
Execute       set_default_model systolic_modulate 
Execute       apply_spec_resource_limit systolic_modulate 
INFO-FLOW: Model list for preprocess: dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc systolic_tile_modulate_Loop_l_data_load_k8_proc21 PE_kernel_modulate_0_0.1 PE_kernel_modulate_1_0.1 PE_kernel_modulate_2_0.1 PE_kernel_modulate_3_0.1 PE_kernel_modulate_4_0.1 PE_kernel_modulate_5_0.1 PE_kernel_modulate_6_0.1 PE_kernel_modulate_7_0.1 systolic_tile_modulate_Loop_l_data_drain_k9_proc22 systolic_tile_modulate dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc dataflow_in_loop_l_ni.1 systolic_modulate
INFO-FLOW: Preprocessing Module: dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak ...
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
Execute       cdfg_preprocess -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc ...
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc 
Execute       cdfg_preprocess -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc 
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc ...
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc 
Execute       cdfg_preprocess -model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc 
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc 
INFO-FLOW: Preprocessing Module: systolic_tile_modulate_Loop_l_data_load_k8_proc21 ...
Execute       set_default_model systolic_tile_modulate_Loop_l_data_load_k8_proc21 
Execute       cdfg_preprocess -model systolic_tile_modulate_Loop_l_data_load_k8_proc21 
Execute       rtl_gen_preprocess systolic_tile_modulate_Loop_l_data_load_k8_proc21 
INFO-FLOW: Preprocessing Module: PE_kernel_modulate_0_0.1 ...
Execute       set_default_model PE_kernel_modulate_0_0.1 
Execute       cdfg_preprocess -model PE_kernel_modulate_0_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_0_0.1 
INFO-FLOW: Preprocessing Module: PE_kernel_modulate_1_0.1 ...
Execute       set_default_model PE_kernel_modulate_1_0.1 
Execute       cdfg_preprocess -model PE_kernel_modulate_1_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_1_0.1 
INFO-FLOW: Preprocessing Module: PE_kernel_modulate_2_0.1 ...
Execute       set_default_model PE_kernel_modulate_2_0.1 
Execute       cdfg_preprocess -model PE_kernel_modulate_2_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_2_0.1 
INFO-FLOW: Preprocessing Module: PE_kernel_modulate_3_0.1 ...
Execute       set_default_model PE_kernel_modulate_3_0.1 
Execute       cdfg_preprocess -model PE_kernel_modulate_3_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_3_0.1 
INFO-FLOW: Preprocessing Module: PE_kernel_modulate_4_0.1 ...
Execute       set_default_model PE_kernel_modulate_4_0.1 
Execute       cdfg_preprocess -model PE_kernel_modulate_4_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_4_0.1 
INFO-FLOW: Preprocessing Module: PE_kernel_modulate_5_0.1 ...
Execute       set_default_model PE_kernel_modulate_5_0.1 
Execute       cdfg_preprocess -model PE_kernel_modulate_5_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_5_0.1 
INFO-FLOW: Preprocessing Module: PE_kernel_modulate_6_0.1 ...
Execute       set_default_model PE_kernel_modulate_6_0.1 
Execute       cdfg_preprocess -model PE_kernel_modulate_6_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_6_0.1 
INFO-FLOW: Preprocessing Module: PE_kernel_modulate_7_0.1 ...
Execute       set_default_model PE_kernel_modulate_7_0.1 
Execute       cdfg_preprocess -model PE_kernel_modulate_7_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_7_0.1 
INFO-FLOW: Preprocessing Module: systolic_tile_modulate_Loop_l_data_drain_k9_proc22 ...
Execute       set_default_model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
Execute       cdfg_preprocess -model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
Execute       rtl_gen_preprocess systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
INFO-FLOW: Preprocessing Module: systolic_tile_modulate ...
Execute       set_default_model systolic_tile_modulate 
Execute       cdfg_preprocess -model systolic_tile_modulate 
Execute       rtl_gen_preprocess systolic_tile_modulate 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj ...
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
Execute       cdfg_preprocess -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc ...
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc 
Execute       cdfg_preprocess -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc 
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_l_ni.1 ...
Execute       set_default_model dataflow_in_loop_l_ni.1 
Execute       cdfg_preprocess -model dataflow_in_loop_l_ni.1 
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1 
INFO-FLOW: Preprocessing Module: systolic_modulate ...
Execute       set_default_model systolic_modulate 
Execute       cdfg_preprocess -model systolic_modulate 
Execute       rtl_gen_preprocess systolic_modulate 
INFO-FLOW: Model list for synthesis: dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc systolic_tile_modulate_Loop_l_data_load_k8_proc21 PE_kernel_modulate_0_0.1 PE_kernel_modulate_1_0.1 PE_kernel_modulate_2_0.1 PE_kernel_modulate_3_0.1 PE_kernel_modulate_4_0.1 PE_kernel_modulate_5_0.1 PE_kernel_modulate_6_0.1 PE_kernel_modulate_7_0.1 systolic_tile_modulate_Loop_l_data_drain_k9_proc22 systolic_tile_modulate dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc dataflow_in_loop_l_ni.1 systolic_modulate
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
Execute       schedule -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_load_A_tile_ak'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_load_A_tile_ak'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 826.762 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
Execute       bind -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 826.762 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc 
Execute       schedule -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 826.910 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc.
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc 
Execute       bind -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 826.910 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc 
Execute       schedule -model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_load_B_tile_bk_l_bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_load_B_tile_bk_l_bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 827.500 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc.
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc 
Execute       bind -model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 827.500 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_tile_modulate_Loop_l_data_load_k8_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model systolic_tile_modulate_Loop_l_data_load_k8_proc21 
Execute       schedule -model systolic_tile_modulate_Loop_l_data_load_k8_proc21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_load_k8_l_S_n_1_n'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'l_data_load_k8_l_S_n_1_n'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 828.680 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_load_k8_proc21.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_load_k8_proc21.sched.adb -f 
INFO-FLOW: Finish scheduling systolic_tile_modulate_Loop_l_data_load_k8_proc21.
Execute       set_default_model systolic_tile_modulate_Loop_l_data_load_k8_proc21 
Execute       bind -model systolic_tile_modulate_Loop_l_data_load_k8_proc21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.680 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_load_k8_proc21.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_load_k8_proc21.bind.adb -f 
INFO-FLOW: Finish binding systolic_tile_modulate_Loop_l_data_load_k8_proc21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_kernel_modulate_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_kernel_modulate_0_0.1 
Execute       schedule -model PE_kernel_modulate_0_0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k'.
WARNING: [HLS 200-880] The II Violation in module 'PE_kernel_modulate_0_0_1' (loop 'l_S_k_0_k'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('v16_write_ln277', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:277) of variable 'v17', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:278 on local variable 'v16', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:277 and 'load' operation 32 bit ('v16_load_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:278) on local variable 'v16', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:277.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'l_S_k_0_k'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 828.898 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_0_0_1.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_0_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_kernel_modulate_0_0.1.
Execute       set_default_model PE_kernel_modulate_0_0.1 
Execute       bind -model PE_kernel_modulate_0_0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.898 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_0_0_1.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_0_0_1.bind.adb -f 
INFO-FLOW: Finish binding PE_kernel_modulate_0_0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_kernel_modulate_1_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_kernel_modulate_1_0.1 
Execute       schedule -model PE_kernel_modulate_1_0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k1'.
WARNING: [HLS 200-880] The II Violation in module 'PE_kernel_modulate_1_0_1' (loop 'l_S_k_0_k1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('v37_write_ln316', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:316) of variable 'v38', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:317 on local variable 'v37', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:316 and 'load' operation 32 bit ('v37_load_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:317) on local variable 'v37', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:316.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'l_S_k_0_k1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 829.184 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_1_0_1.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_1_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_kernel_modulate_1_0.1.
Execute       set_default_model PE_kernel_modulate_1_0.1 
Execute       bind -model PE_kernel_modulate_1_0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 829.184 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_1_0_1.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_1_0_1.bind.adb -f 
INFO-FLOW: Finish binding PE_kernel_modulate_1_0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_kernel_modulate_2_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_kernel_modulate_2_0.1 
Execute       schedule -model PE_kernel_modulate_2_0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k2'.
WARNING: [HLS 200-880] The II Violation in module 'PE_kernel_modulate_2_0_1' (loop 'l_S_k_0_k2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('v58_write_ln355', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:355) of variable 'v59', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:356 on local variable 'v58', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:355 and 'load' operation 32 bit ('v58_load_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:356) on local variable 'v58', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:355.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'l_S_k_0_k2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 829.605 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_2_0_1.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_2_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_kernel_modulate_2_0.1.
Execute       set_default_model PE_kernel_modulate_2_0.1 
Execute       bind -model PE_kernel_modulate_2_0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 829.605 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_2_0_1.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_2_0_1.bind.adb -f 
INFO-FLOW: Finish binding PE_kernel_modulate_2_0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_kernel_modulate_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_kernel_modulate_3_0.1 
Execute       schedule -model PE_kernel_modulate_3_0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k3'.
WARNING: [HLS 200-880] The II Violation in module 'PE_kernel_modulate_3_0_1' (loop 'l_S_k_0_k3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('v79_write_ln394', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:394) of variable 'v80', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:395 on local variable 'v79', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:394 and 'load' operation 32 bit ('v79_load_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:395) on local variable 'v79', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:394.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'l_S_k_0_k3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 829.938 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_3_0_1.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_3_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_kernel_modulate_3_0.1.
Execute       set_default_model PE_kernel_modulate_3_0.1 
Execute       bind -model PE_kernel_modulate_3_0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 829.938 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_3_0_1.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_3_0_1.bind.adb -f 
INFO-FLOW: Finish binding PE_kernel_modulate_3_0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_kernel_modulate_4_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_kernel_modulate_4_0.1 
Execute       schedule -model PE_kernel_modulate_4_0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k4'.
WARNING: [HLS 200-880] The II Violation in module 'PE_kernel_modulate_4_0_1' (loop 'l_S_k_0_k4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('v100_write_ln433', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:433) of variable 'v101', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:434 on local variable 'v100', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:433 and 'load' operation 32 bit ('v100_load_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:434) on local variable 'v100', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:433.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'l_S_k_0_k4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 830.297 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_4_0_1.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_4_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_kernel_modulate_4_0.1.
Execute       set_default_model PE_kernel_modulate_4_0.1 
Execute       bind -model PE_kernel_modulate_4_0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 830.297 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_4_0_1.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_4_0_1.bind.adb -f 
INFO-FLOW: Finish binding PE_kernel_modulate_4_0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_kernel_modulate_5_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_kernel_modulate_5_0.1 
Execute       schedule -model PE_kernel_modulate_5_0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k5'.
WARNING: [HLS 200-880] The II Violation in module 'PE_kernel_modulate_5_0_1' (loop 'l_S_k_0_k5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('v121_write_ln472', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:472) of variable 'v122', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473 on local variable 'v121', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:472 and 'load' operation 32 bit ('v121_load_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473) on local variable 'v121', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:472.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'l_S_k_0_k5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 830.672 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_5_0_1.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_5_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_kernel_modulate_5_0.1.
Execute       set_default_model PE_kernel_modulate_5_0.1 
Execute       bind -model PE_kernel_modulate_5_0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 830.672 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_5_0_1.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_5_0_1.bind.adb -f 
INFO-FLOW: Finish binding PE_kernel_modulate_5_0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_kernel_modulate_6_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_kernel_modulate_6_0.1 
Execute       schedule -model PE_kernel_modulate_6_0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k6'.
WARNING: [HLS 200-880] The II Violation in module 'PE_kernel_modulate_6_0_1' (loop 'l_S_k_0_k6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('v142_write_ln511', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:511) of variable 'v143', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:512 on local variable 'v142', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:511 and 'load' operation 32 bit ('v142_load_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:512) on local variable 'v142', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:511.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'l_S_k_0_k6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 831.152 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_6_0_1.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_6_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_kernel_modulate_6_0.1.
Execute       set_default_model PE_kernel_modulate_6_0.1 
Execute       bind -model PE_kernel_modulate_6_0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 831.152 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_6_0_1.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_6_0_1.bind.adb -f 
INFO-FLOW: Finish binding PE_kernel_modulate_6_0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_kernel_modulate_7_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_kernel_modulate_7_0.1 
Execute       schedule -model PE_kernel_modulate_7_0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k7'.
WARNING: [HLS 200-880] The II Violation in module 'PE_kernel_modulate_7_0_1' (loop 'l_S_k_0_k7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('v163_write_ln550', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:550) of variable 'v164', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:551 on local variable 'v163', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:550 and 'load' operation 32 bit ('v163_load_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:551) on local variable 'v163', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:550.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'l_S_k_0_k7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 831.453 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_7_0_1.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_7_0_1.sched.adb -f 
INFO-FLOW: Finish scheduling PE_kernel_modulate_7_0.1.
Execute       set_default_model PE_kernel_modulate_7_0.1 
Execute       bind -model PE_kernel_modulate_7_0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 831.453 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_7_0_1.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_7_0_1.bind.adb -f 
INFO-FLOW: Finish binding PE_kernel_modulate_7_0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_tile_modulate_Loop_l_data_drain_k9_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
Execute       schedule -model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_data_drain_k9_l_S_n_5_n1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'l_data_drain_k9_l_S_n_5_n1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 831.848 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_drain_k9_proc22.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_drain_k9_proc22.sched.adb -f 
INFO-FLOW: Finish scheduling systolic_tile_modulate_Loop_l_data_drain_k9_proc22.
Execute       set_default_model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
Execute       bind -model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 831.848 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_drain_k9_proc22.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_drain_k9_proc22.bind.adb -f 
INFO-FLOW: Finish binding systolic_tile_modulate_Loop_l_data_drain_k9_proc22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_tile_modulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model systolic_tile_modulate 
Execute       schedule -model systolic_tile_modulate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_PE_kernel_modulate_1_0_1_U0 (from systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 to PE_kernel_modulate_1_0_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_PE_kernel_modulate_2_0_1_U0 (from systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 to PE_kernel_modulate_2_0_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_PE_kernel_modulate_3_0_1_U0 (from systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 to PE_kernel_modulate_3_0_1_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_PE_kernel_modulate_4_0_1_U0 (from systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 to PE_kernel_modulate_4_0_1_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_PE_kernel_modulate_5_0_1_U0 (from systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 to PE_kernel_modulate_5_0_1_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_PE_kernel_modulate_6_0_1_U0 (from systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 to PE_kernel_modulate_6_0_1_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_PE_kernel_modulate_7_0_1_U0 (from systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 to PE_kernel_modulate_7_0_1_U0) to 9 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0 (from PE_kernel_modulate_0_0_1_U0 to systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0) to 9 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 832.438 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate.sched.adb -f 
INFO-FLOW: Finish scheduling systolic_tile_modulate.
Execute       set_default_model systolic_tile_modulate 
Execute       bind -model systolic_tile_modulate 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 832.438 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate.bind.adb -f 
INFO-FLOW: Finish binding systolic_tile_modulate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
Execute       schedule -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_store_C_tile_sj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_store_C_tile_sj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 833.285 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
Execute       bind -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 833.285 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc 
Execute       schedule -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 833.285 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc.
Execute       set_default_model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc 
Execute       bind -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 833.285 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_l_ni_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_l_ni.1 
Execute       schedule -model dataflow_in_loop_l_ni.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 833.285 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_l_ni.1.
Execute       set_default_model dataflow_in_loop_l_ni.1 
Execute       bind -model dataflow_in_loop_l_ni.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 833.375 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_l_ni.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_modulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model systolic_modulate 
Execute       schedule -model systolic_modulate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 834.191 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.verbose.sched.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.sched.adb -f 
INFO-FLOW: Finish scheduling systolic_modulate.
Execute       set_default_model systolic_modulate 
Execute       bind -model systolic_modulate 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 834.191 MB.
Execute       syn_report -verbosereport -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.verbose.bind.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.bind.adb -f 
INFO-FLOW: Finish binding systolic_modulate.
Execute       get_model_list systolic_modulate -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc 
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc 
Execute       rtl_gen_preprocess systolic_tile_modulate_Loop_l_data_load_k8_proc21 
Execute       rtl_gen_preprocess PE_kernel_modulate_0_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_1_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_2_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_3_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_4_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_5_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_6_0.1 
Execute       rtl_gen_preprocess PE_kernel_modulate_7_0.1 
Execute       rtl_gen_preprocess systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
Execute       rtl_gen_preprocess systolic_tile_modulate 
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc 
Execute       rtl_gen_preprocess dataflow_in_loop_l_ni.1 
Execute       rtl_gen_preprocess systolic_modulate 
INFO-FLOW: Model list for RTL generation: dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc systolic_tile_modulate_Loop_l_data_load_k8_proc21 PE_kernel_modulate_0_0.1 PE_kernel_modulate_1_0.1 PE_kernel_modulate_2_0.1 PE_kernel_modulate_3_0.1 PE_kernel_modulate_4_0.1 PE_kernel_modulate_5_0.1 PE_kernel_modulate_6_0.1 PE_kernel_modulate_7_0.1 systolic_tile_modulate_Loop_l_data_drain_k9_proc22 systolic_tile_modulate dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc dataflow_in_loop_l_ni.1 systolic_modulate
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak' pipeline 'l_load_A_tile_ak' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 834.191 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
Execute       gen_rtl dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
Execute       syn_report -csynth -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.adb 
Execute       db_write -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 834.648 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc 
Execute       gen_rtl dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc 
Execute       syn_report -csynth -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.adb 
Execute       db_write -model dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc' pipeline 'l_load_B_tile_bk_l_bj' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 835.352 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc 
Execute       gen_rtl dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc 
Execute       syn_report -csynth -model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.adb 
Execute       db_write -model dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_tile_modulate_Loop_l_data_load_k8_proc21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model systolic_tile_modulate_Loop_l_data_load_k8_proc21 -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_load_k8_proc21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_tile_modulate_Loop_l_data_load_k8_proc21' pipeline 'l_data_load_k8_l_S_n_1_n' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_tile_modulate_Loop_l_data_load_k8_proc21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 837.453 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl systolic_tile_modulate_Loop_l_data_load_k8_proc21 -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_systolic_tile_modulate_Loop_l_data_load_k8_proc21 
Execute       gen_rtl systolic_tile_modulate_Loop_l_data_load_k8_proc21 -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_systolic_tile_modulate_Loop_l_data_load_k8_proc21 
Execute       syn_report -csynth -model systolic_tile_modulate_Loop_l_data_load_k8_proc21 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/systolic_tile_modulate_Loop_l_data_load_k8_proc21_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model systolic_tile_modulate_Loop_l_data_load_k8_proc21 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/systolic_tile_modulate_Loop_l_data_load_k8_proc21_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model systolic_tile_modulate_Loop_l_data_load_k8_proc21 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_load_k8_proc21.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model systolic_tile_modulate_Loop_l_data_load_k8_proc21 -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_load_k8_proc21.adb 
Execute       db_write -model systolic_tile_modulate_Loop_l_data_load_k8_proc21 -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info systolic_tile_modulate_Loop_l_data_load_k8_proc21 -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_load_k8_proc21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_kernel_modulate_0_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_kernel_modulate_0_0.1 -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_0_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_kernel_modulate_0_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 839.562 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_kernel_modulate_0_0.1 -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_PE_kernel_modulate_0_0_1 
Execute       gen_rtl PE_kernel_modulate_0_0.1 -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_PE_kernel_modulate_0_0_1 
Execute       syn_report -csynth -model PE_kernel_modulate_0_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_0_0_1_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model PE_kernel_modulate_0_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_0_0_1_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model PE_kernel_modulate_0_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_0_0_1.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model PE_kernel_modulate_0_0.1 -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_0_0_1.adb 
Execute       db_write -model PE_kernel_modulate_0_0.1 -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_kernel_modulate_0_0.1 -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_0_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_kernel_modulate_1_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_kernel_modulate_1_0.1 -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_1_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_kernel_modulate_1_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 840.617 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_kernel_modulate_1_0.1 -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_PE_kernel_modulate_1_0_1 
Execute       gen_rtl PE_kernel_modulate_1_0.1 -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_PE_kernel_modulate_1_0_1 
Execute       syn_report -csynth -model PE_kernel_modulate_1_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_1_0_1_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model PE_kernel_modulate_1_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_1_0_1_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model PE_kernel_modulate_1_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_1_0_1.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model PE_kernel_modulate_1_0.1 -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_1_0_1.adb 
Execute       db_write -model PE_kernel_modulate_1_0.1 -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_kernel_modulate_1_0.1 -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_1_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_kernel_modulate_2_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_kernel_modulate_2_0.1 -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_2_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_kernel_modulate_2_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 841.617 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_kernel_modulate_2_0.1 -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_PE_kernel_modulate_2_0_1 
Execute       gen_rtl PE_kernel_modulate_2_0.1 -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_PE_kernel_modulate_2_0_1 
Execute       syn_report -csynth -model PE_kernel_modulate_2_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_2_0_1_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model PE_kernel_modulate_2_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_2_0_1_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model PE_kernel_modulate_2_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_2_0_1.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model PE_kernel_modulate_2_0.1 -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_2_0_1.adb 
Execute       db_write -model PE_kernel_modulate_2_0.1 -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_kernel_modulate_2_0.1 -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_2_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_kernel_modulate_3_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_kernel_modulate_3_0.1 -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_3_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_kernel_modulate_3_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 842.629 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_kernel_modulate_3_0.1 -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_PE_kernel_modulate_3_0_1 
Execute       gen_rtl PE_kernel_modulate_3_0.1 -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_PE_kernel_modulate_3_0_1 
Execute       syn_report -csynth -model PE_kernel_modulate_3_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_3_0_1_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model PE_kernel_modulate_3_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_3_0_1_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model PE_kernel_modulate_3_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_3_0_1.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model PE_kernel_modulate_3_0.1 -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_3_0_1.adb 
Execute       db_write -model PE_kernel_modulate_3_0.1 -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_kernel_modulate_3_0.1 -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_3_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_kernel_modulate_4_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_kernel_modulate_4_0.1 -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_4_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_kernel_modulate_4_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 843.613 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_kernel_modulate_4_0.1 -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_PE_kernel_modulate_4_0_1 
Execute       gen_rtl PE_kernel_modulate_4_0.1 -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_PE_kernel_modulate_4_0_1 
Execute       syn_report -csynth -model PE_kernel_modulate_4_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_4_0_1_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model PE_kernel_modulate_4_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_4_0_1_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model PE_kernel_modulate_4_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_4_0_1.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model PE_kernel_modulate_4_0.1 -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_4_0_1.adb 
Execute       db_write -model PE_kernel_modulate_4_0.1 -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_kernel_modulate_4_0.1 -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_4_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_kernel_modulate_5_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_kernel_modulate_5_0.1 -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_5_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_kernel_modulate_5_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 844.668 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_kernel_modulate_5_0.1 -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_PE_kernel_modulate_5_0_1 
Execute       gen_rtl PE_kernel_modulate_5_0.1 -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_PE_kernel_modulate_5_0_1 
Execute       syn_report -csynth -model PE_kernel_modulate_5_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_5_0_1_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model PE_kernel_modulate_5_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_5_0_1_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model PE_kernel_modulate_5_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_5_0_1.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model PE_kernel_modulate_5_0.1 -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_5_0_1.adb 
Execute       db_write -model PE_kernel_modulate_5_0.1 -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_kernel_modulate_5_0.1 -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_5_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_kernel_modulate_6_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_kernel_modulate_6_0.1 -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_6_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_kernel_modulate_6_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 845.680 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_kernel_modulate_6_0.1 -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_PE_kernel_modulate_6_0_1 
Execute       gen_rtl PE_kernel_modulate_6_0.1 -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_PE_kernel_modulate_6_0_1 
Execute       syn_report -csynth -model PE_kernel_modulate_6_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_6_0_1_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model PE_kernel_modulate_6_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_6_0_1_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model PE_kernel_modulate_6_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_6_0_1.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model PE_kernel_modulate_6_0.1 -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_6_0_1.adb 
Execute       db_write -model PE_kernel_modulate_6_0.1 -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_kernel_modulate_6_0.1 -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_6_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_kernel_modulate_7_0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_kernel_modulate_7_0.1 -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_7_0_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_kernel_modulate_7_0_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 846.680 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_kernel_modulate_7_0.1 -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_PE_kernel_modulate_7_0_1 
Execute       gen_rtl PE_kernel_modulate_7_0.1 -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_PE_kernel_modulate_7_0_1 
Execute       syn_report -csynth -model PE_kernel_modulate_7_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_7_0_1_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model PE_kernel_modulate_7_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/PE_kernel_modulate_7_0_1_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model PE_kernel_modulate_7_0.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_7_0_1.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model PE_kernel_modulate_7_0.1 -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_7_0_1.adb 
Execute       db_write -model PE_kernel_modulate_7_0.1 -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_kernel_modulate_7_0.1 -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_7_0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_tile_modulate_Loop_l_data_drain_k9_proc22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_drain_k9_proc22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'systolic_tile_modulate_Loop_l_data_drain_k9_proc22' pipeline 'l_data_drain_k9_l_S_n_5_n1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_tile_modulate_Loop_l_data_drain_k9_proc22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 847.871 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl systolic_tile_modulate_Loop_l_data_drain_k9_proc22 -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
Execute       gen_rtl systolic_tile_modulate_Loop_l_data_drain_k9_proc22 -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
Execute       syn_report -csynth -model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/systolic_tile_modulate_Loop_l_data_drain_k9_proc22_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/systolic_tile_modulate_Loop_l_data_drain_k9_proc22_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_drain_k9_proc22.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_drain_k9_proc22.adb 
Execute       db_write -model systolic_tile_modulate_Loop_l_data_drain_k9_proc22 -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info systolic_tile_modulate_Loop_l_data_drain_k9_proc22 -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_drain_k9_proc22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_tile_modulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model systolic_tile_modulate -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate.compgen.tcl 
WARNING: [HLS 200-656] Deadlocks can occur since process systolic_tile_modulate_Loop_l_data_load_k8_proc21 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_tile_modulate'.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_2_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_4_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_6_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_8_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_10_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_12_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_14_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_1_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_1_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_2_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_3_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_3_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_5_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_4_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_7_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_5_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_9_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_6_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_11_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_7_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_13_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_fifo_8_U(systolic_modulate_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_fifo_15_U(systolic_modulate_fifo_w32_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_kernel_modulate_0_0_1_U0_U(systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_kernel_modulate_1_0_1_U0_U(systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_kernel_modulate_2_0_1_U0_U(systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_kernel_modulate_3_0_1_U0_U(systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_kernel_modulate_4_0_1_U0_U(systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_kernel_modulate_5_0_1_U0_U(systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_kernel_modulate_6_0_1_U0_U(systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_kernel_modulate_7_0_1_U0_U(systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_U(systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 851.465 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl systolic_tile_modulate -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_systolic_tile_modulate 
Execute       gen_rtl systolic_tile_modulate -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_systolic_tile_modulate 
Execute       syn_report -csynth -model systolic_tile_modulate -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/systolic_tile_modulate_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model systolic_tile_modulate -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/systolic_tile_modulate_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model systolic_tile_modulate -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model systolic_tile_modulate -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate.adb 
Execute       db_write -model systolic_tile_modulate -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info systolic_tile_modulate -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 853.137 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
Execute       gen_rtl dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
Execute       syn_report -csynth -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.adb 
Execute       db_write -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 854.039 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc 
Execute       gen_rtl dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc 
Execute       syn_report -csynth -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.adb 
Execute       db_write -model dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_l_ni_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_l_ni.1 -top_prefix systolic_modulate_ -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1.compgen.tcl 
WARNING: [HLS 200-656] Deadlocks can occur since process dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_l_ni_1'.
INFO: [HLS 200-741] Implementing PIPO systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indvars_iv26_c_U(systolic_modulate_fifo_w5_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_C_0_7_U(systolic_modulate_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_C_0_6_U(systolic_modulate_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_C_0_5_U(systolic_modulate_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_C_0_4_U(systolic_modulate_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_C_0_3_U(systolic_modulate_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_C_0_2_U(systolic_modulate_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_C_0_1_U(systolic_modulate_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'local_C_0_U(systolic_modulate_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 856.453 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_l_ni.1 -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate_dataflow_in_loop_l_ni_1 
Execute       gen_rtl dataflow_in_loop_l_ni.1 -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate_dataflow_in_loop_l_ni_1 
Execute       syn_report -csynth -model dataflow_in_loop_l_ni.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model dataflow_in_loop_l_ni.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/dataflow_in_loop_l_ni_1_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_l_ni.1 -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model dataflow_in_loop_l_ni.1 -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1.adb 
Execute       db_write -model dataflow_in_loop_l_ni.1 -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_l_ni.1 -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_modulate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model systolic_modulate -top_prefix  -sub_prefix systolic_modulate_ -mg_file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_modulate/v217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_modulate/v218' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_modulate/v219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_modulate' to 'ap_ctrl_hs'.
WARNING: [HLS 200-656] Deadlocks can occur since process dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_modulate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 857.762 MB.
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       gen_rtl systolic_modulate -istop -style xilinx -f -lang vhdl -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/vhdl/systolic_modulate 
Execute       gen_rtl systolic_modulate -istop -style xilinx -f -lang vlog -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/verilog/systolic_modulate 
Execute       syn_report -csynth -model systolic_modulate -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/systolic_modulate_csynth.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -rtlxml -model systolic_modulate -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/systolic_modulate_csynth.xml 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -verbosereport -model systolic_modulate -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.verbose.rpt 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       db_write -model systolic_modulate -f -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.adb 
Execute       db_write -model systolic_modulate -bindview -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info systolic_modulate -p /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate 
Execute       export_constraint_db -f -tool general -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.constraint.tcl 
Execute       syn_report -designview -model systolic_modulate -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.design.xml 
Execute       syn_report -csynthDesign -model systolic_modulate -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth.rpt -MHOut /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcu280-fsvh2892-2L-e 
Execute           ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute           ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute       syn_report -wcfg -model systolic_modulate -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model systolic_modulate -o /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.protoinst 
Execute       sc_get_clocks systolic_modulate 
Execute       sc_get_portdomain systolic_modulate 
INFO-FLOW: Model list for RTL component generation: dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc systolic_tile_modulate_Loop_l_data_load_k8_proc21 PE_kernel_modulate_0_0.1 PE_kernel_modulate_1_0.1 PE_kernel_modulate_2_0.1 PE_kernel_modulate_3_0.1 PE_kernel_modulate_4_0.1 PE_kernel_modulate_5_0.1 PE_kernel_modulate_6_0.1 PE_kernel_modulate_7_0.1 systolic_tile_modulate_Loop_l_data_drain_k9_proc22 systolic_tile_modulate dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc dataflow_in_loop_l_ni.1 systolic_modulate
INFO-FLOW: Handling components in module [dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.compgen.tcl 
INFO-FLOW: Found component systolic_modulate_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model systolic_modulate_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.compgen.tcl 
INFO-FLOW: Found component systolic_modulate_flow_control_loop_pipe.
INFO-FLOW: Append model systolic_modulate_flow_control_loop_pipe
INFO-FLOW: Handling components in module [systolic_tile_modulate_Loop_l_data_load_k8_proc21] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_load_k8_proc21.compgen.tcl 
INFO-FLOW: Found component systolic_modulate_sparsemux_17_3_32_1_1.
INFO-FLOW: Append model systolic_modulate_sparsemux_17_3_32_1_1
INFO-FLOW: Found component systolic_modulate_flow_control_loop_pipe.
INFO-FLOW: Append model systolic_modulate_flow_control_loop_pipe
INFO-FLOW: Handling components in module [PE_kernel_modulate_0_0_1] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_0_0_1.compgen.tcl 
INFO-FLOW: Found component systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1.
INFO-FLOW: Append model systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: Found component systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Handling components in module [PE_kernel_modulate_1_0_1] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_1_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_kernel_modulate_2_0_1] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_2_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_kernel_modulate_3_0_1] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_3_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_kernel_modulate_4_0_1] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_4_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_kernel_modulate_5_0_1] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_5_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_kernel_modulate_6_0_1] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_6_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [PE_kernel_modulate_7_0_1] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_7_0_1.compgen.tcl 
INFO-FLOW: Handling components in module [systolic_tile_modulate_Loop_l_data_drain_k9_proc22] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_drain_k9_proc22.compgen.tcl 
INFO-FLOW: Found component systolic_modulate_flow_control_loop_pipe.
INFO-FLOW: Append model systolic_modulate_flow_control_loop_pipe
INFO-FLOW: Handling components in module [systolic_tile_modulate] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate.compgen.tcl 
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d9_S.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: Found component systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0.
INFO-FLOW: Append model systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0
INFO-FLOW: Found component systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0.
INFO-FLOW: Append model systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0
INFO-FLOW: Found component systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0.
INFO-FLOW: Append model systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0
INFO-FLOW: Found component systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0.
INFO-FLOW: Append model systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0
INFO-FLOW: Found component systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0.
INFO-FLOW: Append model systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0
INFO-FLOW: Found component systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0.
INFO-FLOW: Append model systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0
INFO-FLOW: Found component systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0.
INFO-FLOW: Append model systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0
INFO-FLOW: Found component systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0.
INFO-FLOW: Append model systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0
INFO-FLOW: Found component systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0.
INFO-FLOW: Append model systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0
INFO-FLOW: Handling components in module [dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.compgen.tcl 
INFO-FLOW: Found component systolic_modulate_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model systolic_modulate_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_l_ni_1] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1.compgen.tcl 
INFO-FLOW: Found component systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W.
INFO-FLOW: Append model systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W
INFO-FLOW: Found component systolic_modulate_fifo_w5_d3_S.
INFO-FLOW: Append model systolic_modulate_fifo_w5_d3_S
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S_x.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S_x.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S_x.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S_x.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S_x.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S_x.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S_x.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: Found component systolic_modulate_fifo_w32_d2_S_x.
INFO-FLOW: Append model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: Handling components in module [systolic_modulate] ... 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.compgen.tcl 
INFO-FLOW: Append model dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak
INFO-FLOW: Append model dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc
INFO-FLOW: Append model dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc
INFO-FLOW: Append model systolic_tile_modulate_Loop_l_data_load_k8_proc21
INFO-FLOW: Append model PE_kernel_modulate_0_0_1
INFO-FLOW: Append model PE_kernel_modulate_1_0_1
INFO-FLOW: Append model PE_kernel_modulate_2_0_1
INFO-FLOW: Append model PE_kernel_modulate_3_0_1
INFO-FLOW: Append model PE_kernel_modulate_4_0_1
INFO-FLOW: Append model PE_kernel_modulate_5_0_1
INFO-FLOW: Append model PE_kernel_modulate_6_0_1
INFO-FLOW: Append model PE_kernel_modulate_7_0_1
INFO-FLOW: Append model systolic_tile_modulate_Loop_l_data_drain_k9_proc22
INFO-FLOW: Append model systolic_tile_modulate
INFO-FLOW: Append model dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj
INFO-FLOW: Append model dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc
INFO-FLOW: Append model dataflow_in_loop_l_ni_1
INFO-FLOW: Append model systolic_modulate
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: systolic_modulate_flow_control_loop_pipe_sequential_init systolic_modulate_flow_control_loop_pipe systolic_modulate_sparsemux_17_3_32_1_1 systolic_modulate_flow_control_loop_pipe systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1 systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1 systolic_modulate_flow_control_loop_pipe systolic_modulate_fifo_w32_d2_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d2_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d2_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d2_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d2_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d2_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d2_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d2_S systolic_modulate_fifo_w32_d9_S systolic_modulate_fifo_w32_d2_S systolic_modulate_fifo_w32_d9_S systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0 systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0 systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0 systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0 systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0 systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0 systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0 systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0 systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0 systolic_modulate_flow_control_loop_pipe_sequential_init systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W systolic_modulate_fifo_w5_d3_S systolic_modulate_fifo_w32_d2_S_x systolic_modulate_fifo_w32_d2_S_x systolic_modulate_fifo_w32_d2_S_x systolic_modulate_fifo_w32_d2_S_x systolic_modulate_fifo_w32_d2_S_x systolic_modulate_fifo_w32_d2_S_x systolic_modulate_fifo_w32_d2_S_x systolic_modulate_fifo_w32_d2_S_x dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc systolic_tile_modulate_Loop_l_data_load_k8_proc21 PE_kernel_modulate_0_0_1 PE_kernel_modulate_1_0_1 PE_kernel_modulate_2_0_1 PE_kernel_modulate_3_0_1 PE_kernel_modulate_4_0_1 PE_kernel_modulate_5_0_1 PE_kernel_modulate_6_0_1 PE_kernel_modulate_7_0_1 systolic_tile_modulate_Loop_l_data_drain_k9_proc22 systolic_tile_modulate dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc dataflow_in_loop_l_ni_1 systolic_modulate
INFO-FLOW: Generating /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model systolic_modulate_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model systolic_modulate_flow_control_loop_pipe
INFO-FLOW: To file: write model systolic_modulate_sparsemux_17_3_32_1_1
INFO-FLOW: To file: write model systolic_modulate_flow_control_loop_pipe
INFO-FLOW: To file: write model systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: To file: write model systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model systolic_modulate_flow_control_loop_pipe
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d9_S
INFO-FLOW: To file: write model systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0
INFO-FLOW: To file: write model systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0
INFO-FLOW: To file: write model systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0
INFO-FLOW: To file: write model systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0
INFO-FLOW: To file: write model systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0
INFO-FLOW: To file: write model systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0
INFO-FLOW: To file: write model systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0
INFO-FLOW: To file: write model systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0
INFO-FLOW: To file: write model systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0
INFO-FLOW: To file: write model systolic_modulate_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W
INFO-FLOW: To file: write model systolic_modulate_fifo_w5_d3_S
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: To file: write model systolic_modulate_fifo_w32_d2_S_x
INFO-FLOW: To file: write model dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak
INFO-FLOW: To file: write model dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc
INFO-FLOW: To file: write model dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc
INFO-FLOW: To file: write model systolic_tile_modulate_Loop_l_data_load_k8_proc21
INFO-FLOW: To file: write model PE_kernel_modulate_0_0_1
INFO-FLOW: To file: write model PE_kernel_modulate_1_0_1
INFO-FLOW: To file: write model PE_kernel_modulate_2_0_1
INFO-FLOW: To file: write model PE_kernel_modulate_3_0_1
INFO-FLOW: To file: write model PE_kernel_modulate_4_0_1
INFO-FLOW: To file: write model PE_kernel_modulate_5_0_1
INFO-FLOW: To file: write model PE_kernel_modulate_6_0_1
INFO-FLOW: To file: write model PE_kernel_modulate_7_0_1
INFO-FLOW: To file: write model systolic_tile_modulate_Loop_l_data_drain_k9_proc22
INFO-FLOW: To file: write model systolic_tile_modulate
INFO-FLOW: To file: write model dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj
INFO-FLOW: To file: write model dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc
INFO-FLOW: To file: write model dataflow_in_loop_l_ni_1
INFO-FLOW: To file: write model systolic_modulate
INFO-FLOW: Generating /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/vhdl' dstVlogDir='/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/vlog' tclDir='/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db' modelList='systolic_modulate_flow_control_loop_pipe_sequential_init
systolic_modulate_flow_control_loop_pipe
systolic_modulate_sparsemux_17_3_32_1_1
systolic_modulate_flow_control_loop_pipe
systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1
systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1
systolic_modulate_flow_control_loop_pipe
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0
systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0
systolic_modulate_flow_control_loop_pipe_sequential_init
systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore
systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W
systolic_modulate_fifo_w5_d3_S
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak
dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc
dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc
systolic_tile_modulate_Loop_l_data_load_k8_proc21
PE_kernel_modulate_0_0_1
PE_kernel_modulate_1_0_1
PE_kernel_modulate_2_0_1
PE_kernel_modulate_3_0_1
PE_kernel_modulate_4_0_1
PE_kernel_modulate_5_0_1
PE_kernel_modulate_6_0_1
PE_kernel_modulate_7_0_1
systolic_tile_modulate_Loop_l_data_drain_k9_proc22
systolic_tile_modulate
dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj
dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc
dataflow_in_loop_l_ni_1
systolic_modulate
' expOnly='0'
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_load_k8_proc21.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_0_0_1.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_1_0_1.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_2_0_1.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_3_0_1.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_4_0_1.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_5_0_1.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_6_0_1.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_7_0_1.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_drain_k9_proc22.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1.compgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 859.988 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='systolic_modulate_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc
INFO-FLOW: No bind nodes found for module_name dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc
INFO-FLOW: No bind nodes found for module_name systolic_modulate
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='systolic_modulate_flow_control_loop_pipe_sequential_init
systolic_modulate_flow_control_loop_pipe
systolic_modulate_sparsemux_17_3_32_1_1
systolic_modulate_flow_control_loop_pipe
systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1
systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1
systolic_modulate_flow_control_loop_pipe
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_fifo_w32_d2_S
systolic_modulate_fifo_w32_d9_S
systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0
systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0
systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0
systolic_modulate_flow_control_loop_pipe_sequential_init
systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W_memcore
systolic_modulate_dataflow_in_loop_l_ni_1_local_B_RAM_AUTO_1R1W
systolic_modulate_fifo_w5_d3_S
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
systolic_modulate_fifo_w32_d2_S_x
dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak
dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc
dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc
systolic_tile_modulate_Loop_l_data_load_k8_proc21
PE_kernel_modulate_0_0_1
PE_kernel_modulate_1_0_1
PE_kernel_modulate_2_0_1
PE_kernel_modulate_3_0_1
PE_kernel_modulate_4_0_1
PE_kernel_modulate_5_0_1
PE_kernel_modulate_6_0_1
PE_kernel_modulate_7_0_1
systolic_tile_modulate_Loop_l_data_drain_k9_proc22
systolic_tile_modulate
dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj
dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc
dataflow_in_loop_l_ni_1
systolic_modulate
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.compgen.dataonly.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_load_k8_proc21.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_0_0_1.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_1_0_1.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_2_0_1.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_3_0_1.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_4_0_1.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_5_0_1.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_6_0_1.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/PE_kernel_modulate_7_0_1.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate_Loop_l_data_drain_k9_proc22.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_tile_modulate.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/dataflow_in_loop_l_ni_1.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.constraint.tcl 
Execute       sc_get_clocks systolic_modulate 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/impl/misc/systolic_modulate_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl 
Execute       source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/impl/misc/systolic_modulate_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST systolic_modulate MODULE2INSTS {systolic_modulate systolic_modulate dataflow_in_loop_l_ni_1 dataflow_in_loop_l_ni_1_U0 dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_U0 dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak grp_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak_fu_50 dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc_U0 systolic_tile_modulate systolic_tile_modulate_U0 systolic_tile_modulate_Loop_l_data_load_k8_proc21 systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 PE_kernel_modulate_0_0_1 PE_kernel_modulate_0_0_1_U0 PE_kernel_modulate_1_0_1 PE_kernel_modulate_1_0_1_U0 PE_kernel_modulate_2_0_1 PE_kernel_modulate_2_0_1_U0 PE_kernel_modulate_3_0_1 PE_kernel_modulate_3_0_1_U0 PE_kernel_modulate_4_0_1 PE_kernel_modulate_4_0_1_U0 PE_kernel_modulate_5_0_1 PE_kernel_modulate_5_0_1_U0 PE_kernel_modulate_6_0_1 PE_kernel_modulate_6_0_1_U0 PE_kernel_modulate_7_0_1 PE_kernel_modulate_7_0_1_U0 systolic_tile_modulate_Loop_l_data_drain_k9_proc22 systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0 dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_U0 dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104} INST2MODULE {systolic_modulate systolic_modulate dataflow_in_loop_l_ni_1_U0 dataflow_in_loop_l_ni_1 dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_U0 dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc grp_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak_fu_50 dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc_U0 dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc systolic_tile_modulate_U0 systolic_tile_modulate systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 systolic_tile_modulate_Loop_l_data_load_k8_proc21 PE_kernel_modulate_0_0_1_U0 PE_kernel_modulate_0_0_1 PE_kernel_modulate_1_0_1_U0 PE_kernel_modulate_1_0_1 PE_kernel_modulate_2_0_1_U0 PE_kernel_modulate_2_0_1 PE_kernel_modulate_3_0_1_U0 PE_kernel_modulate_3_0_1 PE_kernel_modulate_4_0_1_U0 PE_kernel_modulate_4_0_1 PE_kernel_modulate_5_0_1_U0 PE_kernel_modulate_5_0_1 PE_kernel_modulate_6_0_1_U0 PE_kernel_modulate_6_0_1 PE_kernel_modulate_7_0_1_U0 PE_kernel_modulate_7_0_1 systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0 systolic_tile_modulate_Loop_l_data_drain_k9_proc22 dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_U0 dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj} INSTDATA {systolic_modulate {DEPTH 1 CHILDREN dataflow_in_loop_l_ni_1_U0} dataflow_in_loop_l_ni_1_U0 {DEPTH 2 CHILDREN {dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_U0 dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc_U0 systolic_tile_modulate_U0 dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_U0}} dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_U0 {DEPTH 3 CHILDREN grp_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak_fu_50} grp_dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak_fu_50 {DEPTH 4 CHILDREN {}} dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc_U0 {DEPTH 3 CHILDREN {}} systolic_tile_modulate_U0 {DEPTH 3 CHILDREN {systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 PE_kernel_modulate_0_0_1_U0 PE_kernel_modulate_1_0_1_U0 PE_kernel_modulate_2_0_1_U0 PE_kernel_modulate_3_0_1_U0 PE_kernel_modulate_4_0_1_U0 PE_kernel_modulate_5_0_1_U0 PE_kernel_modulate_6_0_1_U0 PE_kernel_modulate_7_0_1_U0 systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0}} systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 {DEPTH 4 CHILDREN {}} PE_kernel_modulate_0_0_1_U0 {DEPTH 4 CHILDREN {}} PE_kernel_modulate_1_0_1_U0 {DEPTH 4 CHILDREN {}} PE_kernel_modulate_2_0_1_U0 {DEPTH 4 CHILDREN {}} PE_kernel_modulate_3_0_1_U0 {DEPTH 4 CHILDREN {}} PE_kernel_modulate_4_0_1_U0 {DEPTH 4 CHILDREN {}} PE_kernel_modulate_5_0_1_U0 {DEPTH 4 CHILDREN {}} PE_kernel_modulate_6_0_1_U0 {DEPTH 4 CHILDREN {}} PE_kernel_modulate_7_0_1_U0 {DEPTH 4 CHILDREN {}} systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0 {DEPTH 4 CHILDREN {}} dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_U0 {DEPTH 3 CHILDREN grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104} grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104 {DEPTH 4 CHILDREN {}}} MODULEDATA {dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc_Pipeline_l_load_A_tile_ak {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln655_fu_88_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:655 VARIABLE add_ln655 LOOP l_load_A_tile_ak BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_l_ni_1_Loop_l_load_B_tile_bk_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_1_fu_253_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666 VARIABLE add_ln666_1 LOOP l_load_B_tile_bk_l_bj BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln666_fu_265_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:666 VARIABLE add_ln666 LOOP l_load_B_tile_bk_l_bj BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln669_fu_327_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:669 VARIABLE add_ln669 LOOP l_load_B_tile_bk_l_bj BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln667_fu_352_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:667 VARIABLE add_ln667 LOOP l_load_B_tile_bk_l_bj BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} systolic_tile_modulate_Loop_l_data_load_k8_proc21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln578_1_fu_356_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578 VARIABLE add_ln578_1 LOOP l_data_load_k8_l_S_n_1_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln578_fu_368_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:578 VARIABLE add_ln578 LOOP l_data_load_k8_l_S_n_1_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_fu_419_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:583 VARIABLE add_ln583 LOOP l_data_load_k8_l_S_n_1_n BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} PE_kernel_modulate_0_0_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_2_fu_116_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:267 VARIABLE k_2 LOOP l_S_k_0_k BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U39 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:276 VARIABLE v15 LOOP l_S_k_0_k BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U38 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:278 VARIABLE v17 LOOP l_S_k_0_k BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_kernel_modulate_1_0_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k1_2_fu_116_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:306 VARIABLE k1_2 LOOP l_S_k_0_k1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U48 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:315 VARIABLE v36 LOOP l_S_k_0_k1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U47 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:317 VARIABLE v38 LOOP l_S_k_0_k1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_kernel_modulate_2_0_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k2_2_fu_116_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:345 VARIABLE k2_2 LOOP l_S_k_0_k2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U55 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:354 VARIABLE v57 LOOP l_S_k_0_k2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U54 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:356 VARIABLE v59 LOOP l_S_k_0_k2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_kernel_modulate_3_0_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k3_2_fu_116_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:384 VARIABLE k3_2 LOOP l_S_k_0_k3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U62 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:393 VARIABLE v78 LOOP l_S_k_0_k3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U61 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:395 VARIABLE v80 LOOP l_S_k_0_k3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_kernel_modulate_4_0_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k4_2_fu_116_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:423 VARIABLE k4_2 LOOP l_S_k_0_k4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U69 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:432 VARIABLE v99 LOOP l_S_k_0_k4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U68 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:434 VARIABLE v101 LOOP l_S_k_0_k4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_kernel_modulate_5_0_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k5_2_fu_116_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462 VARIABLE k5_2 LOOP l_S_k_0_k5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:471 VARIABLE v120 LOOP l_S_k_0_k5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U75 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473 VARIABLE v122 LOOP l_S_k_0_k5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_kernel_modulate_6_0_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k6_2_fu_116_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:501 VARIABLE k6_2 LOOP l_S_k_0_k6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:510 VARIABLE v141 LOOP l_S_k_0_k6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U82 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:512 VARIABLE v143 LOOP l_S_k_0_k6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} PE_kernel_modulate_7_0_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k7_2_fu_116_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:540 VARIABLE k7_2 LOOP l_S_k_0_k7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:549 VARIABLE v162 LOOP l_S_k_0_k7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 2 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_3_full_dsp_1_U89 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:551 VARIABLE v164 LOOP l_S_k_0_k7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd}}} AREA {DSP 5 BRAM 0 URAM 0}} systolic_tile_modulate_Loop_l_data_drain_k9_proc22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_fu_164_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:628 VARIABLE add_ln628 LOOP l_data_drain_k9_l_S_n_5_n1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln633_fu_197_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:633 VARIABLE add_ln633 LOOP l_data_drain_k9_l_S_n_5_n1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} systolic_tile_modulate {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:572 VARIABLE A_fifo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_2_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_4_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_6_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_8_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_10_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_12_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_14_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_1_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:572 VARIABLE A_fifo_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_1_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_2_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:572 VARIABLE A_fifo_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_3_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_3_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:572 VARIABLE A_fifo_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_5_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_4_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:572 VARIABLE A_fifo_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_7_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_5_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:572 VARIABLE A_fifo_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_9_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_6_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:572 VARIABLE A_fifo_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_11_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_7_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:572 VARIABLE A_fifo_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_13_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME A_fifo_8_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:572 VARIABLE A_fifo_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME B_fifo_15_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:574 VARIABLE B_fifo_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 40 BRAM 0 URAM 0}} dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln674_fu_159_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674 VARIABLE add_ln674 LOOP l_store_C_tile_sj BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_173_p2 SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674 VARIABLE empty LOOP l_store_C_tile_sj BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_l_ni_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_0_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:645 VARIABLE local_A_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 8 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME indvars_iv26_c_U SOURCE :0 VARIABLE indvars_iv26_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {5 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646 VARIABLE local_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 8 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_1_49_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646 VARIABLE local_B_1_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 8 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_2_50_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646 VARIABLE local_B_2_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 8 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_3_51_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646 VARIABLE local_B_3_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 8 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_3_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646 VARIABLE local_B_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 8 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_2_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646 VARIABLE local_B_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 8 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_1_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646 VARIABLE local_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 8 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_4_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646 VARIABLE local_B_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 8 2} STORAGEUSAGE {ram_1p channel} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME local_C_0_7_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649 VARIABLE local_C_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME local_C_0_6_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649 VARIABLE local_C_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME local_C_0_5_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649 VARIABLE local_C_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME local_C_0_4_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649 VARIABLE local_C_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME local_C_0_3_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649 VARIABLE local_C_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME local_C_0_2_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649 VARIABLE local_C_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME local_C_0_1_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649 VARIABLE local_C_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME local_C_0_U SOURCE /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649 VARIABLE local_C_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 40 BRAM 0 URAM 0}} dataflow_in_loop_l_ni_1_Loop_l_load_A_tile_ak_proc {AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc {AREA {DSP 0 BRAM 0 URAM 0}} systolic_modulate {AREA {DSP 40 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 867.848 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for systolic_modulate.
INFO: [VLOG 209-307] Generating Verilog RTL for systolic_modulate.
Execute       syn_report -model systolic_modulate -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.00 MHz
Command     autosyn done; 2.56 sec.
Command   csynth_design done; 20.2 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.56 seconds. CPU system time: 0.95 seconds. Elapsed time: 20.2 seconds; current allocated memory: 234.723 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls opened at Mon Nov 04 21:47:55 CST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=kernel.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(9)
Execute     add_files /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp 
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=kernel.h' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.h' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(10)
Execute     add_files /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.h 
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=tb_sa.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=tb_sa.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(11)
Execute     add_files -tb /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=systolic_modulate' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=systolic_modulate' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(7)
Execute     set_top systolic_modulate 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcu280-fsvh2892-2L-e' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcu280-fsvh2892-2L-e' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(1)
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 0.55 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.62 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(8)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.63 sec.
Execute   apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: TB processing: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/tb_sa.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/tb_sa.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/tb_sa.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.19 sec.
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: TB processing: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/kernel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.62 sec.
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.DependenceCheck.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 10.48 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 36.75 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 45.18 seconds. CPU system time: 1.51 seconds. Elapsed time: 36.75 seconds; current allocated memory: 20.199 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls opened at Tue Nov 05 00:41:36 CST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=kernel.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(9)
Execute     add_files /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp 
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=kernel.h' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.h' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(10)
Execute     add_files /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.h 
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=tb_sa.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=tb_sa.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(11)
Execute     add_files -tb /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=systolic_modulate' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=systolic_modulate' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(7)
Execute     set_top systolic_modulate 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcu280-fsvh2892-2L-e' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcu280-fsvh2892-2L-e' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(1)
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 0.89 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.96 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(8)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.97 sec.
Execute   apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline
Execute   csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.55 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.13 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.55 seconds; current allocated memory: 0.062 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls opened at Tue Nov 05 00:41:53 CST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=kernel.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(9)
Execute     add_files /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp 
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=kernel.h' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=kernel.h' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(10)
Execute     add_files /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.h 
INFO: [HLS 200-10] Adding design file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=tb_sa.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=tb_sa.cpp' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(11)
Execute     add_files -tb /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=systolic_modulate' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=systolic_modulate' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(7)
Execute     set_top systolic_modulate 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcu280-fsvh2892-2L-e' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcu280-fsvh2892-2L-e' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(1)
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 0.54 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.61 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(8)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.62 sec.
Execute   apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/config.cmdline
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: TB processing: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/tb_sa.cpp /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/tb_sa.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/tb_sa.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/tb_sa.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.24 sec.
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: TB processing: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/kernel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/kernel.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.64 sec.
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.rtl_wrap.cfg.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.DependenceCheck.tcl 
Execute     source /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/.autopilot/db/systolic_modulate.tbgen.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 11.14 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 39.21 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 45.05 seconds. CPU system time: 1.94 seconds. Elapsed time: 39.21 seconds; current allocated memory: 17.508 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
