
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000036                       # Number of seconds simulated
sim_ticks                                    36035500                       # Number of ticks simulated
final_tick                                   36035500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162089                       # Simulator instruction rate (inst/s)
host_op_rate                                   173231                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55584403                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659984                       # Number of bytes of host memory used
host_seconds                                     0.65                       # Real time elapsed on the host
sim_insts                                      105076                       # Number of instructions simulated
sim_ops                                        112303                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          20672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              72448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  5                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1062063798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         573656533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          88801321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          28416423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         103009532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          30192449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          94129400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          30192449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2010461906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1062063798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     88801321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    103009532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     94129400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1348004052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8880132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8880132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8880132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1062063798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        573656533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         88801321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         28416423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        103009532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         30192449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         94129400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         30192449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2019342038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1133                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          5                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1133                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        5                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  72192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   72512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      36028000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1133                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    5                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.009390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.896640                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.171061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           75     35.21%     35.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           50     23.47%     58.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19      8.92%     67.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      6.57%     74.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      5.16%     79.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      4.23%     83.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      4.23%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.41%     89.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23     10.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          213                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     15525750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                36675750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5640000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13763.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32513.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2003.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2012.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.95                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      903                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31659.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1209600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   660000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6052800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21414330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                58500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               31429470                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1000.779175                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE         1000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30377750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   196560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   107250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1123200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20767950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               625500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24854700                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            791.424932                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1071250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29432750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9847                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7674                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              930                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6722                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3682                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            54.775364                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    844                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 115                       # Number of system calls
system.cpu0.numCycles                           72072                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18230                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         48929                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9847                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4526                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        19491                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2003                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5411                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  613                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             38724                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.461652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.850736                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   29249     75.53%     75.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     695      1.79%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     865      2.23%     79.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     638      1.65%     81.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     578      1.49%     82.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     487      1.26%     83.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     624      1.61%     85.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     933      2.41%     87.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4655     12.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               38724                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.136627                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.678891                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14443                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                15410                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     7454                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  715                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   702                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 917                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  311                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 49875                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1120                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   702                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   15134                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2398                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7106                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     7431                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 5953                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 48099                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   183                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   226                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  5272                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              59282                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               226904                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           60043                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                41258                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   18024                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               131                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           131                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3399                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                7484                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5980                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              672                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             594                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     45024                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                277                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    39604                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               81                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          12808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        33655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            71                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        38724                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.022725                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.927863                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              26828     69.28%     69.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3206      8.28%     77.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2045      5.28%     82.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               1657      4.28%     87.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1601      4.13%     91.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1060      2.74%     93.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                913      2.36%     96.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               1157      2.99%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                257      0.66%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          38724                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    722     59.62%     59.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    60      4.95%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     64.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   211     17.42%     82.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  218     18.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                26869     67.84%     67.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 549      1.39%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     69.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                6965     17.59%     86.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               5218     13.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 39604                       # Type of FU issued
system.cpu0.iq.rate                          0.549506                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1211                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.030578                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            119164                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            58144                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        37657                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 60                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 40783                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     32                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             111                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2742                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1358                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          128                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   702                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1790                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  543                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              45309                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              212                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 7484                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5980                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               126                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            65                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           134                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          554                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 688                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                38761                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 6656                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              843                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       11691                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6466                       # Number of branches executed
system.cpu0.iew.exec_stores                      5035                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.537809                       # Inst execution rate
system.cpu0.iew.wb_sent                         37973                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        37685                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    21648                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    45581                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.522880                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.474935                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          12819                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              631                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        36697                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.885440                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.033245                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        27642     75.32%     75.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         3126      8.52%     83.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1371      3.74%     87.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          577      1.57%     89.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          927      2.53%     91.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          723      1.97%     93.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          368      1.00%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          341      0.93%     95.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1622      4.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        36697                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               27999                       # Number of instructions committed
system.cpu0.commit.committedOps                 32493                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          9364                       # Number of memory references committed
system.cpu0.commit.loads                         4742                       # Number of loads committed
system.cpu0.commit.membars                        121                       # Number of memory barriers committed
system.cpu0.commit.branches                      5487                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    27555                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 317                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           22590     69.52%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            536      1.65%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     71.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.18% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.18% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           4742     14.59%     85.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4622     14.22%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            32493                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1622                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       80009                       # The number of ROB reads
system.cpu0.rob.rob_writes                      92667                       # The number of ROB writes
system.cpu0.timesIdled                            400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          33348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      27999                       # Number of Instructions Simulated
system.cpu0.committedOps                        32493                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.574092                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.574092                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.388487                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.388487                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   46396                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  21178                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   133893                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   26291                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  12617                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               18                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          170.742937                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               8761                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              310                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            28.261290                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   170.742937                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.166741                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.166741                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          292                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            21970                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           21970                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         5994                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           5994                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2666                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         8660                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            8660                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         8665                       # number of overall hits
system.cpu0.dcache.overall_hits::total           8665                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          243                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          243                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1805                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1805                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2048                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2048                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2049                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2049                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     15313500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     15313500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    102179223                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    102179223                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    117492723                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    117492723                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    117492723                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    117492723                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         6237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        10708                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        10708                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        10714                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        10714                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.038961                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038961                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.403713                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.403713                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.191259                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.191259                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.191245                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.191245                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 63018.518519                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63018.518519                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 56608.987812                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56608.987812                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 57369.493652                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57369.493652                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 57341.494876                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57341.494876                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.133333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu0.dcache.writebacks::total                5                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           85                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1634                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1634                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1719                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1719                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          158                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          158                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          171                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          329                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          330                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          330                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10009000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10009000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9549751                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9549751                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     19558751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     19558751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     19611001                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     19611001                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.025333                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.025333                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038246                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038246                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.030725                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.030725                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.030801                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.030801                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63348.101266                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63348.101266                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55846.497076                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55846.497076                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 59449.091185                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59449.091185                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 59427.275758                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59427.275758                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              219                       # number of replacements
system.cpu0.icache.tags.tagsinuse          244.081652                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4617                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              598                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.720736                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   244.081652                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.476722                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.476722                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            11420                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           11420                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4617                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4617                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4617                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4617                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4617                       # number of overall hits
system.cpu0.icache.overall_hits::total           4617                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          794                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          794                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          794                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           794                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          794                       # number of overall misses
system.cpu0.icache.overall_misses::total          794                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43558000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43558000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43558000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43558000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43558000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43558000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5411                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5411                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5411                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5411                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.146738                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.146738                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.146738                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.146738                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.146738                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.146738                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54858.942065                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54858.942065                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54858.942065                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54858.942065                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54858.942065                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54858.942065                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          195                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          195                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          195                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          599                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          599                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          599                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          599                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          599                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          599                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33704250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33704250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33704250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33704250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33704250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33704250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.110700                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110700                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.110700                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110700                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.110700                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110700                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56267.529215                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56267.529215                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56267.529215                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56267.529215                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56267.529215                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56267.529215                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   8140                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7650                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              156                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                4600                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   4044                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.913043                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    237                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           13014                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2602                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         35378                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       8140                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4281                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         6811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    387                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     1162                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   66                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples              9614                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.886104                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.834671                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    4415     45.92%     45.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     194      2.02%     47.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      88      0.92%     48.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     172      1.79%     50.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     142      1.48%     52.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     172      1.79%     53.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     155      1.61%     55.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      91      0.95%     56.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4185     43.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                9614                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.625480                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.718457                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2129                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2612                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     4196                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  510                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   166                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 226                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 34831                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   166                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2457                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    432                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1702                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     4341                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  515                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 34151                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   268                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              58189                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               165713                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           46416                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                50788                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    7386                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                44                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2333                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                5073                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1041                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              327                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             136                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     33156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 83                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    31456                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               26                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        10881                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples         9614                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.271895                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       3.141042                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3775     39.27%     39.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                613      6.38%     45.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                462      4.81%     50.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                392      4.08%     54.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                162      1.69%     56.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                214      2.23%     58.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1117     11.62%     70.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2709     28.18%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                170      1.77%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           9614                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2059     89.21%     89.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    58      2.51%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   121      5.24%     96.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   70      3.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                25217     80.17%     80.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 388      1.23%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                5030     15.99%     97.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                821      2.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 31456                       # Type of FU issued
system.cpu1.iq.rate                          2.417089                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2308                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.073372                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             74860                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            37337                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        30912                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 33764                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          748                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          370                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   166                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    434                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              33242                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 5073                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1041                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            40                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 138                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                31247                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 4955                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              209                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        5730                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    6863                       # Number of branches executed
system.cpu1.iew.exec_stores                       775                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.401030                       # Inst execution rate
system.cpu1.iew.wb_sent                         31024                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        30912                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    22073                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    43402                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.375288                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.508571                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4017                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              129                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples         9013                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.234439                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.633779                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3939     43.70%     43.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         1190     13.20%     56.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          161      1.79%     58.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          170      1.89%     60.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           83      0.92%     61.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          133      1.48%     62.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           74      0.82%     63.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          415      4.60%     68.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2848     31.60%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         9013                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               28182                       # Number of instructions committed
system.cpu1.commit.committedOps                 29152                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          4996                       # Number of memory references committed
system.cpu1.commit.loads                         4325                       # Number of loads committed
system.cpu1.commit.membars                         39                       # Number of memory barriers committed
system.cpu1.commit.branches                      6547                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    22772                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 103                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           23769     81.53%     81.53% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            387      1.33%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           4325     14.84%     97.70% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           671      2.30%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            29152                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2848                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       38944                       # The number of ROB reads
system.cpu1.rob.rob_writes                      67014                       # The number of ROB writes
system.cpu1.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       59057                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      28182                       # Number of Instructions Simulated
system.cpu1.committedOps                        29152                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.461784                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.461784                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.165514                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.165514                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   42205                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  14245                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   107940                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   39455                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   6083                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    20                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            5.736108                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               5401                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               41                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           131.731707                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.736108                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005602                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.005602                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.040039                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            11124                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           11124                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         4756                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4756                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          638                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           638                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         5394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            5394                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         5396                       # number of overall hits
system.cpu1.dcache.overall_hits::total           5396                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          100                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          100                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           25                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          125                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           125                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          129                       # number of overall misses
system.cpu1.dcache.overall_misses::total          129                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2593000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2593000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1254498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1254498                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        62500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        62500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      3847498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3847498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      3847498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3847498                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         4856                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         4856                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          663                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          663                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         5519                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         5519                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         5525                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         5525                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.020593                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020593                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.037707                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037707                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.022649                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022649                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.023348                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023348                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data        25930                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total        25930                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 50179.920000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 50179.920000                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 30779.984000                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30779.984000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 29825.565891                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29825.565891                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           61                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           15                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           76                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           76                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           39                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           49                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           52                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       907750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       907750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       369251                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       369251                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data       127000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       127000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        47000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1277001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1277001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1404001                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1404001                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008031                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008031                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.015083                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.015083                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008878                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008878                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.009412                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009412                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 23275.641026                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23275.641026                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 36925.100000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36925.100000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 42333.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 42333.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 26061.244898                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26061.244898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 27000.019231                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27000.019231                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.808072                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1086                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            21.720000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.808072                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013297                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013297                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             2374                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            2374                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         1086                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1086                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         1086                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1086                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         1086                       # number of overall hits
system.cpu1.icache.overall_hits::total           1086                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           76                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           76                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           76                       # number of overall misses
system.cpu1.icache.overall_misses::total           76                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      5262750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5262750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      5262750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5262750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      5262750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5262750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         1162                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1162                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         1162                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1162                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         1162                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1162                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.065404                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.065404                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.065404                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.065404                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.065404                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.065404                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 69246.710526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69246.710526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 69246.710526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69246.710526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 69246.710526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69246.710526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          597                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          597                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           26                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           26                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           26                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4105250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4105250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4105250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4105250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4105250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4105250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.043029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.043029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.043029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.043029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.043029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.043029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst        82105                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        82105                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst        82105                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        82105                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst        82105                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        82105                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   7557                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             7022                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              171                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                3932                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   3710                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.354018                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    223                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           12495                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2749                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         33197                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       7557                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              3933                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         6208                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    413                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     1203                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   90                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples              9187                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.842386                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.825297                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    4251     46.27%     46.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     187      2.04%     48.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      81      0.88%     49.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     183      1.99%     51.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     143      1.56%     52.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     166      1.81%     54.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     157      1.71%     56.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      94      1.02%     57.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    3925     42.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                9187                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.604802                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.656823                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2128                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 2433                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     3985                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  464                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   176                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 249                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 32831                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  118                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   176                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2441                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    447                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1566                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     4102                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  454                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 32079                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                   232                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              53846                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               155606                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           43560                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                46421                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    7410                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2126                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                4797                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1119                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              318                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             151                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     30980                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 80                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    29257                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               27                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        11138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples         9187                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.184609                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       3.125555                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3680     40.06%     40.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                610      6.64%     46.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                459      5.00%     51.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                379      4.13%     55.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                175      1.90%     57.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                221      2.41%     60.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1026     11.17%     71.30% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2465     26.83%     98.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                172      1.87%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total           9187                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1906     88.08%     88.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    57      2.63%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   121      5.59%     96.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   80      3.70%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                23248     79.46%     79.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 388      1.33%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                4742     16.21%     97.00% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                879      3.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 29257                       # Type of FU issued
system.cpu2.iq.rate                          2.341497                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2164                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.073965                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             69892                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            35372                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        28673                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 31421                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          786                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          480                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   176                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    448                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              31063                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 4797                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1119                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            36                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          112                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 148                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                29029                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 4664                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              228                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        5487                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    6298                       # Number of branches executed
system.cpu2.iew.exec_stores                       823                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.323249                       # Inst execution rate
system.cpu2.iew.wb_sent                         28786                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        28673                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    20352                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    39984                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.294758                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.509004                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4208                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              141                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples         8562                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.125204                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.606730                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3844     44.90%     44.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         1134     13.24%     58.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          163      1.90%     60.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          172      2.01%     62.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           82      0.96%     63.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          123      1.44%     64.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           74      0.86%     65.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          365      4.26%     69.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         2605     30.43%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         8562                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               25837                       # Number of instructions committed
system.cpu2.commit.committedOps                 26758                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          4650                       # Number of memory references committed
system.cpu2.commit.loads                         4011                       # Number of loads committed
system.cpu2.commit.membars                         38                       # Number of memory barriers committed
system.cpu2.commit.branches                      5966                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    20950                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  98                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           21721     81.18%     81.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            387      1.45%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           4011     14.99%     97.61% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           639      2.39%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            26758                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 2605                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       36559                       # The number of ROB reads
system.cpu2.rob.rob_writes                      62664                       # The number of ROB writes
system.cpu2.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       59576                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      25837                       # Number of Instructions Simulated
system.cpu2.committedOps                        26758                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.483609                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.483609                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.067787                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.067787                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   39116                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  13433                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   100353                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   35908                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   5843                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            5.328934                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               5090                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               40                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           127.250000                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     5.328934                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.005204                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.005204                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            10470                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           10470                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         4479                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           4479                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          607                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           607                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         5086                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            5086                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         5088                       # number of overall hits
system.cpu2.dcache.overall_hits::total           5088                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           84                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           25                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          109                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           109                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          113                       # number of overall misses
system.cpu2.dcache.overall_misses::total          113                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2471249                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2471249                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1299250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1299250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        49000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        49000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      3770499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3770499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      3770499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3770499                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         4563                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         4563                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          632                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          632                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         5195                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         5195                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         5201                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         5201                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.018409                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018409                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.039557                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.039557                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.020982                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020982                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.021727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021727                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 29419.630952                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29419.630952                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data        51970                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        51970                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12250                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 34591.733945                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34591.733945                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 33367.247788                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33367.247788                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           46                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           61                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           61                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           38                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           10                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           48                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           51                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       985751                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       985751                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       393000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       393000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        77500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        77500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        37000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1378751                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1378751                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1456251                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1456251                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008328                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008328                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.015823                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015823                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.009240                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.009240                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.009806                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.009806                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 25940.815789                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25940.815789                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data        39300                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        39300                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 25833.333333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 25833.333333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 28723.979167                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28723.979167                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 28553.941176                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28553.941176                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.166608                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               1115                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               58                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            19.224138                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.166608                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.013997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.013997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2464                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2464                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         1115                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1115                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         1115                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1115                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         1115                       # number of overall hits
system.cpu2.icache.overall_hits::total           1115                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           88                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           88                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           88                       # number of overall misses
system.cpu2.icache.overall_misses::total           88                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5916750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5916750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5916750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5916750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5916750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5916750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         1203                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1203                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         1203                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1203                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         1203                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1203                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.073150                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.073150                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.073150                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.073150                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.073150                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.073150                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 67235.795455                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67235.795455                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 67235.795455                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67235.795455                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 67235.795455                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67235.795455                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          621                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   310.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           30                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           30                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           58                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           58                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           58                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4495750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4495750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4495750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4495750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4495750                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4495750                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.048213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.048213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.048213                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.048213                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.048213                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.048213                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 77512.931034                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 77512.931034                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 77512.931034                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 77512.931034                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 77512.931034                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 77512.931034                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   6683                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             6178                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              147                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                6321                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   3249                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            51.400095                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    195                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           12196                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2903                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         29384                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       6683                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              3444                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         5727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    365                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     1098                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   70                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples              8820                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.546939                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.816246                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    4445     50.40%     50.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     173      1.96%     52.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      77      0.87%     53.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     146      1.66%     54.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     126      1.43%     56.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     140      1.59%     57.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     146      1.66%     59.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      97      1.10%     60.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3470     39.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                8820                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.547967                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.409315                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2113                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 2609                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     3536                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  409                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   152                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 233                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 29012                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   152                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2398                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    371                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1871                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     3634                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  393                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 28334                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                   203                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              47539                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               137474                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           38561                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                41285                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    6253                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            39                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     1867                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                4293                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                945                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              324                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             298                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     27410                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 71                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    25926                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               14                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           3581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         9461                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples         8820                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.939456                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       3.093905                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3836     43.49%     43.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                600      6.80%     50.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                442      5.01%     55.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                386      4.38%     59.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                145      1.64%     61.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                183      2.07%     63.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                911     10.33%     73.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2213     25.09%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                104      1.18%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           8820                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1682     90.09%     90.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    62      3.32%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    86      4.61%     98.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   37      1.98%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                20568     79.33%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 388      1.50%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                4236     16.34%     97.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                734      2.83%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 25926                       # Type of FU issued
system.cpu3.iq.rate                          2.125779                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       1867                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.072013                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             62553                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            31075                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        25441                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 27793                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          678                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          351                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   152                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    371                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              27484                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 4293                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 945                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                33                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            27                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           96                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 123                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                25710                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 4160                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              216                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        4853                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    5539                       # Number of branches executed
system.cpu3.iew.exec_stores                       693                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.108068                       # Inst execution rate
system.cpu3.iew.wb_sent                         25550                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        25441                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    18060                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    35338                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.086012                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.511065                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           3505                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              117                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         8296                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.880906                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.541987                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3958     47.71%     47.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         1127     13.58%     61.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          177      2.13%     63.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          156      1.88%     65.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           73      0.88%     66.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           93      1.12%     67.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           75      0.90%     68.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          352      4.24%     72.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         2285     27.54%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         8296                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               23058                       # Number of instructions committed
system.cpu3.commit.committedOps                 23900                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          4209                       # Number of memory references committed
system.cpu3.commit.loads                         3615                       # Number of loads committed
system.cpu3.commit.membars                         35                       # Number of memory barriers committed
system.cpu3.commit.branches                      5274                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    18769                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  89                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           19304     80.77%     80.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            387      1.62%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           3615     15.13%     97.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           594      2.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            23900                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 2285                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       33065                       # The number of ROB reads
system.cpu3.rob.rob_writes                      55420                       # The number of ROB writes
system.cpu3.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       59875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      23058                       # Number of Instructions Simulated
system.cpu3.committedOps                        23900                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.528927                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.528927                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.890620                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.890620                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   34718                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  12123                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    89127                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   31571                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   5257                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            5.460013                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4612                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               43                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           107.255814                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     5.460013                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.005332                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.005332                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           43                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.041992                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             9465                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            9465                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         4044                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           4044                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          562                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           562                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         4606                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            4606                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         4608                       # number of overall hits
system.cpu3.dcache.overall_hits::total           4608                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           63                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           26                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           89                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            89                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           93                       # number of overall misses
system.cpu3.dcache.overall_misses::total           93                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1679250                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1679250                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1474750                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1474750                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      3154000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      3154000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      3154000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      3154000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         4107                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4107                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          588                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          588                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         4695                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         4695                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         4701                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         4701                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.015340                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015340                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.044218                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.044218                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.018956                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018956                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.019783                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019783                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 26654.761905                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26654.761905                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 56721.153846                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56721.153846                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 12666.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12666.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 35438.202247                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35438.202247                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 33913.978495                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33913.978495                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           26                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           40                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           40                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           37                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           49                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           52                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       929250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       929250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       467750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       467750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        27501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        27501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1397000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1397000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1471750                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1471750                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.009009                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009009                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.020408                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.020408                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.010437                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010437                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011061                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011061                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 25114.864865                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25114.864865                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 38979.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 38979.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 24916.666667                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 24916.666667                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9167                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9167                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 28510.204082                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28510.204082                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 28302.884615                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28302.884615                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.423500                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               1024                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            19.320755                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.423500                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.012546                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.012546                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             2249                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            2249                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         1024                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1024                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         1024                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1024                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         1024                       # number of overall hits
system.cpu3.icache.overall_hits::total           1024                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           74                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           74                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           74                       # number of overall misses
system.cpu3.icache.overall_misses::total           74                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4411000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4411000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4411000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4411000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4411000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4411000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         1098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         1098                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         1098                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         1098                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         1098                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         1098                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.067395                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.067395                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.067395                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.067395                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.067395                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.067395                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 59608.108108                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59608.108108                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 59608.108108                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59608.108108                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 59608.108108                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59608.108108                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3483500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3483500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3483500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3483500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3483500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3483500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.048270                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.048270                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.048270                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.048270                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.048270                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.048270                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 65726.415094                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65726.415094                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 65726.415094                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65726.415094                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 65726.415094                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65726.415094                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1055                       # Transaction distribution
system.membus.trans_dist::ReadResp               1054                       # Transaction distribution
system.membus.trans_dist::Writeback                 5                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq               192                       # Transaction distribution
system.membus.trans_dist::ReadExResp              192                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           76                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        20992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   72768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              127                       # Total snoops (count)
system.membus.snoop_fanout::samples              1273                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1273    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1273                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1567500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3177750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1763243                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             269250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             292499                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer9.occupancy             307250                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer10.occupancy            279749                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer13.occupancy            282500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer14.occupancy            269249                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
