============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 28 2025  10:00:25 pm
  Module:                 riscv_core
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 riscv_core
  1 u_div ( biriscv_divider ) 
  1 u_exec0_u_alu ( biriscv_alu ) 
  1 u_mul ( biriscv_multiplier ) 
