
Projekt_dyplomowy_regulatorV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df28  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  0800e0b8  0800e0b8  0001e0b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e544  0800e544  000202d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e544  0800e544  0001e544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e54c  0800e54c  000202d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e54c  0800e54c  0001e54c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e550  0800e550  0001e550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d4  20000000  0800e554  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a4  200002d4  0800e828  000202d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000978  0800e828  00020978  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020304  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001dcd2  00000000  00000000  00020347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000435e  00000000  00000000  0003e019  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019d0  00000000  00000000  00042378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013fe  00000000  00000000  00043d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c16e  00000000  00000000  00045146  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000223ca  00000000  00000000  000712b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010b559  00000000  00000000  0009367e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007e5c  00000000  00000000  0019ebd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  001a6a34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d4 	.word	0x200002d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e0a0 	.word	0x0800e0a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d8 	.word	0x200002d8
 80001cc:	0800e0a0 	.word	0x0800e0a0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <CircBuffInit>:

#include "main.h"
#include "CircularBuffer.h"

void CircBuffInit(CircularBuffer *buff)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b085      	sub	sp, #20
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	buff->head = 0;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	63da      	str	r2, [r3, #60]	; 0x3c
	buff->size = BUFFER_SIZE;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	220f      	movs	r2, #15
 8000f56:	641a      	str	r2, [r3, #64]	; 0x40

	for (uint32_t i=0; i < buff->size; i++)
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	e007      	b.n	8000f6e <CircBuffInit+0x2a>
	{
		buff->data[i] = 0;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	68fa      	ldr	r2, [r7, #12]
 8000f62:	2100      	movs	r1, #0
 8000f64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (uint32_t i=0; i < buff->size; i++)
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	60fb      	str	r3, [r7, #12]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f72:	68fa      	ldr	r2, [r7, #12]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d3f2      	bcc.n	8000f5e <CircBuffInit+0x1a>
	}
}
 8000f78:	bf00      	nop
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <CircBuffUpdate>:

void CircBuffUpdate(CircularBuffer *buff, int32_t new_data)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b083      	sub	sp, #12
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
 8000f8e:	6039      	str	r1, [r7, #0]
	buff->data[buff->head] = new_data;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6839      	ldr	r1, [r7, #0]
 8000f98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	buff->head++;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fa0:	1c5a      	adds	r2, r3, #1
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	63da      	str	r2, [r3, #60]	; 0x3c
	buff->head = buff->head % buff->size;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000fae:	fbb3 f1f2 	udiv	r1, r3, r2
 8000fb2:	fb01 f202 	mul.w	r2, r1, r2
 8000fb6:	1a9a      	subs	r2, r3, r2
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <FilterMedianInit>:
int32_t get_median(int32_t *array, int32_t size);


// Median Filter
void FilterMedianInit(CircularBuffer *buff)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	CircBuffInit(buff);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff ffb7 	bl	8000f44 <CircBuffInit>
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <FilterMedianUpdate>:

int32_t FilterMedianUpdate(CircularBuffer *buff, int32_t new_data)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b092      	sub	sp, #72	; 0x48
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
 8000fe6:	6039      	str	r1, [r7, #0]
	int32_t tmp_array[BUFFER_SIZE];
	int32_t out = 0;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	647b      	str	r3, [r7, #68]	; 0x44

	CircBuffUpdate(buff, new_data);
 8000fec:	6839      	ldr	r1, [r7, #0]
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f7ff ffc9 	bl	8000f86 <CircBuffUpdate>

	memcpy(tmp_array, buff->data, sizeof(tmp_array));
 8000ff4:	6879      	ldr	r1, [r7, #4]
 8000ff6:	f107 0308 	add.w	r3, r7, #8
 8000ffa:	223c      	movs	r2, #60	; 0x3c
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f00a ffd2 	bl	800bfa6 <memcpy>

	quickSort(tmp_array, 0,BUFFER_SIZE - 1);
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	220e      	movs	r2, #14
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f000 f84d 	bl	80010aa <quickSort>

	out = get_median(tmp_array, BUFFER_SIZE);
 8001010:	f107 0308 	add.w	r3, r7, #8
 8001014:	210f      	movs	r1, #15
 8001016:	4618      	mov	r0, r3
 8001018:	f000 f87e 	bl	8001118 <get_median>
 800101c:	6478      	str	r0, [r7, #68]	; 0x44

	return out;
 800101e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8001020:	4618      	mov	r0, r3
 8001022:	3748      	adds	r7, #72	; 0x48
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <partition>:
//			}
//		}
//	}
//}

static int32_t partition(int32_t arr[], int32_t low, int32_t high) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b088      	sub	sp, #32
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
    int32_t pivot = arr[high]; // Wybieramy ostatni element jako pivot
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	68fa      	ldr	r2, [r7, #12]
 800103a:	4413      	add	r3, r2
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	617b      	str	r3, [r7, #20]
    int32_t i = (low - 1); // Indeks mniejszego elementu
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	3b01      	subs	r3, #1
 8001044:	61fb      	str	r3, [r7, #28]

    for (int32_t j = low; j <= high - 1; j++) {
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	61bb      	str	r3, [r7, #24]
 800104a:	e018      	b.n	800107e <partition+0x56>
        // Jeśli aktualny element jest mniejszy lub równy pivotowi
        if (arr[j] <= pivot) {
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	68fa      	ldr	r2, [r7, #12]
 8001052:	4413      	add	r3, r2
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	697a      	ldr	r2, [r7, #20]
 8001058:	429a      	cmp	r2, r3
 800105a:	db0d      	blt.n	8001078 <partition+0x50>
            i++; // Inkrementujemy indeks mniejszego elementu
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	3301      	adds	r3, #1
 8001060:	61fb      	str	r3, [r7, #28]
            swap(&arr[i], &arr[j]);
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	18d0      	adds	r0, r2, r3
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	68fa      	ldr	r2, [r7, #12]
 8001070:	4413      	add	r3, r2
 8001072:	4619      	mov	r1, r3
 8001074:	f000 f83b 	bl	80010ee <swap>
    for (int32_t j = low; j <= high - 1; j++) {
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	3301      	adds	r3, #1
 800107c:	61bb      	str	r3, [r7, #24]
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	69bb      	ldr	r3, [r7, #24]
 8001082:	429a      	cmp	r2, r3
 8001084:	dce2      	bgt.n	800104c <partition+0x24>
        }
    }
    swap(&arr[i + 1], &arr[high]);
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3301      	adds	r3, #1
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	68fa      	ldr	r2, [r7, #12]
 800108e:	18d0      	adds	r0, r2, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	68fa      	ldr	r2, [r7, #12]
 8001096:	4413      	add	r3, r2
 8001098:	4619      	mov	r1, r3
 800109a:	f000 f828 	bl	80010ee <swap>
    return (i + 1);
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	3301      	adds	r3, #1
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3720      	adds	r7, #32
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <quickSort>:

// Główna funkcja sortująca używająca quicksort
static void quickSort(int32_t arr[], int32_t low, int32_t high) {
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b086      	sub	sp, #24
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	60f8      	str	r0, [r7, #12]
 80010b2:	60b9      	str	r1, [r7, #8]
 80010b4:	607a      	str	r2, [r7, #4]
    if (low < high) {
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	da13      	bge.n	80010e6 <quickSort+0x3c>
        // pi to indeks partition
        int32_t pi = partition(arr, low, high);
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	68b9      	ldr	r1, [r7, #8]
 80010c2:	68f8      	ldr	r0, [r7, #12]
 80010c4:	f7ff ffb0 	bl	8001028 <partition>
 80010c8:	6178      	str	r0, [r7, #20]

        // Separatne wywołania quickSort dla przedziałów przed i po partition
        quickSort(arr, low, pi - 1);
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	3b01      	subs	r3, #1
 80010ce:	461a      	mov	r2, r3
 80010d0:	68b9      	ldr	r1, [r7, #8]
 80010d2:	68f8      	ldr	r0, [r7, #12]
 80010d4:	f7ff ffe9 	bl	80010aa <quickSort>
        quickSort(arr, pi + 1, high);
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	3301      	adds	r3, #1
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	4619      	mov	r1, r3
 80010e0:	68f8      	ldr	r0, [r7, #12]
 80010e2:	f7ff ffe2 	bl	80010aa <quickSort>
    }
}
 80010e6:	bf00      	nop
 80010e8:	3718      	adds	r7, #24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <swap>:

static void swap(int32_t *xp, int32_t *yp)
{
 80010ee:	b480      	push	{r7}
 80010f0:	b085      	sub	sp, #20
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
 80010f6:	6039      	str	r1, [r7, #0]
    int32_t temp = *xp;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	60fb      	str	r3, [r7, #12]

    *xp = *yp;
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	601a      	str	r2, [r3, #0]
    *yp = temp;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	68fa      	ldr	r2, [r7, #12]
 800110a:	601a      	str	r2, [r3, #0]
}
 800110c:	bf00      	nop
 800110e:	3714      	adds	r7, #20
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr

08001118 <get_median>:

int32_t get_median(int32_t *array, int32_t size)
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
	int32_t median;

	if ((size % 2) == 0)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	2b00      	cmp	r3, #0
 800112a:	d118      	bne.n	800115e <get_median+0x46>
	{
		median = (array[size/2-1] + array[size/2]) / 2;
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	0fda      	lsrs	r2, r3, #31
 8001130:	4413      	add	r3, r2
 8001132:	105b      	asrs	r3, r3, #1
 8001134:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001138:	3b01      	subs	r3, #1
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	687a      	ldr	r2, [r7, #4]
 800113e:	4413      	add	r3, r2
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	0fd9      	lsrs	r1, r3, #31
 8001146:	440b      	add	r3, r1
 8001148:	105b      	asrs	r3, r3, #1
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	6879      	ldr	r1, [r7, #4]
 800114e:	440b      	add	r3, r1
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4413      	add	r3, r2
 8001154:	0fda      	lsrs	r2, r3, #31
 8001156:	4413      	add	r3, r2
 8001158:	105b      	asrs	r3, r3, #1
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	e00b      	b.n	8001176 <get_median+0x5e>
	}
	else
	{
		median = array[size/2-1];
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	0fda      	lsrs	r2, r3, #31
 8001162:	4413      	add	r3, r2
 8001164:	105b      	asrs	r3, r3, #1
 8001166:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800116a:	3b01      	subs	r3, #1
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	4413      	add	r3, r2
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	60fb      	str	r3, [r7, #12]
	}

	return median;
 8001176:	68fb      	ldr	r3, [r7, #12]
}
 8001178:	4618      	mov	r0, r3
 800117a:	3714      	adds	r7, #20
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <FilterMovingAverageInit>:

// Moving Average Filter
static int32_t average(int32_t *array, uint32_t size);

void FilterMovingAverageInit(CircularBuffer *buff)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	CircBuffInit(buff);
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff fed9 	bl	8000f44 <CircBuffInit>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <FilterLowPassInit>:

	return (sum/size);
}
// Lowpass
void FilterLowPassInit(FilterLowPass *lpf, float alpha)
{
 800119a:	b480      	push	{r7}
 800119c:	b083      	sub	sp, #12
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
 80011a2:	ed87 0a00 	vstr	s0, [r7]
	lpf->out = 0.0f;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
	lpf->alpha = alpha;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	683a      	ldr	r2, [r7, #0]
 80011b2:	605a      	str	r2, [r3, #4]
}
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <FilterLowPassUpdate>:

int32_t FilterLowPassUpdate(FilterLowPass *lpf, int32_t new_data)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
	lpf->out = lpf->alpha * new_data + (1.0f-(lpf->alpha)) * lpf->out;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	ee07 3a90 	vmov	s15, r3
 80011d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80011e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80011e8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	edd3 7a00 	vldr	s15, [r3]
 80011f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	edc3 7a00 	vstr	s15, [r3]

	return lpf->out;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800120a:	ee17 3a90 	vmov	r3, s15
}
 800120e:	4618      	mov	r0, r3
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr

0800121a <PIDInit>:
 */

#include "PID.h"

void PIDInit(PID *pid_data, float kp_init, float ki_init, float kd_init, int anti_windup_limit_init)
{
 800121a:	b480      	push	{r7}
 800121c:	b087      	sub	sp, #28
 800121e:	af00      	add	r7, sp, #0
 8001220:	6178      	str	r0, [r7, #20]
 8001222:	ed87 0a04 	vstr	s0, [r7, #16]
 8001226:	edc7 0a03 	vstr	s1, [r7, #12]
 800122a:	ed87 1a02 	vstr	s2, [r7, #8]
 800122e:	6079      	str	r1, [r7, #4]
	pid_data->error_previous = 0;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	f04f 0200 	mov.w	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
	pid_data->error_total = 0;
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	605a      	str	r2, [r3, #4]

	pid_data->Kp = kp_init;
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	693a      	ldr	r2, [r7, #16]
 8001244:	609a      	str	r2, [r3, #8]
	pid_data->Ki = ki_init;
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	68fa      	ldr	r2, [r7, #12]
 800124a:	60da      	str	r2, [r3, #12]
	pid_data->Kd = kd_init;
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	68ba      	ldr	r2, [r7, #8]
 8001250:	611a      	str	r2, [r3, #16]

	pid_data->anti_windup_limit = anti_windup_limit_init;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	b21a      	sxth	r2, r3
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	829a      	strh	r2, [r3, #20]
}
 800125a:	bf00      	nop
 800125c:	371c      	adds	r7, #28
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <PIDReset>:

void PIDReset(PID *pid_data)
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
	pid_data->error_total = 0;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f04f 0200 	mov.w	r2, #0
 8001274:	605a      	str	r2, [r3, #4]
	pid_data->error_previous = 0;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f04f 0200 	mov.w	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
}
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <PIDCalculate>:

float PIDCalculate(PID *pid_data, float setpoint, float process_variable)
{
 800128a:	b480      	push	{r7}
 800128c:	b089      	sub	sp, #36	; 0x24
 800128e:	af00      	add	r7, sp, #0
 8001290:	60f8      	str	r0, [r7, #12]
 8001292:	ed87 0a02 	vstr	s0, [r7, #8]
 8001296:	edc7 0a01 	vstr	s1, [r7, #4]
	float error;
	float p_term, i_term, d_term;

	error = setpoint - process_variable;		//obliczenie uchybu
 800129a:	ed97 7a02 	vldr	s14, [r7, #8]
 800129e:	edd7 7a01 	vldr	s15, [r7, #4]
 80012a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a6:	edc7 7a06 	vstr	s15, [r7, #24]
	pid_data->error_total += error;			//sumowanie uchybu
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	ed93 7a01 	vldr	s14, [r3, #4]
 80012b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80012b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	edc3 7a01 	vstr	s15, [r3, #4]

	p_term = (float)(pid_data->Kp * error);		//odpowiedź członu proporcjonalnego
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80012c4:	ed97 7a06 	vldr	s14, [r7, #24]
 80012c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012cc:	edc7 7a05 	vstr	s15, [r7, #20]
	i_term = (float)(pid_data->Ki * pid_data->error_total);	//odpowiedź członu całkującego
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	ed93 7a03 	vldr	s14, [r3, #12]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80012dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e0:	edc7 7a07 	vstr	s15, [r7, #28]
	d_term = (float)(pid_data->Kd * (error - pid_data->error_previous));//odpowiedź członu różniczkującego
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	ed93 7a04 	vldr	s14, [r3, #16]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	edd3 7a00 	vldr	s15, [r3]
 80012f0:	edd7 6a06 	vldr	s13, [r7, #24]
 80012f4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80012f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fc:	edc7 7a04 	vstr	s15, [r7, #16]

	if(i_term >= pid_data->anti_windup_limit) i_term = pid_data->anti_windup_limit;	//Anti-Windup - ograniczenie odpowiedzi członu całkującego
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001306:	ee07 3a90 	vmov	s15, r3
 800130a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800130e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001312:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131a:	db09      	blt.n	8001330 <PIDCalculate+0xa6>
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001322:	ee07 3a90 	vmov	s15, r3
 8001326:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800132a:	edc7 7a07 	vstr	s15, [r7, #28]
 800132e:	e018      	b.n	8001362 <PIDCalculate+0xd8>
	else if(i_term <= -pid_data->anti_windup_limit) i_term = -pid_data->anti_windup_limit;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001336:	425b      	negs	r3, r3
 8001338:	ee07 3a90 	vmov	s15, r3
 800133c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001340:	ed97 7a07 	vldr	s14, [r7, #28]
 8001344:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134c:	d809      	bhi.n	8001362 <PIDCalculate+0xd8>
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001354:	425b      	negs	r3, r3
 8001356:	ee07 3a90 	vmov	s15, r3
 800135a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800135e:	edc7 7a07 	vstr	s15, [r7, #28]

	pid_data->error_previous = error;	//aktualizacja zmiennej z poprzednią wartością błędu
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	601a      	str	r2, [r3, #0]

	return (int)(p_term + i_term + d_term);		//odpowiedź regulatora
 8001368:	ed97 7a05 	vldr	s14, [r7, #20]
 800136c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001370:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001374:	edd7 7a04 	vldr	s15, [r7, #16]
 8001378:	ee77 7a27 	vadd.f32	s15, s14, s15
 800137c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001380:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8001384:	eeb0 0a67 	vmov.f32	s0, s15
 8001388:	3724      	adds	r7, #36	; 0x24
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
	...

08001394 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08a      	sub	sp, #40	; 0x28
 8001398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800139a:	f107 031c 	add.w	r3, r7, #28
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80013a6:	1d3b      	adds	r3, r7, #4
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]
 80013b2:	611a      	str	r2, [r3, #16]
 80013b4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013b6:	4b3d      	ldr	r3, [pc, #244]	; (80014ac <MX_ADC1_Init+0x118>)
 80013b8:	4a3d      	ldr	r2, [pc, #244]	; (80014b0 <MX_ADC1_Init+0x11c>)
 80013ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80013bc:	4b3b      	ldr	r3, [pc, #236]	; (80014ac <MX_ADC1_Init+0x118>)
 80013be:	2200      	movs	r2, #0
 80013c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013c2:	4b3a      	ldr	r3, [pc, #232]	; (80014ac <MX_ADC1_Init+0x118>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013c8:	4b38      	ldr	r3, [pc, #224]	; (80014ac <MX_ADC1_Init+0x118>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013ce:	4b37      	ldr	r3, [pc, #220]	; (80014ac <MX_ADC1_Init+0x118>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013d4:	4b35      	ldr	r3, [pc, #212]	; (80014ac <MX_ADC1_Init+0x118>)
 80013d6:	2204      	movs	r2, #4
 80013d8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013da:	4b34      	ldr	r3, [pc, #208]	; (80014ac <MX_ADC1_Init+0x118>)
 80013dc:	2200      	movs	r2, #0
 80013de:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013e0:	4b32      	ldr	r3, [pc, #200]	; (80014ac <MX_ADC1_Init+0x118>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 80013e6:	4b31      	ldr	r3, [pc, #196]	; (80014ac <MX_ADC1_Init+0x118>)
 80013e8:	2202      	movs	r2, #2
 80013ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013ec:	4b2f      	ldr	r3, [pc, #188]	; (80014ac <MX_ADC1_Init+0x118>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013f4:	4b2d      	ldr	r3, [pc, #180]	; (80014ac <MX_ADC1_Init+0x118>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013fa:	4b2c      	ldr	r3, [pc, #176]	; (80014ac <MX_ADC1_Init+0x118>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001400:	4b2a      	ldr	r3, [pc, #168]	; (80014ac <MX_ADC1_Init+0x118>)
 8001402:	2201      	movs	r2, #1
 8001404:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001408:	4b28      	ldr	r3, [pc, #160]	; (80014ac <MX_ADC1_Init+0x118>)
 800140a:	2200      	movs	r2, #0
 800140c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 800140e:	4b27      	ldr	r3, [pc, #156]	; (80014ac <MX_ADC1_Init+0x118>)
 8001410:	2201      	movs	r2, #1
 8001412:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8001416:	4b25      	ldr	r3, [pc, #148]	; (80014ac <MX_ADC1_Init+0x118>)
 8001418:	221c      	movs	r2, #28
 800141a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 800141c:	4b23      	ldr	r3, [pc, #140]	; (80014ac <MX_ADC1_Init+0x118>)
 800141e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001422:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001424:	4b21      	ldr	r3, [pc, #132]	; (80014ac <MX_ADC1_Init+0x118>)
 8001426:	2200      	movs	r2, #0
 8001428:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800142a:	4b20      	ldr	r3, [pc, #128]	; (80014ac <MX_ADC1_Init+0x118>)
 800142c:	2201      	movs	r2, #1
 800142e:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001430:	481e      	ldr	r0, [pc, #120]	; (80014ac <MX_ADC1_Init+0x118>)
 8001432:	f002 fe5d 	bl	80040f0 <HAL_ADC_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800143c:	f001 fb24 	bl	8002a88 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001440:	2300      	movs	r3, #0
 8001442:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001444:	f107 031c 	add.w	r3, r7, #28
 8001448:	4619      	mov	r1, r3
 800144a:	4818      	ldr	r0, [pc, #96]	; (80014ac <MX_ADC1_Init+0x118>)
 800144c:	f004 f8e4 	bl	8005618 <HAL_ADCEx_MultiModeConfigChannel>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001456:	f001 fb17 	bl	8002a88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800145a:	4b16      	ldr	r3, [pc, #88]	; (80014b4 <MX_ADC1_Init+0x120>)
 800145c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800145e:	2306      	movs	r3, #6
 8001460:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001462:	2307      	movs	r3, #7
 8001464:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001466:	237f      	movs	r3, #127	; 0x7f
 8001468:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800146a:	2304      	movs	r3, #4
 800146c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	4619      	mov	r1, r3
 8001476:	480d      	ldr	r0, [pc, #52]	; (80014ac <MX_ADC1_Init+0x118>)
 8001478:	f003 fa7e 	bl	8004978 <HAL_ADC_ConfigChannel>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 8001482:	f001 fb01 	bl	8002a88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001486:	4b0c      	ldr	r3, [pc, #48]	; (80014b8 <MX_ADC1_Init+0x124>)
 8001488:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800148a:	230c      	movs	r3, #12
 800148c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800148e:	1d3b      	adds	r3, r7, #4
 8001490:	4619      	mov	r1, r3
 8001492:	4806      	ldr	r0, [pc, #24]	; (80014ac <MX_ADC1_Init+0x118>)
 8001494:	f003 fa70 	bl	8004978 <HAL_ADC_ConfigChannel>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <MX_ADC1_Init+0x10e>
  {
    Error_Handler();
 800149e:	f001 faf3 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014a2:	bf00      	nop
 80014a4:	3728      	adds	r7, #40	; 0x28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	200002f0 	.word	0x200002f0
 80014b0:	50040000 	.word	0x50040000
 80014b4:	36902000 	.word	0x36902000
 80014b8:	3ac04000 	.word	0x3ac04000

080014bc <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014c2:	463b      	mov	r3, r7
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
 80014d0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80014d2:	4b3d      	ldr	r3, [pc, #244]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014d4:	4a3d      	ldr	r2, [pc, #244]	; (80015cc <MX_ADC3_Init+0x110>)
 80014d6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014d8:	4b3b      	ldr	r3, [pc, #236]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014da:	2200      	movs	r2, #0
 80014dc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80014de:	4b3a      	ldr	r3, [pc, #232]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014e4:	4b38      	ldr	r3, [pc, #224]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014ea:	4b37      	ldr	r3, [pc, #220]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014f0:	4b35      	ldr	r3, [pc, #212]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014f2:	2204      	movs	r2, #4
 80014f4:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80014f6:	4b34      	ldr	r3, [pc, #208]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80014fc:	4b32      	ldr	r3, [pc, #200]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80014fe:	2201      	movs	r2, #1
 8001500:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 8001502:	4b31      	ldr	r3, [pc, #196]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001504:	2203      	movs	r2, #3
 8001506:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001508:	4b2f      	ldr	r3, [pc, #188]	; (80015c8 <MX_ADC3_Init+0x10c>)
 800150a:	2200      	movs	r2, #0
 800150c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001510:	4b2d      	ldr	r3, [pc, #180]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001512:	2200      	movs	r2, #0
 8001514:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001516:	4b2c      	ldr	r3, [pc, #176]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001518:	2200      	movs	r2, #0
 800151a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800151c:	4b2a      	ldr	r3, [pc, #168]	; (80015c8 <MX_ADC3_Init+0x10c>)
 800151e:	2201      	movs	r2, #1
 8001520:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001524:	4b28      	ldr	r3, [pc, #160]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001526:	2200      	movs	r2, #0
 8001528:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = ENABLE;
 800152a:	4b27      	ldr	r3, [pc, #156]	; (80015c8 <MX_ADC3_Init+0x10c>)
 800152c:	2201      	movs	r2, #1
 800152e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 8001532:	4b25      	ldr	r3, [pc, #148]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001534:	220c      	movs	r2, #12
 8001536:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8001538:	4b23      	ldr	r3, [pc, #140]	; (80015c8 <MX_ADC3_Init+0x10c>)
 800153a:	2280      	movs	r2, #128	; 0x80
 800153c:	641a      	str	r2, [r3, #64]	; 0x40
  hadc3.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800153e:	4b22      	ldr	r3, [pc, #136]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001540:	2200      	movs	r2, #0
 8001542:	645a      	str	r2, [r3, #68]	; 0x44
  hadc3.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001544:	4b20      	ldr	r3, [pc, #128]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001546:	2201      	movs	r2, #1
 8001548:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800154a:	481f      	ldr	r0, [pc, #124]	; (80015c8 <MX_ADC3_Init+0x10c>)
 800154c:	f002 fdd0 	bl	80040f0 <HAL_ADC_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_ADC3_Init+0x9e>
  {
    Error_Handler();
 8001556:	f001 fa97 	bl	8002a88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800155a:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <MX_ADC3_Init+0x114>)
 800155c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800155e:	2306      	movs	r3, #6
 8001560:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001562:	2307      	movs	r3, #7
 8001564:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001566:	237f      	movs	r3, #127	; 0x7f
 8001568:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800156a:	2304      	movs	r3, #4
 800156c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001572:	463b      	mov	r3, r7
 8001574:	4619      	mov	r1, r3
 8001576:	4814      	ldr	r0, [pc, #80]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001578:	f003 f9fe 	bl	8004978 <HAL_ADC_ConfigChannel>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_ADC3_Init+0xca>
  {
    Error_Handler();
 8001582:	f001 fa81 	bl	8002a88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001586:	4b13      	ldr	r3, [pc, #76]	; (80015d4 <MX_ADC3_Init+0x118>)
 8001588:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800158a:	230c      	movs	r3, #12
 800158c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800158e:	463b      	mov	r3, r7
 8001590:	4619      	mov	r1, r3
 8001592:	480d      	ldr	r0, [pc, #52]	; (80015c8 <MX_ADC3_Init+0x10c>)
 8001594:	f003 f9f0 	bl	8004978 <HAL_ADC_ConfigChannel>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_ADC3_Init+0xe6>
  {
    Error_Handler();
 800159e:	f001 fa73 	bl	8002a88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80015a2:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <MX_ADC3_Init+0x11c>)
 80015a4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015a6:	2312      	movs	r3, #18
 80015a8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80015aa:	463b      	mov	r3, r7
 80015ac:	4619      	mov	r1, r3
 80015ae:	4806      	ldr	r0, [pc, #24]	; (80015c8 <MX_ADC3_Init+0x10c>)
 80015b0:	f003 f9e2 	bl	8004978 <HAL_ADC_ConfigChannel>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_ADC3_Init+0x102>
  {
    Error_Handler();
 80015ba:	f001 fa65 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80015be:	bf00      	nop
 80015c0:	3718      	adds	r7, #24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000354 	.word	0x20000354
 80015cc:	50040200 	.word	0x50040200
 80015d0:	04300002 	.word	0x04300002
 80015d4:	08600004 	.word	0x08600004
 80015d8:	0c900008 	.word	0x0c900008

080015dc <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08c      	sub	sp, #48	; 0x30
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a5e      	ldr	r2, [pc, #376]	; (8001774 <HAL_ADC_MspInit+0x198>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d158      	bne.n	80016b0 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80015fe:	4b5e      	ldr	r3, [pc, #376]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	3301      	adds	r3, #1
 8001604:	4a5c      	ldr	r2, [pc, #368]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 8001606:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001608:	4b5b      	ldr	r3, [pc, #364]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b01      	cmp	r3, #1
 800160e:	d10b      	bne.n	8001628 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001610:	4b5a      	ldr	r3, [pc, #360]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 8001612:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001614:	4a59      	ldr	r2, [pc, #356]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 8001616:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800161a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800161c:	4b57      	ldr	r3, [pc, #348]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 800161e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001620:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001624:	61bb      	str	r3, [r7, #24]
 8001626:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001628:	4b54      	ldr	r3, [pc, #336]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 800162a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800162c:	4a53      	ldr	r2, [pc, #332]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 800162e:	f043 0304 	orr.w	r3, r3, #4
 8001632:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001634:	4b51      	ldr	r3, [pc, #324]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 8001636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = H1_CURRENT_Pin|H2_CURRENT_Pin;
 8001640:	2330      	movs	r3, #48	; 0x30
 8001642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001644:	230b      	movs	r3, #11
 8001646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800164c:	f107 031c 	add.w	r3, r7, #28
 8001650:	4619      	mov	r1, r3
 8001652:	484b      	ldr	r0, [pc, #300]	; (8001780 <HAL_ADC_MspInit+0x1a4>)
 8001654:	f004 fc18 	bl	8005e88 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001658:	4b4a      	ldr	r3, [pc, #296]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 800165a:	4a4b      	ldr	r2, [pc, #300]	; (8001788 <HAL_ADC_MspInit+0x1ac>)
 800165c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800165e:	4b49      	ldr	r3, [pc, #292]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001660:	2200      	movs	r2, #0
 8001662:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001664:	4b47      	ldr	r3, [pc, #284]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001666:	2200      	movs	r2, #0
 8001668:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800166a:	4b46      	ldr	r3, [pc, #280]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 800166c:	2200      	movs	r2, #0
 800166e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001670:	4b44      	ldr	r3, [pc, #272]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001672:	2280      	movs	r2, #128	; 0x80
 8001674:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001676:	4b43      	ldr	r3, [pc, #268]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001678:	f44f 7280 	mov.w	r2, #256	; 0x100
 800167c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800167e:	4b41      	ldr	r3, [pc, #260]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001680:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001684:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001686:	4b3f      	ldr	r3, [pc, #252]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001688:	2220      	movs	r2, #32
 800168a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800168c:	4b3d      	ldr	r3, [pc, #244]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 800168e:	2200      	movs	r2, #0
 8001690:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001692:	483c      	ldr	r0, [pc, #240]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 8001694:	f004 f982 	bl	800599c <HAL_DMA_Init>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800169e:	f001 f9f3 	bl	8002a88 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4a37      	ldr	r2, [pc, #220]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 80016a6:	64da      	str	r2, [r3, #76]	; 0x4c
 80016a8:	4a36      	ldr	r2, [pc, #216]	; (8001784 <HAL_ADC_MspInit+0x1a8>)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80016ae:	e05c      	b.n	800176a <HAL_ADC_MspInit+0x18e>
  else if(adcHandle->Instance==ADC3)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a35      	ldr	r2, [pc, #212]	; (800178c <HAL_ADC_MspInit+0x1b0>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d157      	bne.n	800176a <HAL_ADC_MspInit+0x18e>
    HAL_RCC_ADC_CLK_ENABLED++;
 80016ba:	4b2f      	ldr	r3, [pc, #188]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	3301      	adds	r3, #1
 80016c0:	4a2d      	ldr	r2, [pc, #180]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 80016c2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80016c4:	4b2c      	ldr	r3, [pc, #176]	; (8001778 <HAL_ADC_MspInit+0x19c>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d10b      	bne.n	80016e4 <HAL_ADC_MspInit+0x108>
      __HAL_RCC_ADC_CLK_ENABLE();
 80016cc:	4b2b      	ldr	r3, [pc, #172]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d0:	4a2a      	ldr	r2, [pc, #168]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016d8:	4b28      	ldr	r3, [pc, #160]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e4:	4b25      	ldr	r3, [pc, #148]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e8:	4a24      	ldr	r2, [pc, #144]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016ea:	f043 0304 	orr.w	r3, r3, #4
 80016ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f0:	4b22      	ldr	r3, [pc, #136]	; (800177c <HAL_ADC_MspInit+0x1a0>)
 80016f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f4:	f003 0304 	and.w	r3, r3, #4
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = HALL1_Pin|HALL2_Pin|HALL3_Pin;
 80016fc:	2307      	movs	r3, #7
 80016fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001700:	230b      	movs	r3, #11
 8001702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001708:	f107 031c 	add.w	r3, r7, #28
 800170c:	4619      	mov	r1, r3
 800170e:	481c      	ldr	r0, [pc, #112]	; (8001780 <HAL_ADC_MspInit+0x1a4>)
 8001710:	f004 fbba 	bl	8005e88 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel3;
 8001714:	4b1e      	ldr	r3, [pc, #120]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001716:	4a1f      	ldr	r2, [pc, #124]	; (8001794 <HAL_ADC_MspInit+0x1b8>)
 8001718:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_0;
 800171a:	4b1d      	ldr	r3, [pc, #116]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 800171c:	2200      	movs	r2, #0
 800171e:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001720:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001726:	4b1a      	ldr	r3, [pc, #104]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001728:	2200      	movs	r2, #0
 800172a:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800172c:	4b18      	ldr	r3, [pc, #96]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 800172e:	2280      	movs	r2, #128	; 0x80
 8001730:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001732:	4b17      	ldr	r3, [pc, #92]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001734:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001738:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800173a:	4b15      	ldr	r3, [pc, #84]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 800173c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001740:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001742:	4b13      	ldr	r3, [pc, #76]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001744:	2220      	movs	r2, #32
 8001746:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8001748:	4b11      	ldr	r3, [pc, #68]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 800174a:	2200      	movs	r2, #0
 800174c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800174e:	4810      	ldr	r0, [pc, #64]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001750:	f004 f924 	bl	800599c <HAL_DMA_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <HAL_ADC_MspInit+0x182>
      Error_Handler();
 800175a:	f001 f995 	bl	8002a88 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a0b      	ldr	r2, [pc, #44]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001762:	64da      	str	r2, [r3, #76]	; 0x4c
 8001764:	4a0a      	ldr	r2, [pc, #40]	; (8001790 <HAL_ADC_MspInit+0x1b4>)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6293      	str	r3, [r2, #40]	; 0x28
}
 800176a:	bf00      	nop
 800176c:	3730      	adds	r7, #48	; 0x30
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	50040000 	.word	0x50040000
 8001778:	20000448 	.word	0x20000448
 800177c:	40021000 	.word	0x40021000
 8001780:	48000800 	.word	0x48000800
 8001784:	200003b8 	.word	0x200003b8
 8001788:	40020008 	.word	0x40020008
 800178c:	50040200 	.word	0x50040200
 8001790:	20000400 	.word	0x20000400
 8001794:	40020030 	.word	0x40020030

08001798 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <MX_DMA_Init+0x2c>)
 80017a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017a2:	4a08      	ldr	r2, [pc, #32]	; (80017c4 <MX_DMA_Init+0x2c>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6493      	str	r3, [r2, #72]	; 0x48
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <MX_DMA_Init+0x2c>)
 80017ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	607b      	str	r3, [r7, #4]
 80017b4:	687b      	ldr	r3, [r7, #4]

}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	40021000 	.word	0x40021000

080017c8 <send_cmd>:
	else
		return HAL_ERROR;
}

static HAL_StatusTypeDef send_cmd(const uint8_t* rom_code, uint8_t cmd)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	460b      	mov	r3, r1
 80017d2:	70fb      	strb	r3, [r7, #3]
  int i;

  if (OW_Reset() != HAL_OK)
 80017d4:	f001 ffa4 	bl	8003720 <OW_Reset>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <send_cmd+0x1a>
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e01e      	b.n	8001820 <send_cmd+0x58>

  if (!rom_code) {
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d103      	bne.n	80017f0 <send_cmd+0x28>
    OW_Write_Byte(DS18B20_SKIP_ROM);
 80017e8:	20cc      	movs	r0, #204	; 0xcc
 80017ea:	f002 f823 	bl	8003834 <OW_Write_Byte>
 80017ee:	e012      	b.n	8001816 <send_cmd+0x4e>
  } else {
	  OW_Write_Byte(DS18B20_MATCH_ROM);
 80017f0:	2055      	movs	r0, #85	; 0x55
 80017f2:	f002 f81f 	bl	8003834 <OW_Write_Byte>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	e009      	b.n	8001810 <send_cmd+0x48>
      OW_Write_Byte(rom_code[i]);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	4413      	add	r3, r2
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f002 f815 	bl	8003834 <OW_Write_Byte>
    for (i = 0; i < DS18B20_ROM_CODE_SIZE; i++)
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	3301      	adds	r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2b07      	cmp	r3, #7
 8001814:	ddf2      	ble.n	80017fc <send_cmd+0x34>
  }
  OW_Write_Byte(cmd);
 8001816:	78fb      	ldrb	r3, [r7, #3]
 8001818:	4618      	mov	r0, r3
 800181a:	f002 f80b 	bl	8003834 <OW_Write_Byte>
  return HAL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <ds18b20_start_measure>:

HAL_StatusTypeDef ds18b20_start_measure(const uint8_t* rom_code)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  return send_cmd(rom_code, DS18B20_CONVERT_T);
 8001830:	2144      	movs	r1, #68	; 0x44
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff ffc8 	bl	80017c8 <send_cmd>
 8001838:	4603      	mov	r3, r0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <ds18b20_read_scratchpad>:

static HAL_StatusTypeDef ds18b20_read_scratchpad(const uint8_t* rom_code, uint8_t* scratchpad)
{
 8001842:	b590      	push	{r4, r7, lr}
 8001844:	b085      	sub	sp, #20
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
 800184a:	6039      	str	r1, [r7, #0]
  int i;
  uint8_t crc;

  if (send_cmd(rom_code, DS18B20_READ_SCRATCHPAD) != HAL_OK)
 800184c:	21be      	movs	r1, #190	; 0xbe
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff ffba 	bl	80017c8 <send_cmd>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <ds18b20_read_scratchpad+0x1c>
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e01e      	b.n	800189c <ds18b20_read_scratchpad+0x5a>

  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	e009      	b.n	8001878 <ds18b20_read_scratchpad+0x36>
    scratchpad[i] = OW_Read_Byte();
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	683a      	ldr	r2, [r7, #0]
 8001868:	18d4      	adds	r4, r2, r3
 800186a:	f001 ffa1 	bl	80037b0 <OW_Read_Byte>
 800186e:	4603      	mov	r3, r0
 8001870:	7023      	strb	r3, [r4, #0]
  for (i = 0; i < DS18B20_SCRATCHPAD_SIZE; i++)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	3301      	adds	r3, #1
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2b08      	cmp	r3, #8
 800187c:	ddf2      	ble.n	8001864 <ds18b20_read_scratchpad+0x22>

  crc = OW_CRC(scratchpad, DS18B20_SCRATCHPAD_SIZE - 1);
 800187e:	2108      	movs	r1, #8
 8001880:	6838      	ldr	r0, [r7, #0]
 8001882:	f002 f81f 	bl	80038c4 <OW_CRC>
 8001886:	4603      	mov	r3, r0
 8001888:	72fb      	strb	r3, [r7, #11]
  if (scratchpad[DS18B20_SCRATCHPAD_SIZE - 1] == crc)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	3308      	adds	r3, #8
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	7afa      	ldrb	r2, [r7, #11]
 8001892:	429a      	cmp	r2, r3
 8001894:	d101      	bne.n	800189a <ds18b20_read_scratchpad+0x58>
    return HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	e000      	b.n	800189c <ds18b20_read_scratchpad+0x5a>
  else
    return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
}
 800189c:	4618      	mov	r0, r3
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd90      	pop	{r4, r7, pc}

080018a4 <ds18b20_get_temp>:

int16_t ds18b20_get_temp(const uint8_t* rom_code)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  uint8_t scratchpad[DS18B20_SCRATCHPAD_SIZE];
  int16_t temp;

  if (ds18b20_read_scratchpad(rom_code, scratchpad) != HAL_OK)
 80018ac:	f107 030c 	add.w	r3, r7, #12
 80018b0:	4619      	mov	r1, r3
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f7ff ffc5 	bl	8001842 <ds18b20_read_scratchpad>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <ds18b20_get_temp+0x1e>
    return 85;
 80018be:	2355      	movs	r3, #85	; 0x55
 80018c0:	e003      	b.n	80018ca <ds18b20_get_temp+0x26>
 80018c2:	89bb      	ldrh	r3, [r7, #12]

  memcpy(&temp, &scratchpad[0], sizeof(temp));
 80018c4:	817b      	strh	r3, [r7, #10]

  return temp;
 80018c6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3718      	adds	r7, #24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
	...

080018d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08a      	sub	sp, #40	; 0x28
 80018d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	2200      	movs	r2, #0
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	605a      	str	r2, [r3, #4]
 80018e4:	609a      	str	r2, [r3, #8]
 80018e6:	60da      	str	r2, [r3, #12]
 80018e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ea:	4b33      	ldr	r3, [pc, #204]	; (80019b8 <MX_GPIO_Init+0xe4>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ee:	4a32      	ldr	r2, [pc, #200]	; (80019b8 <MX_GPIO_Init+0xe4>)
 80018f0:	f043 0304 	orr.w	r3, r3, #4
 80018f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f6:	4b30      	ldr	r3, [pc, #192]	; (80019b8 <MX_GPIO_Init+0xe4>)
 80018f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fa:	f003 0304 	and.w	r3, r3, #4
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001902:	4b2d      	ldr	r3, [pc, #180]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001906:	4a2c      	ldr	r2, [pc, #176]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800190c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800190e:	4b2a      	ldr	r3, [pc, #168]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	4b27      	ldr	r3, [pc, #156]	; (80019b8 <MX_GPIO_Init+0xe4>)
 800191c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800191e:	4a26      	ldr	r2, [pc, #152]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001926:	4b24      	ldr	r3, [pc, #144]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001932:	4b21      	ldr	r3, [pc, #132]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001936:	4a20      	ldr	r2, [pc, #128]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001938:	f043 0302 	orr.w	r3, r3, #2
 800193c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800193e:	4b1e      	ldr	r3, [pc, #120]	; (80019b8 <MX_GPIO_Init+0xe4>)
 8001940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	607b      	str	r3, [r7, #4]
 8001948:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DIR2_Pin|DIR1_Pin, GPIO_PIN_RESET);
 800194a:	2200      	movs	r2, #0
 800194c:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 8001950:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001954:	f004 fc42 	bl	80061dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001958:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800195c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800195e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001962:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	4619      	mov	r1, r3
 800196e:	4813      	ldr	r0, [pc, #76]	; (80019bc <MX_GPIO_Init+0xe8>)
 8001970:	f004 fa8a 	bl	8005e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001974:	2308      	movs	r3, #8
 8001976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001978:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800197c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001982:	f107 0314 	add.w	r3, r7, #20
 8001986:	4619      	mov	r1, r3
 8001988:	480c      	ldr	r0, [pc, #48]	; (80019bc <MX_GPIO_Init+0xe8>)
 800198a:	f004 fa7d 	bl	8005e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|DIR2_Pin|DIR1_Pin;
 800198e:	f44f 63a4 	mov.w	r3, #1312	; 0x520
 8001992:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001994:	2301      	movs	r3, #1
 8001996:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199c:	2300      	movs	r3, #0
 800199e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a0:	f107 0314 	add.w	r3, r7, #20
 80019a4:	4619      	mov	r1, r3
 80019a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019aa:	f004 fa6d 	bl	8005e88 <HAL_GPIO_Init>

}
 80019ae:	bf00      	nop
 80019b0:	3728      	adds	r7, #40	; 0x28
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40021000 	.word	0x40021000
 80019bc:	48000800 	.word	0x48000800

080019c0 <HBridgeInit>:


void HBridgeInit(HBridge *hb, GPIO_TypeDef *dir_port,
		uint16_t dir_pin, TIM_HandleTypeDef *PwmTim,
		uint8_t TimChannel)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	603b      	str	r3, [r7, #0]
 80019cc:	4613      	mov	r3, r2
 80019ce:	80fb      	strh	r3, [r7, #6]
	hb->DIR_PORT = dir_port;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	601a      	str	r2, [r3, #0]

	hb->DIR_GPIO_PIN = dir_pin;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	88fa      	ldrh	r2, [r7, #6]
 80019da:	809a      	strh	r2, [r3, #4]

	hb->PWM_TIM = PwmTim;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	683a      	ldr	r2, [r7, #0]
 80019e0:	609a      	str	r2, [r3, #8]
	hb->TIM_CHANNEL = TimChannel;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	7e3a      	ldrb	r2, [r7, #24]
 80019e6:	731a      	strb	r2, [r3, #12]
}
 80019e8:	bf00      	nop
 80019ea:	3714      	adds	r7, #20
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <HBridgeControl>:

void HBridgeControl(HBridge *hb, int16_t pwm_val)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	460b      	mov	r3, r1
 80019fe:	807b      	strh	r3, [r7, #2]
	if(pwm_val > 0)
 8001a00:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	dd7c      	ble.n	8001b02 <HBridgeControl+0x10e>
	{
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	7b1b      	ldrb	r3, [r3, #12]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d105      	bne.n	8001a1c <HBridgeControl+0x28>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2200      	movs	r2, #0
 8001a18:	635a      	str	r2, [r3, #52]	; 0x34
 8001a1a:	e02c      	b.n	8001a76 <HBridgeControl+0x82>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	7b1b      	ldrb	r3, [r3, #12]
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d105      	bne.n	8001a30 <HBridgeControl+0x3c>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	6393      	str	r3, [r2, #56]	; 0x38
 8001a2e:	e022      	b.n	8001a76 <HBridgeControl+0x82>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	7b1b      	ldrb	r3, [r3, #12]
 8001a34:	2b08      	cmp	r3, #8
 8001a36:	d105      	bne.n	8001a44 <HBridgeControl+0x50>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	2300      	movs	r3, #0
 8001a40:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001a42:	e018      	b.n	8001a76 <HBridgeControl+0x82>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	7b1b      	ldrb	r3, [r3, #12]
 8001a48:	2b0c      	cmp	r3, #12
 8001a4a:	d105      	bne.n	8001a58 <HBridgeControl+0x64>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	2300      	movs	r3, #0
 8001a54:	6413      	str	r3, [r2, #64]	; 0x40
 8001a56:	e00e      	b.n	8001a76 <HBridgeControl+0x82>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	7b1b      	ldrb	r3, [r3, #12]
 8001a5c:	2b10      	cmp	r3, #16
 8001a5e:	d105      	bne.n	8001a6c <HBridgeControl+0x78>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	2300      	movs	r3, #0
 8001a68:	6593      	str	r3, [r2, #88]	; 0x58
 8001a6a:	e004      	b.n	8001a76 <HBridgeControl+0x82>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	2300      	movs	r3, #0
 8001a74:	65d3      	str	r3, [r2, #92]	; 0x5c
		HAL_GPIO_WritePin(hb->DIR_PORT,hb->DIR_GPIO_PIN, GPIO_PIN_SET);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6818      	ldr	r0, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	889b      	ldrh	r3, [r3, #4]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	4619      	mov	r1, r3
 8001a82:	f004 fbab 	bl	80061dc <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, pwm_val);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	7b1b      	ldrb	r3, [r3, #12]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d106      	bne.n	8001a9c <HBridgeControl+0xa8>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001a98:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
	}
}
 8001a9a:	e0f0      	b.n	8001c7e <HBridgeControl+0x28a>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, pwm_val);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	7b1b      	ldrb	r3, [r3, #12]
 8001aa0:	2b04      	cmp	r3, #4
 8001aa2:	d106      	bne.n	8001ab2 <HBridgeControl+0xbe>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001aae:	6393      	str	r3, [r2, #56]	; 0x38
 8001ab0:	e0e5      	b.n	8001c7e <HBridgeControl+0x28a>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	7b1b      	ldrb	r3, [r3, #12]
 8001ab6:	2b08      	cmp	r3, #8
 8001ab8:	d106      	bne.n	8001ac8 <HBridgeControl+0xd4>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ac4:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001ac6:	e0da      	b.n	8001c7e <HBridgeControl+0x28a>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	7b1b      	ldrb	r3, [r3, #12]
 8001acc:	2b0c      	cmp	r3, #12
 8001ace:	d106      	bne.n	8001ade <HBridgeControl+0xea>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ada:	6413      	str	r3, [r2, #64]	; 0x40
 8001adc:	e0cf      	b.n	8001c7e <HBridgeControl+0x28a>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	7b1b      	ldrb	r3, [r3, #12]
 8001ae2:	2b10      	cmp	r3, #16
 8001ae4:	d106      	bne.n	8001af4 <HBridgeControl+0x100>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001af0:	6593      	str	r3, [r2, #88]	; 0x58
 8001af2:	e0c4      	b.n	8001c7e <HBridgeControl+0x28a>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001afe:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8001b00:	e0bd      	b.n	8001c7e <HBridgeControl+0x28a>
	else if(pwm_val < 0)
 8001b02:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f280 8081 	bge.w	8001c0e <HBridgeControl+0x21a>
		pwm_val *= -1;
 8001b0c:	887b      	ldrh	r3, [r7, #2]
 8001b0e:	425b      	negs	r3, r3
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	807b      	strh	r3, [r7, #2]
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	7b1b      	ldrb	r3, [r3, #12]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d105      	bne.n	8001b28 <HBridgeControl+0x134>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2200      	movs	r2, #0
 8001b24:	635a      	str	r2, [r3, #52]	; 0x34
 8001b26:	e02c      	b.n	8001b82 <HBridgeControl+0x18e>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	7b1b      	ldrb	r3, [r3, #12]
 8001b2c:	2b04      	cmp	r3, #4
 8001b2e:	d105      	bne.n	8001b3c <HBridgeControl+0x148>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	2300      	movs	r3, #0
 8001b38:	6393      	str	r3, [r2, #56]	; 0x38
 8001b3a:	e022      	b.n	8001b82 <HBridgeControl+0x18e>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	7b1b      	ldrb	r3, [r3, #12]
 8001b40:	2b08      	cmp	r3, #8
 8001b42:	d105      	bne.n	8001b50 <HBridgeControl+0x15c>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001b4e:	e018      	b.n	8001b82 <HBridgeControl+0x18e>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	7b1b      	ldrb	r3, [r3, #12]
 8001b54:	2b0c      	cmp	r3, #12
 8001b56:	d105      	bne.n	8001b64 <HBridgeControl+0x170>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	6413      	str	r3, [r2, #64]	; 0x40
 8001b62:	e00e      	b.n	8001b82 <HBridgeControl+0x18e>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	7b1b      	ldrb	r3, [r3, #12]
 8001b68:	2b10      	cmp	r3, #16
 8001b6a:	d105      	bne.n	8001b78 <HBridgeControl+0x184>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	2300      	movs	r3, #0
 8001b74:	6593      	str	r3, [r2, #88]	; 0x58
 8001b76:	e004      	b.n	8001b82 <HBridgeControl+0x18e>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	2300      	movs	r3, #0
 8001b80:	65d3      	str	r3, [r2, #92]	; 0x5c
		HAL_GPIO_WritePin(hb->DIR_PORT,hb->DIR_GPIO_PIN, GPIO_PIN_RESET);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6818      	ldr	r0, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	889b      	ldrh	r3, [r3, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	f004 fb25 	bl	80061dc <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, pwm_val);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	7b1b      	ldrb	r3, [r3, #12]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d106      	bne.n	8001ba8 <HBridgeControl+0x1b4>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001ba4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001ba6:	e06a      	b.n	8001c7e <HBridgeControl+0x28a>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, pwm_val);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	7b1b      	ldrb	r3, [r3, #12]
 8001bac:	2b04      	cmp	r3, #4
 8001bae:	d106      	bne.n	8001bbe <HBridgeControl+0x1ca>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bba:	6393      	str	r3, [r2, #56]	; 0x38
 8001bbc:	e05f      	b.n	8001c7e <HBridgeControl+0x28a>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	7b1b      	ldrb	r3, [r3, #12]
 8001bc2:	2b08      	cmp	r3, #8
 8001bc4:	d106      	bne.n	8001bd4 <HBridgeControl+0x1e0>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bd0:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001bd2:	e054      	b.n	8001c7e <HBridgeControl+0x28a>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	7b1b      	ldrb	r3, [r3, #12]
 8001bd8:	2b0c      	cmp	r3, #12
 8001bda:	d106      	bne.n	8001bea <HBridgeControl+0x1f6>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001be6:	6413      	str	r3, [r2, #64]	; 0x40
 8001be8:	e049      	b.n	8001c7e <HBridgeControl+0x28a>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	7b1b      	ldrb	r3, [r3, #12]
 8001bee:	2b10      	cmp	r3, #16
 8001bf0:	d106      	bne.n	8001c00 <HBridgeControl+0x20c>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001bfc:	6593      	str	r3, [r2, #88]	; 0x58
 8001bfe:	e03e      	b.n	8001c7e <HBridgeControl+0x28a>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c0a:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8001c0c:	e037      	b.n	8001c7e <HBridgeControl+0x28a>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	7b1b      	ldrb	r3, [r3, #12]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d105      	bne.n	8001c22 <HBridgeControl+0x22e>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001c20:	e02d      	b.n	8001c7e <HBridgeControl+0x28a>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	7b1b      	ldrb	r3, [r3, #12]
 8001c26:	2b04      	cmp	r3, #4
 8001c28:	d105      	bne.n	8001c36 <HBridgeControl+0x242>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	2300      	movs	r3, #0
 8001c32:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001c34:	e023      	b.n	8001c7e <HBridgeControl+0x28a>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	7b1b      	ldrb	r3, [r3, #12]
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d105      	bne.n	8001c4a <HBridgeControl+0x256>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	2300      	movs	r3, #0
 8001c46:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001c48:	e019      	b.n	8001c7e <HBridgeControl+0x28a>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	7b1b      	ldrb	r3, [r3, #12]
 8001c4e:	2b0c      	cmp	r3, #12
 8001c50:	d105      	bne.n	8001c5e <HBridgeControl+0x26a>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	2300      	movs	r3, #0
 8001c5a:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001c5c:	e00f      	b.n	8001c7e <HBridgeControl+0x28a>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	7b1b      	ldrb	r3, [r3, #12]
 8001c62:	2b10      	cmp	r3, #16
 8001c64:	d105      	bne.n	8001c72 <HBridgeControl+0x27e>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	6593      	str	r3, [r2, #88]	; 0x58
}
 8001c70:	e005      	b.n	8001c7e <HBridgeControl+0x28a>
		__HAL_TIM_SET_COMPARE(hb->PWM_TIM, hb->TIM_CHANNEL, 0);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	2300      	movs	r3, #0
 8001c7a:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8001c7c:	e7ff      	b.n	8001c7e <HBridgeControl+0x28a>
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
	...

08001c88 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001c8e:	4a1c      	ldr	r2, [pc, #112]	; (8001d00 <MX_I2C1_Init+0x78>)
 8001c90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8001c92:	4b1a      	ldr	r3, [pc, #104]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001c94:	4a1b      	ldr	r2, [pc, #108]	; (8001d04 <MX_I2C1_Init+0x7c>)
 8001c96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c98:	4b18      	ldr	r3, [pc, #96]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c9e:	4b17      	ldr	r3, [pc, #92]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ca4:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001caa:	4b14      	ldr	r3, [pc, #80]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001cb0:	4b12      	ldr	r3, [pc, #72]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cb6:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cbc:	4b0f      	ldr	r3, [pc, #60]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cc2:	480e      	ldr	r0, [pc, #56]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001cc4:	f004 fabc 	bl	8006240 <HAL_I2C_Init>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001cce:	f000 fedb 	bl	8002a88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4809      	ldr	r0, [pc, #36]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001cd6:	f004 fb4e 	bl	8006376 <HAL_I2CEx_ConfigAnalogFilter>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001ce0:	f000 fed2 	bl	8002a88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4805      	ldr	r0, [pc, #20]	; (8001cfc <MX_I2C1_Init+0x74>)
 8001ce8:	f004 fb90 	bl	800640c <HAL_I2CEx_ConfigDigitalFilter>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001cf2:	f000 fec9 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	2000044c 	.word	0x2000044c
 8001d00:	40005400 	.word	0x40005400
 8001d04:	10909cec 	.word	0x10909cec

08001d08 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b0ac      	sub	sp, #176	; 0xb0
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d10:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d14:	2200      	movs	r2, #0
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	605a      	str	r2, [r3, #4]
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	60da      	str	r2, [r3, #12]
 8001d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	2288      	movs	r2, #136	; 0x88
 8001d26:	2100      	movs	r1, #0
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f00a f8bc 	bl	800bea6 <memset>
  if(i2cHandle->Instance==I2C1)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a21      	ldr	r2, [pc, #132]	; (8001db8 <HAL_I2C_MspInit+0xb0>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d13b      	bne.n	8001db0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d38:	2340      	movs	r3, #64	; 0x40
 8001d3a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	4618      	mov	r0, r3
 8001d46:	f005 fa11 	bl	800716c <HAL_RCCEx_PeriphCLKConfig>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001d50:	f000 fe9a 	bl	8002a88 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d54:	4b19      	ldr	r3, [pc, #100]	; (8001dbc <HAL_I2C_MspInit+0xb4>)
 8001d56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d58:	4a18      	ldr	r2, [pc, #96]	; (8001dbc <HAL_I2C_MspInit+0xb4>)
 8001d5a:	f043 0302 	orr.w	r3, r3, #2
 8001d5e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d60:	4b16      	ldr	r3, [pc, #88]	; (8001dbc <HAL_I2C_MspInit+0xb4>)
 8001d62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001d6c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001d70:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d74:	2312      	movs	r3, #18
 8001d76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d80:	2303      	movs	r3, #3
 8001d82:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d86:	2304      	movs	r3, #4
 8001d88:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d8c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d90:	4619      	mov	r1, r3
 8001d92:	480b      	ldr	r0, [pc, #44]	; (8001dc0 <HAL_I2C_MspInit+0xb8>)
 8001d94:	f004 f878 	bl	8005e88 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d98:	4b08      	ldr	r3, [pc, #32]	; (8001dbc <HAL_I2C_MspInit+0xb4>)
 8001d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d9c:	4a07      	ldr	r2, [pc, #28]	; (8001dbc <HAL_I2C_MspInit+0xb4>)
 8001d9e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001da2:	6593      	str	r3, [r2, #88]	; 0x58
 8001da4:	4b05      	ldr	r3, [pc, #20]	; (8001dbc <HAL_I2C_MspInit+0xb4>)
 8001da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001db0:	bf00      	nop
 8001db2:	37b0      	adds	r7, #176	; 0xb0
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40005400 	.word	0x40005400
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	48000400 	.word	0x48000400

08001dc4 <CalculateSoundSpeed>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static float CalculateSoundSpeed(float temp)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	ed87 0a01 	vstr	s0, [r7, #4]
	return 331.8f + 0.6f * temp;
 8001dce:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dd2:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001df0 <CalculateSoundSpeed+0x2c>
 8001dd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dda:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001df4 <CalculateSoundSpeed+0x30>
 8001dde:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8001de2:	eeb0 0a67 	vmov.f32	s0, s15
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	3f19999a 	.word	0x3f19999a
 8001df4:	43a5e666 	.word	0x43a5e666

08001df8 <CalculateCurrent>:

float CalculateCurrent(int16_t ADC_CURRENT)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	80fb      	strh	r3, [r7, #6]
	return (ADC_CURRENT * VREF / ADC_MAX_VALUE) / SENSITIVITY_CURRENT;
 8001e02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fb8c 	bl	8000524 <__aeabi_i2d>
 8001e0c:	a312      	add	r3, pc, #72	; (adr r3, 8001e58 <CalculateCurrent+0x60>)
 8001e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e12:	f7fe fbf1 	bl	80005f8 <__aeabi_dmul>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	a310      	add	r3, pc, #64	; (adr r3, 8001e60 <CalculateCurrent+0x68>)
 8001e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e24:	f7fe fd12 	bl	800084c <__aeabi_ddiv>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	4610      	mov	r0, r2
 8001e2e:	4619      	mov	r1, r3
 8001e30:	a30d      	add	r3, pc, #52	; (adr r3, 8001e68 <CalculateCurrent+0x70>)
 8001e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e36:	f7fe fd09 	bl	800084c <__aeabi_ddiv>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	4610      	mov	r0, r2
 8001e40:	4619      	mov	r1, r3
 8001e42:	f7fe feb1 	bl	8000ba8 <__aeabi_d2f>
 8001e46:	4603      	mov	r3, r0
 8001e48:	ee07 3a90 	vmov	s15, r3
}
 8001e4c:	eeb0 0a67 	vmov.f32	s0, s15
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	66666666 	.word	0x66666666
 8001e5c:	400a6666 	.word	0x400a6666
 8001e60:	00000000 	.word	0x00000000
 8001e64:	40affe00 	.word	0x40affe00
 8001e68:	9999999a 	.word	0x9999999a
 8001e6c:	3fc99999 	.word	0x3fc99999

08001e70 <HallCalculateTesla>:

float HallCalculateTesla(uint16_t ADC_val)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	80fb      	strh	r3, [r7, #6]
	return (float) ((ADC_val - ADC_OFFSET_HALL) * VREF / ADC_MAX_VALUE * 1000
 8001e7a:	88fb      	ldrh	r3, [r7, #6]
 8001e7c:	f2a3 73fc 	subw	r3, r3, #2044	; 0x7fc
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe fb4f 	bl	8000524 <__aeabi_i2d>
 8001e86:	a320      	add	r3, pc, #128	; (adr r3, 8001f08 <HallCalculateTesla+0x98>)
 8001e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e8c:	f7fe fbb4 	bl	80005f8 <__aeabi_dmul>
 8001e90:	4602      	mov	r2, r0
 8001e92:	460b      	mov	r3, r1
 8001e94:	4610      	mov	r0, r2
 8001e96:	4619      	mov	r1, r3
 8001e98:	a31d      	add	r3, pc, #116	; (adr r3, 8001f10 <HallCalculateTesla+0xa0>)
 8001e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e9e:	f7fe fcd5 	bl	800084c <__aeabi_ddiv>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4610      	mov	r0, r2
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	4b14      	ldr	r3, [pc, #80]	; (8001f00 <HallCalculateTesla+0x90>)
 8001eb0:	f7fe fba2 	bl	80005f8 <__aeabi_dmul>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	4610      	mov	r0, r2
 8001eba:	4619      	mov	r1, r3
			/ SENSITIVITY_HALL * GAUSS_TO_TESLA);
 8001ebc:	f04f 0200 	mov.w	r2, #0
 8001ec0:	4b10      	ldr	r3, [pc, #64]	; (8001f04 <HallCalculateTesla+0x94>)
 8001ec2:	f7fe fcc3 	bl	800084c <__aeabi_ddiv>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	460b      	mov	r3, r1
 8001eca:	4610      	mov	r0, r2
 8001ecc:	4619      	mov	r1, r3
 8001ece:	a30a      	add	r3, pc, #40	; (adr r3, 8001ef8 <HallCalculateTesla+0x88>)
 8001ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed4:	f7fe fb90 	bl	80005f8 <__aeabi_dmul>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
	return (float) ((ADC_val - ADC_OFFSET_HALL) * VREF / ADC_MAX_VALUE * 1000
 8001edc:	4610      	mov	r0, r2
 8001ede:	4619      	mov	r1, r3
 8001ee0:	f7fe fe62 	bl	8000ba8 <__aeabi_d2f>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	ee07 3a90 	vmov	s15, r3
}
 8001eea:	eeb0 0a67 	vmov.f32	s0, s15
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	f3af 8000 	nop.w
 8001ef8:	eb1c432d 	.word	0xeb1c432d
 8001efc:	3f1a36e2 	.word	0x3f1a36e2
 8001f00:	408f4000 	.word	0x408f4000
 8001f04:	40090000 	.word	0x40090000
 8001f08:	66666666 	.word	0x66666666
 8001f0c:	400a6666 	.word	0x400a6666
 8001f10:	00000000 	.word	0x00000000
 8001f14:	40affe00 	.word	0x40affe00

08001f18 <HBridgeCalculatePWM_max>:

int16_t HBridgeCalculatePWM_max(int32_t HALL)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
	if (HALL < DEAD_ZONE && HALL > -DEAD_ZONE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b31      	cmp	r3, #49	; 0x31
 8001f24:	dc05      	bgt.n	8001f32 <HBridgeCalculatePWM_max+0x1a>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f113 0f31 	cmn.w	r3, #49	; 0x31
 8001f2c:	db01      	blt.n	8001f32 <HBridgeCalculatePWM_max+0x1a>
		return 0;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	e006      	b.n	8001f40 <HBridgeCalculatePWM_max+0x28>
	else if (HALL > DEAD_ZONE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b32      	cmp	r3, #50	; 0x32
 8001f36:	dd01      	ble.n	8001f3c <HBridgeCalculatePWM_max+0x24>
		return MAX_PWM;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e001      	b.n	8001f40 <HBridgeCalculatePWM_max+0x28>
	else
		return -MAX_PWM;
 8001f3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr

08001f4c <LineAppend>:
	else
		return 0.125 * HALL - 250;
}

void LineAppend(uint8_t value)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	71fb      	strb	r3, [r7, #7]
	if (value == '\r' || value == '\n')
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	2b0d      	cmp	r3, #13
 8001f5a:	d002      	beq.n	8001f62 <LineAppend+0x16>
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	2b0a      	cmp	r3, #10
 8001f60:	d119      	bne.n	8001f96 <LineAppend+0x4a>
	{
		// odebraliśmy znak końca linii
		if (line_length > 0)
 8001f62:	4b17      	ldr	r3, [pc, #92]	; (8001fc0 <LineAppend+0x74>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d025      	beq.n	8001fb6 <LineAppend+0x6a>
		{
			// dodajemy 0 na końcu linii
			line_buffer[line_length] = '\0';
 8001f6a:	4b15      	ldr	r3, [pc, #84]	; (8001fc0 <LineAppend+0x74>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a15      	ldr	r2, [pc, #84]	; (8001fc4 <LineAppend+0x78>)
 8001f70:	2100      	movs	r1, #0
 8001f72:	54d1      	strb	r1, [r2, r3]
			// przetwarzamy dane
			xset = atoi(line_buffer);
 8001f74:	4813      	ldr	r0, [pc, #76]	; (8001fc4 <LineAppend+0x78>)
 8001f76:	f009 f969 	bl	800b24c <atoi>
 8001f7a:	ee07 0a90 	vmov	s15, r0
 8001f7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f82:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <LineAppend+0x7c>)
 8001f84:	edc3 7a00 	vstr	s15, [r3]
			input_done = 1;
 8001f88:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <LineAppend+0x80>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
			// zaczynamy zbieranie danych od nowa
			line_length = 0;
 8001f8e:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <LineAppend+0x74>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
		if (line_length > 0)
 8001f94:	e00f      	b.n	8001fb6 <LineAppend+0x6a>
		}
	}
	else
	{
		if (line_length >= LINE_MAX_LENGTH)
 8001f96:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <LineAppend+0x74>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2b05      	cmp	r3, #5
 8001f9c:	d902      	bls.n	8001fa4 <LineAppend+0x58>
		{
			// za dużo danych, usuwamy wszystko co odebraliśmy dotychczas
			line_length = 0;
 8001f9e:	4b08      	ldr	r3, [pc, #32]	; (8001fc0 <LineAppend+0x74>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
		}
		// dopisujemy wartość do bufora
		line_buffer[line_length++] = value;
 8001fa4:	4b06      	ldr	r3, [pc, #24]	; (8001fc0 <LineAppend+0x74>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	1c5a      	adds	r2, r3, #1
 8001faa:	4905      	ldr	r1, [pc, #20]	; (8001fc0 <LineAppend+0x74>)
 8001fac:	600a      	str	r2, [r1, #0]
 8001fae:	4905      	ldr	r1, [pc, #20]	; (8001fc4 <LineAppend+0x78>)
 8001fb0:	79fa      	ldrb	r2, [r7, #7]
 8001fb2:	54ca      	strb	r2, [r1, r3]
	}
}
 8001fb4:	bf00      	nop
 8001fb6:	bf00      	nop
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	2000057c 	.word	0x2000057c
 8001fc4:	20000574 	.word	0x20000574
 8001fc8:	200004c4 	.word	0x200004c4
 8001fcc:	20000571 	.word	0x20000571

08001fd0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fd4:	b0c1      	sub	sp, #260	; 0x104
 8001fd6:	af0a      	add	r7, sp, #40	; 0x28
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001fd8:	f001 fdce 	bl	8003b78 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001fdc:	f000 fc70 	bl	80028c0 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8001fe0:	f000 fcbf 	bl	8002962 <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001fe4:	f7ff fc76 	bl	80018d4 <MX_GPIO_Init>
	MX_DMA_Init();
 8001fe8:	f7ff fbd6 	bl	8001798 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8001fec:	f001 fa2e 	bl	800344c <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8001ff0:	f7ff f9d0 	bl	8001394 <MX_ADC1_Init>
	MX_ADC3_Init();
 8001ff4:	f7ff fa62 	bl	80014bc <MX_ADC3_Init>
	MX_TIM2_Init();
 8001ff8:	f000 fec2 	bl	8002d80 <MX_TIM2_Init>
	MX_TIM3_Init();
 8001ffc:	f000 ff6c 	bl	8002ed8 <MX_TIM3_Init>
	MX_USART3_UART_Init();
 8002000:	f001 fa54 	bl	80034ac <MX_USART3_UART_Init>
	MX_TIM4_Init();
 8002004:	f000 ffde 	bl	8002fc4 <MX_TIM4_Init>
	MX_TIM8_Init();
 8002008:	f001 f852 	bl	80030b0 <MX_TIM8_Init>
	MX_I2C1_Init();
 800200c:	f7ff fe3c 	bl	8001c88 <MX_I2C1_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 8002010:	f000 fcd2 	bl	80029b8 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	// UART
	// ADC
	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 8002014:	217f      	movs	r1, #127	; 0x7f
 8002016:	48a5      	ldr	r0, [pc, #660]	; (80022ac <main+0x2dc>)
 8002018:	f003 fa6c 	bl	80054f4 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC_HALL, 3);
 800201c:	2203      	movs	r2, #3
 800201e:	49a4      	ldr	r1, [pc, #656]	; (80022b0 <main+0x2e0>)
 8002020:	48a2      	ldr	r0, [pc, #648]	; (80022ac <main+0x2dc>)
 8002022:	f002 f9b5 	bl	8004390 <HAL_ADC_Start_DMA>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8002026:	217f      	movs	r1, #127	; 0x7f
 8002028:	48a2      	ldr	r0, [pc, #648]	; (80022b4 <main+0x2e4>)
 800202a:	f003 fa63 	bl	80054f4 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_CURRENT, 2);
 800202e:	2202      	movs	r2, #2
 8002030:	49a1      	ldr	r1, [pc, #644]	; (80022b8 <main+0x2e8>)
 8002032:	48a0      	ldr	r0, [pc, #640]	; (80022b4 <main+0x2e4>)
 8002034:	f002 f9ac 	bl	8004390 <HAL_ADC_Start_DMA>

//	float HALL[3] = { 0 };

	// H-Bridge
	HBridge coil1, coil2;
	int16_t coil1_PWM = 0, coil2_PWM = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
 800203e:	2300      	movs	r3, #0
 8002040:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	HBridgeInit(&coil1, DIR1_GPIO_Port, DIR1_Pin, &htim3, TIM_CHANNEL_2);
 8002044:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002048:	2304      	movs	r3, #4
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	4b9b      	ldr	r3, [pc, #620]	; (80022bc <main+0x2ec>)
 800204e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002052:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8002056:	f7ff fcb3 	bl	80019c0 <HBridgeInit>
	HBridgeInit(&coil2, DIR2_GPIO_Port, DIR2_Pin, &htim4, TIM_CHANNEL_1);
 800205a:	f107 0078 	add.w	r0, r7, #120	; 0x78
 800205e:	2300      	movs	r3, #0
 8002060:	9300      	str	r3, [sp, #0]
 8002062:	4b97      	ldr	r3, [pc, #604]	; (80022c0 <main+0x2f0>)
 8002064:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002068:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800206c:	f7ff fca8 	bl	80019c0 <HBridgeInit>

	// PI Regulator
	PID pid;
	PIDInit(&pid, PID_Kp, PID_Ki, PID_Kd, PID_WIND_UP);
 8002070:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002074:	2132      	movs	r1, #50	; 0x32
 8002076:	ed9f 1a93 	vldr	s2, [pc, #588]	; 80022c4 <main+0x2f4>
 800207a:	eef0 0a04 	vmov.f32	s1, #4	; 0x40200000  2.5
 800207e:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff f8c9 	bl	800121a <PIDInit>
	int16_t PID_output = 0;
 8002088:	2300      	movs	r3, #0
 800208a:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
	// Measure temperature for USonic Sensors
	uint8_t ds[2][8] =
 800208e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]
 8002098:	609a      	str	r2, [r3, #8]
 800209a:	60da      	str	r2, [r3, #12]
	{ 0 };
	int16_t rslt = OW_Search_First();
 800209c:	f001 fc34 	bl	8003908 <OW_Search_First>
 80020a0:	4603      	mov	r3, r0
 80020a2:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
	uint8_t i = 0;
 80020a6:	2300      	movs	r3, #0
 80020a8:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
	while (rslt)
 80020ac:	e028      	b.n	8002100 <main+0x130>
	{
		// print device found
		for (int j = 0; j < 8; j++)
 80020ae:	2300      	movs	r3, #0
 80020b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80020b4:	e016      	b.n	80020e4 <main+0x114>
		{
			ds[i][j] = ROM_NO[j];
 80020b6:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 80020ba:	4983      	ldr	r1, [pc, #524]	; (80022c8 <main+0x2f8>)
 80020bc:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80020c0:	440a      	add	r2, r1
 80020c2:	7811      	ldrb	r1, [r2, #0]
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	33c8      	adds	r3, #200	; 0xc8
 80020c8:	f107 0210 	add.w	r2, r7, #16
 80020cc:	189a      	adds	r2, r3, r2
 80020ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80020d2:	4413      	add	r3, r2
 80020d4:	3b88      	subs	r3, #136	; 0x88
 80020d6:	460a      	mov	r2, r1
 80020d8:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < 8; j++)
 80020da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80020de:	3301      	adds	r3, #1
 80020e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80020e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80020e8:	2b07      	cmp	r3, #7
 80020ea:	dde4      	ble.n	80020b6 <main+0xe6>
		}
		i++;
 80020ec:	f897 30d1 	ldrb.w	r3, [r7, #209]	; 0xd1
 80020f0:	3301      	adds	r3, #1
 80020f2:	f887 30d1 	strb.w	r3, [r7, #209]	; 0xd1
		rslt = OW_Search_Next();
 80020f6:	f001 fc1d 	bl	8003934 <OW_Search_Next>
 80020fa:	4603      	mov	r3, r0
 80020fc:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
	while (rslt)
 8002100:	f9b7 30d2 	ldrsh.w	r3, [r7, #210]	; 0xd2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d1d2      	bne.n	80020ae <main+0xde>
	}
	ds18b20_start_measure(ds[0]);
 8002108:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff fb8b 	bl	8001828 <ds18b20_start_measure>
	ds18b20_start_measure(ds[1]);
 8002112:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002116:	3308      	adds	r3, #8
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff fb85 	bl	8001828 <ds18b20_start_measure>
	HAL_Delay(750);
 800211e:	f240 20ee 	movw	r0, #750	; 0x2ee
 8002122:	f001 fda5 	bl	8003c70 <HAL_Delay>
	float temp_coils = ds18b20_get_temp(ds[0]) / 16.0f;
 8002126:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff fbba 	bl	80018a4 <ds18b20_get_temp>
 8002130:	4603      	mov	r3, r0
 8002132:	ee07 3a90 	vmov	s15, r3
 8002136:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800213a:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800213e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002142:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
	float temp_air = ds18b20_get_temp(ds[1]) / 16.0f;
 8002146:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800214a:	3308      	adds	r3, #8
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff fba9 	bl	80018a4 <ds18b20_get_temp>
 8002152:	4603      	mov	r3, r0
 8002154:	ee07 3a90 	vmov	s15, r3
 8002158:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800215c:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8002160:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002164:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
	sonic_speed = CalculateSoundSpeed(temp_air) / 20000.0f;
 8002168:	ed97 0a28 	vldr	s0, [r7, #160]	; 0xa0
 800216c:	f7ff fe2a 	bl	8001dc4 <CalculateSoundSpeed>
 8002170:	eeb0 7a40 	vmov.f32	s14, s0
 8002174:	eddf 6a55 	vldr	s13, [pc, #340]	; 80022cc <main+0x2fc>
 8002178:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800217c:	4b54      	ldr	r3, [pc, #336]	; (80022d0 <main+0x300>)
 800217e:	edc3 7a00 	vstr	s15, [r3]

	uint8_t wait_or_get = 1;
 8002182:	2301      	movs	r3, #1
 8002184:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	uint8_t critical_temp = 0;
 8002188:	2300      	movs	r3, #0
 800218a:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
	uint8_t send_once = 0;
 800218e:	2300      	movs	r3, #0
 8002190:	f887 30c5 	strb.w	r3, [r7, #197]	; 0xc5
	uint8_t x_calculate = 0;
 8002194:	2300      	movs	r3, #0
 8002196:	f887 30c4 	strb.w	r3, [r7, #196]	; 0xc4

	// Start the Timers
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 800219a:	2100      	movs	r1, #0
 800219c:	484d      	ldr	r0, [pc, #308]	; (80022d4 <main+0x304>)
 800219e:	f005 fec1 	bl	8007f24 <HAL_TIM_IC_Start>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 80021a2:	2104      	movs	r1, #4
 80021a4:	484b      	ldr	r0, [pc, #300]	; (80022d4 <main+0x304>)
 80021a6:	f005 febd 	bl	8007f24 <HAL_TIM_IC_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80021aa:	2108      	movs	r1, #8
 80021ac:	4849      	ldr	r0, [pc, #292]	; (80022d4 <main+0x304>)
 80021ae:	f005 fd51 	bl	8007c54 <HAL_TIM_PWM_Start>
//	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80021b2:	2104      	movs	r1, #4
 80021b4:	4841      	ldr	r0, [pc, #260]	; (80022bc <main+0x2ec>)
 80021b6:	f005 fd4d 	bl	8007c54 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80021ba:	2100      	movs	r1, #0
 80021bc:	4840      	ldr	r0, [pc, #256]	; (80022c0 <main+0x2f0>)
 80021be:	f005 fd49 	bl	8007c54 <HAL_TIM_PWM_Start>
	HAL_Delay(100);
 80021c2:	2064      	movs	r0, #100	; 0x64
 80021c4:	f001 fd54 	bl	8003c70 <HAL_Delay>

	// Init the moving average filters
	FilterMedianInit(&filter_median);
 80021c8:	4843      	ldr	r0, [pc, #268]	; (80022d8 <main+0x308>)
 80021ca:	f7fe fefd 	bl	8000fc8 <FilterMedianInit>
	FilterMovingAverageInit(&filter_moving_average);
 80021ce:	4843      	ldr	r0, [pc, #268]	; (80022dc <main+0x30c>)
 80021d0:	f7fe ffd8 	bl	8001184 <FilterMovingAverageInit>
	FilterLowPassInit(&lpf_position, 0.01);
 80021d4:	ed9f 0a42 	vldr	s0, [pc, #264]	; 80022e0 <main+0x310>
 80021d8:	4842      	ldr	r0, [pc, #264]	; (80022e4 <main+0x314>)
 80021da:	f7fe ffde 	bl	800119a <FilterLowPassInit>
	FilterLowPassInit(&lpf_velocity, 0.05);
 80021de:	ed9f 0a42 	vldr	s0, [pc, #264]	; 80022e8 <main+0x318>
 80021e2:	4842      	ldr	r0, [pc, #264]	; (80022ec <main+0x31c>)
 80021e4:	f7fe ffd9 	bl	800119a <FilterLowPassInit>

	// Software Timers
	uint32_t TimerHeartBeat = HAL_GetTick();
 80021e8:	f001 fd36 	bl	8003c58 <HAL_GetTick>
 80021ec:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
	uint32_t TimerControl = HAL_GetTick();
 80021f0:	f001 fd32 	bl	8003c58 <HAL_GetTick>
 80021f4:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
	uint32_t TimerTempCoils = HAL_GetTick();
 80021f8:	f001 fd2e 	bl	8003c58 <HAL_GetTick>
 80021fc:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
	uint32_t TimerShowTemp = HAL_GetTick();
 8002200:	f001 fd2a 	bl	8003c58 <HAL_GetTick>
 8002204:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
	uint32_t TimerUCSample = HAL_GetTick();
 8002208:	f001 fd26 	bl	8003c58 <HAL_GetTick>
 800220c:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
	uint32_t TimerVelocity = HAL_GetTick();
 8002210:	f001 fd22 	bl	8003c58 <HAL_GetTick>
 8002214:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
	// Start UART to receive user input
	HAL_UART_Receive_IT(&huart2, &uart_rx_buffer, 1);
 8002218:	2201      	movs	r2, #1
 800221a:	4935      	ldr	r1, [pc, #212]	; (80022f0 <main+0x320>)
 800221c:	4835      	ldr	r0, [pc, #212]	; (80022f4 <main+0x324>)
 800221e:	f007 fbdf 	bl	80099e0 <HAL_UART_Receive_IT>
	uint8_t Message[64];
	uint8_t Length;
//	int32_t x_int = 0, x_int_prev = 0;
	int vel_set = VELOCITY_SET;
 8002222:	231e      	movs	r3, #30
 8002224:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	float x_prev = 0;
 8002228:	f04f 0300 	mov.w	r3, #0
 800222c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{

		if ((HAL_GetTick() - TimerUCSample) > UC_SAMPLE_PERIOD)
 8002230:	f001 fd12 	bl	8003c58 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	2b01      	cmp	r3, #1
 800223e:	d96d      	bls.n	800231c <main+0x34c>
		{

			static uint16_t start_message = 0;
			start1 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8002240:	2100      	movs	r1, #0
 8002242:	4824      	ldr	r0, [pc, #144]	; (80022d4 <main+0x304>)
 8002244:	f006 fae6 	bl	8008814 <HAL_TIM_ReadCapturedValue>
 8002248:	4603      	mov	r3, r0
 800224a:	4a2b      	ldr	r2, [pc, #172]	; (80022f8 <main+0x328>)
 800224c:	6013      	str	r3, [r2, #0]
			stop1 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
 800224e:	2104      	movs	r1, #4
 8002250:	4820      	ldr	r0, [pc, #128]	; (80022d4 <main+0x304>)
 8002252:	f006 fadf 	bl	8008814 <HAL_TIM_ReadCapturedValue>
 8002256:	4603      	mov	r3, r0
 8002258:	4a28      	ldr	r2, [pc, #160]	; (80022fc <main+0x32c>)
 800225a:	6013      	str	r3, [r2, #0]
			uint16_t input1 = FilterMedianUpdate(&filter_median,
					(stop1 - start1));
 800225c:	4b27      	ldr	r3, [pc, #156]	; (80022fc <main+0x32c>)
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4b25      	ldr	r3, [pc, #148]	; (80022f8 <main+0x328>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	1ad3      	subs	r3, r2, r3
			uint16_t input1 = FilterMedianUpdate(&filter_median,
 8002266:	4619      	mov	r1, r3
 8002268:	481b      	ldr	r0, [pc, #108]	; (80022d8 <main+0x308>)
 800226a:	f7fe feb8 	bl	8000fde <FilterMedianUpdate>
 800226e:	4603      	mov	r3, r0
 8002270:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
			//uint16_t input2 = FilterMovingAverageUpdate(&filter_moving_average, input1);
			//uint16_t input2 = FilterMovingAverageUpdate(&filter_moving_average, input1);
			x = FilterLowPassUpdate(&lpf_position, input1) * sonic_speed;
 8002274:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8002278:	4619      	mov	r1, r3
 800227a:	481a      	ldr	r0, [pc, #104]	; (80022e4 <main+0x314>)
 800227c:	f7fe ffa0 	bl	80011c0 <FilterLowPassUpdate>
 8002280:	ee07 0a90 	vmov	s15, r0
 8002284:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002288:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <main+0x300>)
 800228a:	edd3 7a00 	vldr	s15, [r3]
 800228e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002292:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <main+0x330>)
 8002294:	edc3 7a00 	vstr	s15, [r3]

			if (start_message > 1000)
 8002298:	4b1a      	ldr	r3, [pc, #104]	; (8002304 <main+0x334>)
 800229a:	881b      	ldrh	r3, [r3, #0]
 800229c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022a0:	d932      	bls.n	8002308 <main+0x338>
			{
				x_calculate = 1;
 80022a2:	2301      	movs	r3, #1
 80022a4:	f887 30c4 	strb.w	r3, [r7, #196]	; 0xc4
 80022a8:	e034      	b.n	8002314 <main+0x344>
 80022aa:	bf00      	nop
 80022ac:	20000354 	.word	0x20000354
 80022b0:	200004a4 	.word	0x200004a4
 80022b4:	200002f0 	.word	0x200002f0
 80022b8:	200004a0 	.word	0x200004a0
 80022bc:	200005d4 	.word	0x200005d4
 80022c0:	20000620 	.word	0x20000620
 80022c4:	00000000 	.word	0x00000000
 80022c8:	20000810 	.word	0x20000810
 80022cc:	469c4000 	.word	0x469c4000
 80022d0:	200004bc 	.word	0x200004bc
 80022d4:	20000588 	.word	0x20000588
 80022d8:	200004d8 	.word	0x200004d8
 80022dc:	2000051c 	.word	0x2000051c
 80022e0:	3c23d70a 	.word	0x3c23d70a
 80022e4:	20000560 	.word	0x20000560
 80022e8:	3d4ccccd 	.word	0x3d4ccccd
 80022ec:	20000568 	.word	0x20000568
 80022f0:	20000570 	.word	0x20000570
 80022f4:	200006b8 	.word	0x200006b8
 80022f8:	200004b8 	.word	0x200004b8
 80022fc:	200004b4 	.word	0x200004b4
 8002300:	200004c0 	.word	0x200004c0
 8002304:	20000580 	.word	0x20000580
			}
			else
			{
				start_message++;
 8002308:	4b95      	ldr	r3, [pc, #596]	; (8002560 <main+0x590>)
 800230a:	881b      	ldrh	r3, [r3, #0]
 800230c:	3301      	adds	r3, #1
 800230e:	b29a      	uxth	r2, r3
 8002310:	4b93      	ldr	r3, [pc, #588]	; (8002560 <main+0x590>)
 8002312:	801a      	strh	r2, [r3, #0]
			}

			TimerUCSample = HAL_GetTick();
 8002314:	f001 fca0 	bl	8003c58 <HAL_GetTick>
 8002318:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
		}

		if ((HAL_GetTick() - TimerVelocity) > VELOCITY_PERIOD)
 800231c:	f001 fc9c 	bl	8003c58 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b02      	cmp	r3, #2
 800232a:	d970      	bls.n	800240e <main+0x43e>
		{
			velocity = abs(
					FilterLowPassUpdate(&lpf_velocity,
							(x - x_prev) / (0.001 * VELOCITY_PERIOD)));
 800232c:	4b8d      	ldr	r3, [pc, #564]	; (8002564 <main+0x594>)
 800232e:	ed93 7a00 	vldr	s14, [r3]
 8002332:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002336:	ee77 7a67 	vsub.f32	s15, s14, s15
 800233a:	ee17 0a90 	vmov	r0, s15
 800233e:	f7fe f903 	bl	8000548 <__aeabi_f2d>
 8002342:	a385      	add	r3, pc, #532	; (adr r3, 8002558 <main+0x588>)
 8002344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002348:	f7fe fa80 	bl	800084c <__aeabi_ddiv>
 800234c:	4602      	mov	r2, r0
 800234e:	460b      	mov	r3, r1
					FilterLowPassUpdate(&lpf_velocity,
 8002350:	4610      	mov	r0, r2
 8002352:	4619      	mov	r1, r3
 8002354:	f7fe fc00 	bl	8000b58 <__aeabi_d2iz>
 8002358:	4603      	mov	r3, r0
 800235a:	4619      	mov	r1, r3
 800235c:	4882      	ldr	r0, [pc, #520]	; (8002568 <main+0x598>)
 800235e:	f7fe ff2f 	bl	80011c0 <FilterLowPassUpdate>
 8002362:	4603      	mov	r3, r0
			velocity = abs(
 8002364:	2b00      	cmp	r3, #0
 8002366:	bfb8      	it	lt
 8002368:	425b      	neglt	r3, r3
 800236a:	ee07 3a90 	vmov	s15, r3
 800236e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002372:	4b7e      	ldr	r3, [pc, #504]	; (800256c <main+0x59c>)
 8002374:	edc3 7a00 	vstr	s15, [r3]
			x_prev = x;
 8002378:	4b7a      	ldr	r3, [pc, #488]	; (8002564 <main+0x594>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			CURRENT[0] = CalculateCurrent(ADC_CURRENT[0] - ADC_OFFSET_CURRENT_1)
 8002380:	4b7b      	ldr	r3, [pc, #492]	; (8002570 <main+0x5a0>)
 8002382:	881b      	ldrh	r3, [r3, #0]
 8002384:	b29b      	uxth	r3, r3
 8002386:	f2a3 53e1 	subw	r3, r3, #1505	; 0x5e1
 800238a:	b29b      	uxth	r3, r3
 800238c:	b21b      	sxth	r3, r3
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff fd32 	bl	8001df8 <CalculateCurrent>
 8002394:	eef0 7a40 	vmov.f32	s15, s0
					* 2;
 8002398:	ee77 7aa7 	vadd.f32	s15, s15, s15
			CURRENT[0] = CalculateCurrent(ADC_CURRENT[0] - ADC_OFFSET_CURRENT_1)
 800239c:	4b75      	ldr	r3, [pc, #468]	; (8002574 <main+0x5a4>)
 800239e:	edc3 7a00 	vstr	s15, [r3]
			CURRENT[1] = CalculateCurrent(ADC_CURRENT[1] - ADC_OFFSET_CURRENT_2)
 80023a2:	4b73      	ldr	r3, [pc, #460]	; (8002570 <main+0x5a0>)
 80023a4:	885b      	ldrh	r3, [r3, #2]
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	f2a3 53e5 	subw	r3, r3, #1509	; 0x5e5
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	b21b      	sxth	r3, r3
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7ff fd21 	bl	8001df8 <CalculateCurrent>
 80023b6:	eef0 7a40 	vmov.f32	s15, s0
					* 2;
 80023ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
			CURRENT[1] = CalculateCurrent(ADC_CURRENT[1] - ADC_OFFSET_CURRENT_2)
 80023be:	4b6d      	ldr	r3, [pc, #436]	; (8002574 <main+0x5a4>)
 80023c0:	edc3 7a01 	vstr	s15, [r3, #4]
			HALL[0] = HallCalculateTesla(ADC_HALL[0]);
 80023c4:	4b6c      	ldr	r3, [pc, #432]	; (8002578 <main+0x5a8>)
 80023c6:	881b      	ldrh	r3, [r3, #0]
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff fd50 	bl	8001e70 <HallCalculateTesla>
 80023d0:	eef0 7a40 	vmov.f32	s15, s0
 80023d4:	4b69      	ldr	r3, [pc, #420]	; (800257c <main+0x5ac>)
 80023d6:	edc3 7a00 	vstr	s15, [r3]
			HALL[1] = HallCalculateTesla(ADC_HALL[1]);
 80023da:	4b67      	ldr	r3, [pc, #412]	; (8002578 <main+0x5a8>)
 80023dc:	885b      	ldrh	r3, [r3, #2]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fd45 	bl	8001e70 <HallCalculateTesla>
 80023e6:	eef0 7a40 	vmov.f32	s15, s0
 80023ea:	4b64      	ldr	r3, [pc, #400]	; (800257c <main+0x5ac>)
 80023ec:	edc3 7a01 	vstr	s15, [r3, #4]
			HALL[2] = HallCalculateTesla(ADC_HALL[2]);
 80023f0:	4b61      	ldr	r3, [pc, #388]	; (8002578 <main+0x5a8>)
 80023f2:	889b      	ldrh	r3, [r3, #4]
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff fd3a 	bl	8001e70 <HallCalculateTesla>
 80023fc:	eef0 7a40 	vmov.f32	s15, s0
 8002400:	4b5e      	ldr	r3, [pc, #376]	; (800257c <main+0x5ac>)
 8002402:	edc3 7a02 	vstr	s15, [r3, #8]
			TimerVelocity = HAL_GetTick();
 8002406:	f001 fc27 	bl	8003c58 <HAL_GetTick>
 800240a:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
		}

		if (!send_once && !critical_temp && x_calculate)
 800240e:	f897 30c5 	ldrb.w	r3, [r7, #197]	; 0xc5
 8002412:	2b00      	cmp	r3, #0
 8002414:	d12c      	bne.n	8002470 <main+0x4a0>
 8002416:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800241a:	2b00      	cmp	r3, #0
 800241c:	d128      	bne.n	8002470 <main+0x4a0>
 800241e:	f897 30c4 	ldrb.w	r3, [r7, #196]	; 0xc4
 8002422:	2b00      	cmp	r3, #0
 8002424:	d024      	beq.n	8002470 <main+0x4a0>
		{
			Length = sprintf((char*) Message,
 8002426:	4b4f      	ldr	r3, [pc, #316]	; (8002564 <main+0x594>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4618      	mov	r0, r3
 800242c:	f7fe f88c 	bl	8000548 <__aeabi_f2d>
 8002430:	4604      	mov	r4, r0
 8002432:	460d      	mov	r5, r1
 8002434:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8002438:	f7fe f886 	bl	8000548 <__aeabi_f2d>
 800243c:	4602      	mov	r2, r0
 800243e:	460b      	mov	r3, r1
 8002440:	f107 0010 	add.w	r0, r7, #16
 8002444:	e9cd 2300 	strd	r2, r3, [sp]
 8002448:	4622      	mov	r2, r4
 800244a:	462b      	mov	r3, r5
 800244c:	494c      	ldr	r1, [pc, #304]	; (8002580 <main+0x5b0>)
 800244e:	f009 fcc7 	bl	800bde0 <siprintf>
 8002452:	4603      	mov	r3, r0
 8002454:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
					"Actual x = %.1f Temp: %.1f\n\rGive x:\n\r", x, temp_coils);
			HAL_UART_Transmit_DMA(&huart2, Message, Length);
 8002458:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 800245c:	b29a      	uxth	r2, r3
 800245e:	f107 0310 	add.w	r3, r7, #16
 8002462:	4619      	mov	r1, r3
 8002464:	4847      	ldr	r0, [pc, #284]	; (8002584 <main+0x5b4>)
 8002466:	f007 fb07 	bl	8009a78 <HAL_UART_Transmit_DMA>
			send_once = 1;
 800246a:	2301      	movs	r3, #1
 800246c:	f887 30c5 	strb.w	r3, [r7, #197]	; 0xc5
		}
		// Main Control
		if (((HAL_GetTick() - TimerControl) > CONTROL_TIMER_PERIOD)
 8002470:	f001 fbf2 	bl	8003c58 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	f240 812f 	bls.w	80026e0 <main+0x710>
				&& input_done && !critical_temp)
 8002482:	4b41      	ldr	r3, [pc, #260]	; (8002588 <main+0x5b8>)
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	2b00      	cmp	r3, #0
 8002488:	f000 812a 	beq.w	80026e0 <main+0x710>
 800248c:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 8002490:	2b00      	cmp	r3, #0
 8002492:	f040 8125 	bne.w	80026e0 <main+0x710>
		{
			if (abs(xset - x) >= POSITION_TOLERANCE)
 8002496:	4b3d      	ldr	r3, [pc, #244]	; (800258c <main+0x5bc>)
 8002498:	ed93 7a00 	vldr	s14, [r3]
 800249c:	4b31      	ldr	r3, [pc, #196]	; (8002564 <main+0x594>)
 800249e:	edd3 7a00 	vldr	s15, [r3]
 80024a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024aa:	ee17 3a90 	vmov	r3, s15
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	bfb8      	it	lt
 80024b2:	425b      	neglt	r3, r3
 80024b4:	ee07 3a90 	vmov	s15, r3
 80024b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024bc:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80024c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024c8:	f2c0 80ef 	blt.w	80026aa <main+0x6da>
			{

				PID_output = abs(PIDCalculate(&pid, (int) vel_set, (int) velocity));
 80024cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80024d0:	ee07 3a90 	vmov	s15, r3
 80024d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024d8:	4b24      	ldr	r3, [pc, #144]	; (800256c <main+0x59c>)
 80024da:	edd3 7a00 	vldr	s15, [r3]
 80024de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024e6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80024ea:	eef0 0a67 	vmov.f32	s1, s15
 80024ee:	eeb0 0a47 	vmov.f32	s0, s14
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7fe fec9 	bl	800128a <PIDCalculate>
 80024f8:	eef0 7a40 	vmov.f32	s15, s0
 80024fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002500:	ee17 3a90 	vmov	r3, s15
 8002504:	2b00      	cmp	r3, #0
 8002506:	bfb8      	it	lt
 8002508:	425b      	neglt	r3, r3
 800250a:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
//				PID_output = 1;

				// Go left
				if (x > xset)
 800250e:	4b15      	ldr	r3, [pc, #84]	; (8002564 <main+0x594>)
 8002510:	ed93 7a00 	vldr	s14, [r3]
 8002514:	4b1d      	ldr	r3, [pc, #116]	; (800258c <main+0x5bc>)
 8002516:	edd3 7a00 	vldr	s15, [r3]
 800251a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800251e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002522:	dd35      	ble.n	8002590 <main+0x5c0>
				{
					coil1_PWM = HBridgeCalculatePWM_max(
							(ADC_HALL[0] - ADC_OFFSET_HALL));
 8002524:	4b14      	ldr	r3, [pc, #80]	; (8002578 <main+0x5a8>)
 8002526:	881b      	ldrh	r3, [r3, #0]
 8002528:	b29b      	uxth	r3, r3
 800252a:	f2a3 73fc 	subw	r3, r3, #2044	; 0x7fc
					coil1_PWM = HBridgeCalculatePWM_max(
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff fcf2 	bl	8001f18 <HBridgeCalculatePWM_max>
 8002534:	4603      	mov	r3, r0
 8002536:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
					coil2_PWM = HBridgeCalculatePWM_max(
							-(ADC_HALL[2] - ADC_OFFSET_HALL));
 800253a:	4b0f      	ldr	r3, [pc, #60]	; (8002578 <main+0x5a8>)
 800253c:	889b      	ldrh	r3, [r3, #4]
 800253e:	b29b      	uxth	r3, r3
 8002540:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 8002544:	3304      	adds	r3, #4
					coil2_PWM = HBridgeCalculatePWM_max(
 8002546:	4618      	mov	r0, r3
 8002548:	f7ff fce6 	bl	8001f18 <HBridgeCalculatePWM_max>
 800254c:	4603      	mov	r3, r0
 800254e:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
 8002552:	e03f      	b.n	80025d4 <main+0x604>
 8002554:	f3af 8000 	nop.w
 8002558:	d2f1a9fc 	.word	0xd2f1a9fc
 800255c:	3f60624d 	.word	0x3f60624d
 8002560:	20000580 	.word	0x20000580
 8002564:	200004c0 	.word	0x200004c0
 8002568:	20000568 	.word	0x20000568
 800256c:	200004c8 	.word	0x200004c8
 8002570:	200004a0 	.word	0x200004a0
 8002574:	200004ac 	.word	0x200004ac
 8002578:	200004a4 	.word	0x200004a4
 800257c:	200004cc 	.word	0x200004cc
 8002580:	0800e0b8 	.word	0x0800e0b8
 8002584:	200006b8 	.word	0x200006b8
 8002588:	20000571 	.word	0x20000571
 800258c:	200004c4 	.word	0x200004c4
//							(ADC_HALL[0]));
//					coil2_PWM = HBridgeCalculatePWM_prop(
//							(ADC_HALL[2]));
				}
				// Go right
				else if (x < xset)
 8002590:	4bbe      	ldr	r3, [pc, #760]	; (800288c <main+0x8bc>)
 8002592:	ed93 7a00 	vldr	s14, [r3]
 8002596:	4bbe      	ldr	r3, [pc, #760]	; (8002890 <main+0x8c0>)
 8002598:	edd3 7a00 	vldr	s15, [r3]
 800259c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a4:	d516      	bpl.n	80025d4 <main+0x604>
				{
					coil1_PWM = HBridgeCalculatePWM_max(
							-(ADC_HALL[0] - ADC_OFFSET_HALL));
 80025a6:	4bbb      	ldr	r3, [pc, #748]	; (8002894 <main+0x8c4>)
 80025a8:	881b      	ldrh	r3, [r3, #0]
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 80025b0:	3304      	adds	r3, #4
					coil1_PWM = HBridgeCalculatePWM_max(
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7ff fcb0 	bl	8001f18 <HBridgeCalculatePWM_max>
 80025b8:	4603      	mov	r3, r0
 80025ba:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
					coil2_PWM = HBridgeCalculatePWM_max(
							(ADC_HALL[2] - ADC_OFFSET_HALL));
 80025be:	4bb5      	ldr	r3, [pc, #724]	; (8002894 <main+0x8c4>)
 80025c0:	889b      	ldrh	r3, [r3, #4]
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	f2a3 73fc 	subw	r3, r3, #2044	; 0x7fc
					coil2_PWM = HBridgeCalculatePWM_max(
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff fca5 	bl	8001f18 <HBridgeCalculatePWM_max>
 80025ce:	4603      	mov	r3, r0
 80025d0:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
//					coil1_PWM = HBridgeCalculatePWM_prop(
//							(ADC_HALL[0]));
//					coil2_PWM = HBridgeCalculatePWM_prop(
//							(ADC_HALL[2]));
				}
				HBridgeControl(&coil1, PID_output * coil1_PWM);
 80025d4:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 80025d8:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80025dc:	fb12 f303 	smulbb	r3, r2, r3
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	b21a      	sxth	r2, r3
 80025e4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80025e8:	4611      	mov	r1, r2
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7ff fa02 	bl	80019f4 <HBridgeControl>
				HBridgeControl(&coil2, PID_output * coil2_PWM);
 80025f0:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	; 0xa6
 80025f4:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 80025f8:	fb12 f303 	smulbb	r3, r2, r3
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	b21a      	sxth	r2, r3
 8002600:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002604:	4611      	mov	r1, r2
 8002606:	4618      	mov	r0, r3
 8002608:	f7ff f9f4 	bl	80019f4 <HBridgeControl>

				Length =
						sprintf((char*) Message,
 800260c:	4b9f      	ldr	r3, [pc, #636]	; (800288c <main+0x8bc>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4618      	mov	r0, r3
 8002612:	f7fd ff99 	bl	8000548 <__aeabi_f2d>
 8002616:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800261a:	f9b7 30d6 	ldrsh.w	r3, [r7, #214]	; 0xd6
 800261e:	f9b7 20a6 	ldrsh.w	r2, [r7, #166]	; 0xa6
 8002622:	fb02 f603 	mul.w	r6, r2, r3
 8002626:	f9b7 30d4 	ldrsh.w	r3, [r7, #212]	; 0xd4
 800262a:	f9b7 20a6 	ldrsh.w	r2, [r7, #166]	; 0xa6
 800262e:	fb02 f303 	mul.w	r3, r2, r3
 8002632:	607b      	str	r3, [r7, #4]
								"x: %.1f PWM1: %d PWM2: %d I1: %.1f I2: %.1f B1: %.4f B2: %.4f\n\r",
								x, coil1_PWM * PID_output,
								coil2_PWM * PID_output, CURRENT[0], CURRENT[1],
 8002634:	4b98      	ldr	r3, [pc, #608]	; (8002898 <main+0x8c8>)
 8002636:	681b      	ldr	r3, [r3, #0]
						sprintf((char*) Message,
 8002638:	4618      	mov	r0, r3
 800263a:	f7fd ff85 	bl	8000548 <__aeabi_f2d>
 800263e:	4604      	mov	r4, r0
 8002640:	460d      	mov	r5, r1
								coil2_PWM * PID_output, CURRENT[0], CURRENT[1],
 8002642:	4b95      	ldr	r3, [pc, #596]	; (8002898 <main+0x8c8>)
 8002644:	685b      	ldr	r3, [r3, #4]
						sprintf((char*) Message,
 8002646:	4618      	mov	r0, r3
 8002648:	f7fd ff7e 	bl	8000548 <__aeabi_f2d>
 800264c:	4680      	mov	r8, r0
 800264e:	4689      	mov	r9, r1
								HALL[0], HALL[2]);
 8002650:	4b92      	ldr	r3, [pc, #584]	; (800289c <main+0x8cc>)
 8002652:	681b      	ldr	r3, [r3, #0]
						sprintf((char*) Message,
 8002654:	4618      	mov	r0, r3
 8002656:	f7fd ff77 	bl	8000548 <__aeabi_f2d>
 800265a:	4682      	mov	sl, r0
 800265c:	468b      	mov	fp, r1
								HALL[0], HALL[2]);
 800265e:	4b8f      	ldr	r3, [pc, #572]	; (800289c <main+0x8cc>)
 8002660:	689b      	ldr	r3, [r3, #8]
						sprintf((char*) Message,
 8002662:	4618      	mov	r0, r3
 8002664:	f7fd ff70 	bl	8000548 <__aeabi_f2d>
 8002668:	4602      	mov	r2, r0
 800266a:	460b      	mov	r3, r1
 800266c:	f107 0010 	add.w	r0, r7, #16
 8002670:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002674:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8002678:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800267c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	9301      	str	r3, [sp, #4]
 8002684:	9600      	str	r6, [sp, #0]
 8002686:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800268a:	4985      	ldr	r1, [pc, #532]	; (80028a0 <main+0x8d0>)
 800268c:	f009 fba8 	bl	800bde0 <siprintf>
 8002690:	4603      	mov	r3, r0
				Length =
 8002692:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
				HAL_UART_Transmit_DMA(&huart2, Message, Length);
 8002696:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 800269a:	b29a      	uxth	r2, r3
 800269c:	f107 0310 	add.w	r3, r7, #16
 80026a0:	4619      	mov	r1, r3
 80026a2:	4880      	ldr	r0, [pc, #512]	; (80028a4 <main+0x8d4>)
 80026a4:	f007 f9e8 	bl	8009a78 <HAL_UART_Transmit_DMA>
 80026a8:	e016      	b.n	80026d8 <main+0x708>

			}
			else
			{
				// Stop
				PIDReset(&pid);
 80026aa:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fe fdd9 	bl	8001266 <PIDReset>
				HBridgeControl(&coil1, 0);
 80026b4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80026b8:	2100      	movs	r1, #0
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff f99a 	bl	80019f4 <HBridgeControl>
				HBridgeControl(&coil2, 0);
 80026c0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80026c4:	2100      	movs	r1, #0
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff f994 	bl	80019f4 <HBridgeControl>

//				Length = sprintf((char*)Message, "Done!\n\r");
//				HAL_UART_Transmit_DMA(&huart2, Message, Length);

				input_done = 0;
 80026cc:	4b76      	ldr	r3, [pc, #472]	; (80028a8 <main+0x8d8>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	701a      	strb	r2, [r3, #0]
				send_once = 0;
 80026d2:	2300      	movs	r3, #0
 80026d4:	f887 30c5 	strb.w	r3, [r7, #197]	; 0xc5
			}
			TimerControl = HAL_GetTick();
 80026d8:	f001 fabe 	bl	8003c58 <HAL_GetTick>
 80026dc:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
		}

		// Termometers
		if ((HAL_GetTick() - TimerTempCoils) > TEMP_COILS_PERIOD)
 80026e0:	f001 faba 	bl	8003c58 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	f240 22ed 	movw	r2, #749	; 0x2ed
 80026f0:	4293      	cmp	r3, r2
 80026f2:	f240 8084 	bls.w	80027fe <main+0x82e>
		{
			// Start the measure
			if (wait_or_get)
 80026f6:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d008      	beq.n	8002710 <main+0x740>
			{
				ds18b20_start_measure(ds[0]);
 80026fe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff f890 	bl	8001828 <ds18b20_start_measure>
				wait_or_get = 0;
 8002708:	2300      	movs	r3, #0
 800270a:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800270e:	e072      	b.n	80027f6 <main+0x826>
			}
			// Get the value
			else if (!wait_or_get)
 8002710:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8002714:	2b00      	cmp	r3, #0
 8002716:	d16e      	bne.n	80027f6 <main+0x826>
			{
				temp_coils = ds18b20_get_temp(ds[0]) / 16.0f;
 8002718:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800271c:	4618      	mov	r0, r3
 800271e:	f7ff f8c1 	bl	80018a4 <ds18b20_get_temp>
 8002722:	4603      	mov	r3, r0
 8002724:	ee07 3a90 	vmov	s15, r3
 8002728:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800272c:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8002730:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002734:	edc7 7a32 	vstr	s15, [r7, #200]	; 0xc8
				wait_or_get = 1;
 8002738:	2301      	movs	r3, #1
 800273a:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
				//Check if the coils are not too hot
				// If so, disable the control
				if (temp_coils > 45.0f && !critical_temp)
 800273e:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 8002742:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 80028ac <main+0x8dc>
 8002746:	eef4 7ac7 	vcmpe.f32	s15, s14
 800274a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800274e:	dd2a      	ble.n	80027a6 <main+0x7d6>
 8002750:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 8002754:	2b00      	cmp	r3, #0
 8002756:	d126      	bne.n	80027a6 <main+0x7d6>
				{
					critical_temp = 1;
 8002758:	2301      	movs	r3, #1
 800275a:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
					HBridgeControl(&coil1, 0);
 800275e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002762:	2100      	movs	r1, #0
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff f945 	bl	80019f4 <HBridgeControl>
					HBridgeControl(&coil2, 0);
 800276a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800276e:	2100      	movs	r1, #0
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff f93f 	bl	80019f4 <HBridgeControl>
					Length = sprintf((char*) Message,
 8002776:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 800277a:	f7fd fee5 	bl	8000548 <__aeabi_f2d>
 800277e:	4602      	mov	r2, r0
 8002780:	460b      	mov	r3, r1
 8002782:	f107 0010 	add.w	r0, r7, #16
 8002786:	494a      	ldr	r1, [pc, #296]	; (80028b0 <main+0x8e0>)
 8002788:	f009 fb2a 	bl	800bde0 <siprintf>
 800278c:	4603      	mov	r3, r0
 800278e:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
							"Coils' temperature is too high: %.1f\n\r",
							temp_coils);
					HAL_UART_Transmit_DMA(&huart2, Message, Length);
 8002792:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 8002796:	b29a      	uxth	r2, r3
 8002798:	f107 0310 	add.w	r3, r7, #16
 800279c:	4619      	mov	r1, r3
 800279e:	4841      	ldr	r0, [pc, #260]	; (80028a4 <main+0x8d4>)
 80027a0:	f007 f96a 	bl	8009a78 <HAL_UART_Transmit_DMA>
 80027a4:	e027      	b.n	80027f6 <main+0x826>
				}
				// After cooling enable the control
				else if (critical_temp && temp_coils < 35.0f)
 80027a6:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d023      	beq.n	80027f6 <main+0x826>
 80027ae:	edd7 7a32 	vldr	s15, [r7, #200]	; 0xc8
 80027b2:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80028b4 <main+0x8e4>
 80027b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027be:	d51a      	bpl.n	80027f6 <main+0x826>
				{
					critical_temp = 0;
 80027c0:	2300      	movs	r3, #0
 80027c2:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
					Length = sprintf((char*) Message,
 80027c6:	f107 0310 	add.w	r3, r7, #16
 80027ca:	493b      	ldr	r1, [pc, #236]	; (80028b8 <main+0x8e8>)
 80027cc:	4618      	mov	r0, r3
 80027ce:	f009 fb07 	bl	800bde0 <siprintf>
 80027d2:	4603      	mov	r3, r0
 80027d4:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
							"Coils cooled down and are ready to use!\n\r");
					HAL_UART_Transmit_DMA(&huart2, Message, Length);
 80027d8:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 80027dc:	b29a      	uxth	r2, r3
 80027de:	f107 0310 	add.w	r3, r7, #16
 80027e2:	4619      	mov	r1, r3
 80027e4:	482f      	ldr	r0, [pc, #188]	; (80028a4 <main+0x8d4>)
 80027e6:	f007 f947 	bl	8009a78 <HAL_UART_Transmit_DMA>

					input_done = 0;
 80027ea:	4b2f      	ldr	r3, [pc, #188]	; (80028a8 <main+0x8d8>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	701a      	strb	r2, [r3, #0]
					send_once = 0;
 80027f0:	2300      	movs	r3, #0
 80027f2:	f887 30c5 	strb.w	r3, [r7, #197]	; 0xc5
				}

			}
			TimerTempCoils = HAL_GetTick();
 80027f6:	f001 fa2f 	bl	8003c58 <HAL_GetTick>
 80027fa:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
		}

		if (((HAL_GetTick() - TimerShowTemp) > SHOW_TEMP) && critical_temp)
 80027fe:	f001 fa2b 	bl	8003c58 <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	f242 7210 	movw	r2, #10000	; 0x2710
 800280e:	4293      	cmp	r3, r2
 8002810:	d927      	bls.n	8002862 <main+0x892>
 8002812:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 8002816:	2b00      	cmp	r3, #0
 8002818:	d023      	beq.n	8002862 <main+0x892>
		{
			Length = sprintf((char*) Message, "Actual T: %.1f\n\r", temp_coils);
 800281a:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 800281e:	f7fd fe93 	bl	8000548 <__aeabi_f2d>
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	f107 0010 	add.w	r0, r7, #16
 800282a:	4924      	ldr	r1, [pc, #144]	; (80028bc <main+0x8ec>)
 800282c:	f009 fad8 	bl	800bde0 <siprintf>
 8002830:	4603      	mov	r3, r0
 8002832:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
			HAL_UART_Transmit_DMA(&huart2, Message, Length);
 8002836:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 800283a:	b29a      	uxth	r2, r3
 800283c:	f107 0310 	add.w	r3, r7, #16
 8002840:	4619      	mov	r1, r3
 8002842:	4818      	ldr	r0, [pc, #96]	; (80028a4 <main+0x8d4>)
 8002844:	f007 f918 	bl	8009a78 <HAL_UART_Transmit_DMA>
			printf("Actual T: %.1f\n\r", temp_coils);
 8002848:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 800284c:	f7fd fe7c 	bl	8000548 <__aeabi_f2d>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	4819      	ldr	r0, [pc, #100]	; (80028bc <main+0x8ec>)
 8002856:	f009 fab1 	bl	800bdbc <iprintf>
			TimerShowTemp = HAL_GetTick();
 800285a:	f001 f9fd 	bl	8003c58 <HAL_GetTick>
 800285e:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
		}

		// Blinking LD2 to show correct flow of the program
		if ((HAL_GetTick() - TimerHeartBeat) > HEART_BEAT_TIMER_PERIOD)
 8002862:	f001 f9f9 	bl	8003c58 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002872:	f67f acdd 	bls.w	8002230 <main+0x260>
		{
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002876:	2120      	movs	r1, #32
 8002878:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800287c:	f003 fcc6 	bl	800620c <HAL_GPIO_TogglePin>
			TimerHeartBeat = HAL_GetTick();
 8002880:	f001 f9ea 	bl	8003c58 <HAL_GetTick>
 8002884:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
		if ((HAL_GetTick() - TimerUCSample) > UC_SAMPLE_PERIOD)
 8002888:	e4d2      	b.n	8002230 <main+0x260>
 800288a:	bf00      	nop
 800288c:	200004c0 	.word	0x200004c0
 8002890:	200004c4 	.word	0x200004c4
 8002894:	200004a4 	.word	0x200004a4
 8002898:	200004ac 	.word	0x200004ac
 800289c:	200004cc 	.word	0x200004cc
 80028a0:	0800e0e0 	.word	0x0800e0e0
 80028a4:	200006b8 	.word	0x200006b8
 80028a8:	20000571 	.word	0x20000571
 80028ac:	42340000 	.word	0x42340000
 80028b0:	0800e120 	.word	0x0800e120
 80028b4:	420c0000 	.word	0x420c0000
 80028b8:	0800e148 	.word	0x0800e148
 80028bc:	0800e174 	.word	0x0800e174

080028c0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b096      	sub	sp, #88	; 0x58
 80028c4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80028c6:	f107 0314 	add.w	r3, r7, #20
 80028ca:	2244      	movs	r2, #68	; 0x44
 80028cc:	2100      	movs	r1, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f009 fae9 	bl	800bea6 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80028d4:	463b      	mov	r3, r7
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	605a      	str	r2, [r3, #4]
 80028dc:	609a      	str	r2, [r3, #8]
 80028de:	60da      	str	r2, [r3, #12]
 80028e0:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80028e2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80028e6:	f003 fdeb 	bl	80064c0 <HAL_PWREx_ControlVoltageScaling>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d001      	beq.n	80028f4 <SystemClock_Config+0x34>
	{
		Error_Handler();
 80028f0:	f000 f8ca 	bl	8002a88 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028f4:	2302      	movs	r3, #2
 80028f6:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028fc:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028fe:	2310      	movs	r3, #16
 8002900:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002902:	2302      	movs	r3, #2
 8002904:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002906:	2302      	movs	r3, #2
 8002908:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 800290a:	2301      	movs	r3, #1
 800290c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 800290e:	230a      	movs	r3, #10
 8002910:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002912:	2307      	movs	r3, #7
 8002914:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002916:	2302      	movs	r3, #2
 8002918:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800291a:	2302      	movs	r3, #2
 800291c:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800291e:	f107 0314 	add.w	r3, r7, #20
 8002922:	4618      	mov	r0, r3
 8002924:	f003 fe22 	bl	800656c <HAL_RCC_OscConfig>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <SystemClock_Config+0x72>
	{
		Error_Handler();
 800292e:	f000 f8ab 	bl	8002a88 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002932:	230f      	movs	r3, #15
 8002934:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002936:	2303      	movs	r3, #3
 8002938:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800293a:	2300      	movs	r3, #0
 800293c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002942:	2300      	movs	r3, #0
 8002944:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002946:	463b      	mov	r3, r7
 8002948:	2104      	movs	r1, #4
 800294a:	4618      	mov	r0, r3
 800294c:	f004 f9ea 	bl	8006d24 <HAL_RCC_ClockConfig>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8002956:	f000 f897 	bl	8002a88 <Error_Handler>
	}
}
 800295a:	bf00      	nop
 800295c:	3758      	adds	r7, #88	; 0x58
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}

08002962 <PeriphCommonClock_Config>:
/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void)
{
 8002962:	b580      	push	{r7, lr}
 8002964:	b0a2      	sub	sp, #136	; 0x88
 8002966:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 8002968:	463b      	mov	r3, r7
 800296a:	2288      	movs	r2, #136	; 0x88
 800296c:	2100      	movs	r1, #0
 800296e:	4618      	mov	r0, r3
 8002970:	f009 fa99 	bl	800bea6 <memset>
	{ 0 };

	/** Initializes the peripherals clock
	 */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002974:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002978:	603b      	str	r3, [r7, #0]
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800297a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800297e:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002980:	2302      	movs	r3, #2
 8002982:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002984:	2301      	movs	r3, #1
 8002986:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002988:	2308      	movs	r3, #8
 800298a:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800298c:	2307      	movs	r3, #7
 800298e:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002990:	2302      	movs	r3, #2
 8002992:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002994:	2302      	movs	r3, #2
 8002996:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002998:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800299c:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800299e:	463b      	mov	r3, r7
 80029a0:	4618      	mov	r0, r3
 80029a2:	f004 fbe3 	bl	800716c <HAL_RCCEx_PeriphCLKConfig>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <PeriphCommonClock_Config+0x4e>
	{
		Error_Handler();
 80029ac:	f000 f86c 	bl	8002a88 <Error_Handler>
	}
}
 80029b0:	bf00      	nop
 80029b2:	3788      	adds	r7, #136	; 0x88
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
	/* ADC3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(ADC3_IRQn, 1, 0);
 80029bc:	2200      	movs	r2, #0
 80029be:	2101      	movs	r1, #1
 80029c0:	202f      	movs	r0, #47	; 0x2f
 80029c2:	f002 ffb4 	bl	800592e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC3_IRQn);
 80029c6:	202f      	movs	r0, #47	; 0x2f
 80029c8:	f002 ffcd 	bl	8005966 <HAL_NVIC_EnableIRQ>
	/* ADC1_2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 80029cc:	2200      	movs	r2, #0
 80029ce:	2105      	movs	r1, #5
 80029d0:	2012      	movs	r0, #18
 80029d2:	f002 ffac 	bl	800592e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80029d6:	2012      	movs	r0, #18
 80029d8:	f002 ffc5 	bl	8005966 <HAL_NVIC_EnableIRQ>
	/* TIM3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 80029dc:	2200      	movs	r2, #0
 80029de:	2102      	movs	r1, #2
 80029e0:	201d      	movs	r0, #29
 80029e2:	f002 ffa4 	bl	800592e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80029e6:	201d      	movs	r0, #29
 80029e8:	f002 ffbd 	bl	8005966 <HAL_NVIC_EnableIRQ>
	/* TIM4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 80029ec:	2200      	movs	r2, #0
 80029ee:	2102      	movs	r1, #2
 80029f0:	201e      	movs	r0, #30
 80029f2:	f002 ff9c 	bl	800592e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80029f6:	201e      	movs	r0, #30
 80029f8:	f002 ffb5 	bl	8005966 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80029fc:	2200      	movs	r2, #0
 80029fe:	2100      	movs	r1, #0
 8002a00:	200d      	movs	r0, #13
 8002a02:	f002 ff94 	bl	800592e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002a06:	200d      	movs	r0, #13
 8002a08:	f002 ffad 	bl	8005966 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2100      	movs	r1, #0
 8002a10:	200b      	movs	r0, #11
 8002a12:	f002 ff8c 	bl	800592e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002a16:	200b      	movs	r0, #11
 8002a18:	f002 ffa5 	bl	8005966 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	2100      	movs	r1, #0
 8002a20:	2011      	movs	r0, #17
 8002a22:	f002 ff84 	bl	800592e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002a26:	2011      	movs	r0, #17
 8002a28:	f002 ff9d 	bl	8005966 <HAL_NVIC_EnableIRQ>
	/* USART2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	2106      	movs	r1, #6
 8002a30:	2026      	movs	r0, #38	; 0x26
 8002a32:	f002 ff7c 	bl	800592e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a36:	2026      	movs	r0, #38	; 0x26
 8002a38:	f002 ff95 	bl	8005966 <HAL_NVIC_EnableIRQ>
}
 8002a3c:	bf00      	nop
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
	if (huart == &huart2)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a08      	ldr	r2, [pc, #32]	; (8002a6c <HAL_UART_RxCpltCallback+0x2c>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d109      	bne.n	8002a64 <HAL_UART_RxCpltCallback+0x24>
	{
		LineAppend(uart_rx_buffer);
 8002a50:	4b07      	ldr	r3, [pc, #28]	; (8002a70 <HAL_UART_RxCpltCallback+0x30>)
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff fa79 	bl	8001f4c <LineAppend>
		HAL_UART_Receive_IT(huart, &uart_rx_buffer, 1);
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	4904      	ldr	r1, [pc, #16]	; (8002a70 <HAL_UART_RxCpltCallback+0x30>)
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f006 ffbe 	bl	80099e0 <HAL_UART_Receive_IT>
	}
}
 8002a64:	bf00      	nop
 8002a66:	3708      	adds	r7, #8
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	200006b8 	.word	0x200006b8
 8002a70:	20000570 	.word	0x20000570

08002a74 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]

}
 8002a7c:	bf00      	nop
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a8c:	b672      	cpsid	i
}
 8002a8e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002a90:	e7fe      	b.n	8002a90 <Error_Handler+0x8>
	...

08002a94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a9a:	4b0f      	ldr	r3, [pc, #60]	; (8002ad8 <HAL_MspInit+0x44>)
 8002a9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a9e:	4a0e      	ldr	r2, [pc, #56]	; (8002ad8 <HAL_MspInit+0x44>)
 8002aa0:	f043 0301 	orr.w	r3, r3, #1
 8002aa4:	6613      	str	r3, [r2, #96]	; 0x60
 8002aa6:	4b0c      	ldr	r3, [pc, #48]	; (8002ad8 <HAL_MspInit+0x44>)
 8002aa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	607b      	str	r3, [r7, #4]
 8002ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ab2:	4b09      	ldr	r3, [pc, #36]	; (8002ad8 <HAL_MspInit+0x44>)
 8002ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ab6:	4a08      	ldr	r2, [pc, #32]	; (8002ad8 <HAL_MspInit+0x44>)
 8002ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002abc:	6593      	str	r3, [r2, #88]	; 0x58
 8002abe:	4b06      	ldr	r3, [pc, #24]	; (8002ad8 <HAL_MspInit+0x44>)
 8002ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac6:	603b      	str	r3, [r7, #0]
 8002ac8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002aca:	bf00      	nop
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	40021000 	.word	0x40021000

08002adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ae0:	e7fe      	b.n	8002ae0 <NMI_Handler+0x4>

08002ae2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ae6:	e7fe      	b.n	8002ae6 <HardFault_Handler+0x4>

08002ae8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002aec:	e7fe      	b.n	8002aec <MemManage_Handler+0x4>

08002aee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002af2:	e7fe      	b.n	8002af2 <BusFault_Handler+0x4>

08002af4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002af8:	e7fe      	b.n	8002af8 <UsageFault_Handler+0x4>

08002afa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002afa:	b480      	push	{r7}
 8002afc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002afe:	bf00      	nop
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b0c:	bf00      	nop
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr

08002b16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b16:	b480      	push	{r7}
 8002b18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b28:	f001 f882 	bl	8003c30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b2c:	bf00      	nop
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002b34:	4802      	ldr	r0, [pc, #8]	; (8002b40 <DMA1_Channel1_IRQHandler+0x10>)
 8002b36:	f003 f8c8 	bl	8005cca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002b3a:	bf00      	nop
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	200003b8 	.word	0x200003b8

08002b44 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8002b48:	4802      	ldr	r0, [pc, #8]	; (8002b54 <DMA1_Channel3_IRQHandler+0x10>)
 8002b4a:	f003 f8be 	bl	8005cca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20000400 	.word	0x20000400

08002b58 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002b5c:	4802      	ldr	r0, [pc, #8]	; (8002b68 <DMA1_Channel7_IRQHandler+0x10>)
 8002b5e:	f003 f8b4 	bl	8005cca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002b62:	bf00      	nop
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	200007c8 	.word	0x200007c8

08002b6c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002b70:	4802      	ldr	r0, [pc, #8]	; (8002b7c <ADC1_2_IRQHandler+0x10>)
 8002b72:	f001 fcc9 	bl	8004508 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002b76:	bf00      	nop
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	200002f0 	.word	0x200002f0

08002b80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b84:	4802      	ldr	r0, [pc, #8]	; (8002b90 <TIM3_IRQHandler+0x10>)
 8002b86:	f005 fac9 	bl	800811c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b8a:	bf00      	nop
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	200005d4 	.word	0x200005d4

08002b94 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002b98:	4802      	ldr	r0, [pc, #8]	; (8002ba4 <TIM4_IRQHandler+0x10>)
 8002b9a:	f005 fabf 	bl	800811c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002b9e:	bf00      	nop
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	20000620 	.word	0x20000620

08002ba8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002bac:	4802      	ldr	r0, [pc, #8]	; (8002bb8 <USART2_IRQHandler+0x10>)
 8002bae:	f006 ffdf 	bl	8009b70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002bb2:	bf00      	nop
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	200006b8 	.word	0x200006b8

08002bbc <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8002bc0:	4802      	ldr	r0, [pc, #8]	; (8002bcc <ADC3_IRQHandler+0x10>)
 8002bc2:	f001 fca1 	bl	8004508 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	20000354 	.word	0x20000354

08002bd0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  return 1;
 8002bd4:	2301      	movs	r3, #1
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <_kill>:

int _kill(int pid, int sig)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bea:	f009 f9af 	bl	800bf4c <__errno>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2216      	movs	r2, #22
 8002bf2:	601a      	str	r2, [r3, #0]
  return -1;
 8002bf4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3708      	adds	r7, #8
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <_exit>:

void _exit (int status)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c08:	f04f 31ff 	mov.w	r1, #4294967295
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7ff ffe7 	bl	8002be0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c12:	e7fe      	b.n	8002c12 <_exit+0x12>

08002c14 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c20:	2300      	movs	r3, #0
 8002c22:	617b      	str	r3, [r7, #20]
 8002c24:	e00a      	b.n	8002c3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c26:	f3af 8000 	nop.w
 8002c2a:	4601      	mov	r1, r0
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	1c5a      	adds	r2, r3, #1
 8002c30:	60ba      	str	r2, [r7, #8]
 8002c32:	b2ca      	uxtb	r2, r1
 8002c34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	617b      	str	r3, [r7, #20]
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	dbf0      	blt.n	8002c26 <_read+0x12>
  }

  return len;
 8002c44:	687b      	ldr	r3, [r7, #4]
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3718      	adds	r7, #24
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b086      	sub	sp, #24
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	60f8      	str	r0, [r7, #12]
 8002c56:	60b9      	str	r1, [r7, #8]
 8002c58:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	617b      	str	r3, [r7, #20]
 8002c5e:	e009      	b.n	8002c74 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	1c5a      	adds	r2, r3, #1
 8002c64:	60ba      	str	r2, [r7, #8]
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	3301      	adds	r3, #1
 8002c72:	617b      	str	r3, [r7, #20]
 8002c74:	697a      	ldr	r2, [r7, #20]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	dbf1      	blt.n	8002c60 <_write+0x12>
  }
  return len;
 8002c7c:	687b      	ldr	r3, [r7, #4]
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3718      	adds	r7, #24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <_close>:

int _close(int file)
{
 8002c86:	b480      	push	{r7}
 8002c88:	b083      	sub	sp, #12
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
 8002ca6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002cae:	605a      	str	r2, [r3, #4]
  return 0;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <_isatty>:

int _isatty(int file)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002cc6:	2301      	movs	r3, #1
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3714      	adds	r7, #20
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
	...

08002cf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cf8:	4a14      	ldr	r2, [pc, #80]	; (8002d4c <_sbrk+0x5c>)
 8002cfa:	4b15      	ldr	r3, [pc, #84]	; (8002d50 <_sbrk+0x60>)
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d04:	4b13      	ldr	r3, [pc, #76]	; (8002d54 <_sbrk+0x64>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d102      	bne.n	8002d12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d0c:	4b11      	ldr	r3, [pc, #68]	; (8002d54 <_sbrk+0x64>)
 8002d0e:	4a12      	ldr	r2, [pc, #72]	; (8002d58 <_sbrk+0x68>)
 8002d10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d12:	4b10      	ldr	r3, [pc, #64]	; (8002d54 <_sbrk+0x64>)
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4413      	add	r3, r2
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d207      	bcs.n	8002d30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d20:	f009 f914 	bl	800bf4c <__errno>
 8002d24:	4603      	mov	r3, r0
 8002d26:	220c      	movs	r2, #12
 8002d28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d2e:	e009      	b.n	8002d44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d30:	4b08      	ldr	r3, [pc, #32]	; (8002d54 <_sbrk+0x64>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d36:	4b07      	ldr	r3, [pc, #28]	; (8002d54 <_sbrk+0x64>)
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	4a05      	ldr	r2, [pc, #20]	; (8002d54 <_sbrk+0x64>)
 8002d40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d42:	68fb      	ldr	r3, [r7, #12]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3718      	adds	r7, #24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	20018000 	.word	0x20018000
 8002d50:	00000400 	.word	0x00000400
 8002d54:	20000584 	.word	0x20000584
 8002d58:	20000978 	.word	0x20000978

08002d5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002d60:	4b06      	ldr	r3, [pc, #24]	; (8002d7c <SystemInit+0x20>)
 8002d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d66:	4a05      	ldr	r2, [pc, #20]	; (8002d7c <SystemInit+0x20>)
 8002d68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002d70:	bf00      	nop
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	e000ed00 	.word	0xe000ed00

08002d80 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b092      	sub	sp, #72	; 0x48
 8002d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d86:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	605a      	str	r2, [r3, #4]
 8002d90:	609a      	str	r2, [r3, #8]
 8002d92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	605a      	str	r2, [r3, #4]
 8002d9e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002da0:	f107 031c 	add.w	r3, r7, #28
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]
 8002da8:	605a      	str	r2, [r3, #4]
 8002daa:	609a      	str	r2, [r3, #8]
 8002dac:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dae:	463b      	mov	r3, r7
 8002db0:	2200      	movs	r2, #0
 8002db2:	601a      	str	r2, [r3, #0]
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	60da      	str	r2, [r3, #12]
 8002dba:	611a      	str	r2, [r3, #16]
 8002dbc:	615a      	str	r2, [r3, #20]
 8002dbe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002dc0:	4b43      	ldr	r3, [pc, #268]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002dc2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002dc6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8002dc8:	4b41      	ldr	r3, [pc, #260]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002dca:	224f      	movs	r2, #79	; 0x4f
 8002dcc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dce:	4b40      	ldr	r3, [pc, #256]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 8002dd4:	4b3e      	ldr	r3, [pc, #248]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002dd6:	4a3f      	ldr	r2, [pc, #252]	; (8002ed4 <MX_TIM2_Init+0x154>)
 8002dd8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dda:	4b3d      	ldr	r3, [pc, #244]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002de0:	4b3b      	ldr	r3, [pc, #236]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002de6:	483a      	ldr	r0, [pc, #232]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002de8:	f004 fe7c 	bl	8007ae4 <HAL_TIM_Base_Init>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8002df2:	f7ff fe49 	bl	8002a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002df6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dfa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002dfc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002e00:	4619      	mov	r1, r3
 8002e02:	4833      	ldr	r0, [pc, #204]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002e04:	f005 fc3c 	bl	8008680 <HAL_TIM_ConfigClockSource>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8002e0e:	f7ff fe3b 	bl	8002a88 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002e12:	482f      	ldr	r0, [pc, #188]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002e14:	f005 f824 	bl	8007e60 <HAL_TIM_IC_Init>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8002e1e:	f7ff fe33 	bl	8002a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002e22:	482b      	ldr	r0, [pc, #172]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002e24:	f004 feb5 	bl	8007b92 <HAL_TIM_PWM_Init>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002e2e:	f7ff fe2b 	bl	8002a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e32:	2300      	movs	r3, #0
 8002e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e36:	2300      	movs	r3, #0
 8002e38:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4823      	ldr	r0, [pc, #140]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002e42:	f006 fab1 	bl	80093a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002e46:	4603      	mov	r3, r0
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d001      	beq.n	8002e50 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8002e4c:	f7ff fe1c 	bl	8002a88 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002e50:	2300      	movs	r3, #0
 8002e52:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002e54:	2301      	movs	r3, #1
 8002e56:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICFilter = 1;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002e60:	f107 031c 	add.w	r3, r7, #28
 8002e64:	2200      	movs	r2, #0
 8002e66:	4619      	mov	r1, r3
 8002e68:	4819      	ldr	r0, [pc, #100]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002e6a:	f005 fa59 	bl	8008320 <HAL_TIM_IC_ConfigChannel>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d001      	beq.n	8002e78 <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8002e74:	f7ff fe08 	bl	8002a88 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002e78:	2302      	movs	r3, #2
 8002e7a:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	623b      	str	r3, [r7, #32]
  sConfigIC.ICFilter = 0;
 8002e80:	2300      	movs	r3, #0
 8002e82:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002e84:	f107 031c 	add.w	r3, r7, #28
 8002e88:	2204      	movs	r2, #4
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4810      	ldr	r0, [pc, #64]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002e8e:	f005 fa47 	bl	8008320 <HAL_TIM_IC_ConfigChannel>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 8002e98:	f7ff fdf6 	bl	8002a88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e9c:	2360      	movs	r3, #96	; 0x60
 8002e9e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8002ea0:	230a      	movs	r3, #10
 8002ea2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002eac:	463b      	mov	r3, r7
 8002eae:	2208      	movs	r2, #8
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4807      	ldr	r0, [pc, #28]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002eb4:	f005 fad0 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <MX_TIM2_Init+0x142>
  {
    Error_Handler();
 8002ebe:	f7ff fde3 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002ec2:	4803      	ldr	r0, [pc, #12]	; (8002ed0 <MX_TIM2_Init+0x150>)
 8002ec4:	f000 fa1e 	bl	8003304 <HAL_TIM_MspPostInit>

}
 8002ec8:	bf00      	nop
 8002eca:	3748      	adds	r7, #72	; 0x48
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	20000588 	.word	0x20000588
 8002ed4:	0001869f 	.word	0x0001869f

08002ed8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b08e      	sub	sp, #56	; 0x38
 8002edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ede:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	605a      	str	r2, [r3, #4]
 8002ee8:	609a      	str	r2, [r3, #8]
 8002eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002eec:	f107 031c 	add.w	r3, r7, #28
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	605a      	str	r2, [r3, #4]
 8002ef6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ef8:	463b      	mov	r3, r7
 8002efa:	2200      	movs	r2, #0
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	605a      	str	r2, [r3, #4]
 8002f00:	609a      	str	r2, [r3, #8]
 8002f02:	60da      	str	r2, [r3, #12]
 8002f04:	611a      	str	r2, [r3, #16]
 8002f06:	615a      	str	r2, [r3, #20]
 8002f08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002f0a:	4b2c      	ldr	r3, [pc, #176]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002f0c:	4a2c      	ldr	r2, [pc, #176]	; (8002fc0 <MX_TIM3_Init+0xe8>)
 8002f0e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8002f10:	4b2a      	ldr	r3, [pc, #168]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002f12:	224f      	movs	r2, #79	; 0x4f
 8002f14:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f16:	4b29      	ldr	r3, [pc, #164]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002f1c:	4b27      	ldr	r3, [pc, #156]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002f1e:	2263      	movs	r2, #99	; 0x63
 8002f20:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f22:	4b26      	ldr	r3, [pc, #152]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f28:	4b24      	ldr	r3, [pc, #144]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f2e:	4823      	ldr	r0, [pc, #140]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002f30:	f004 fdd8 	bl	8007ae4 <HAL_TIM_Base_Init>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002f3a:	f7ff fda5 	bl	8002a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f42:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f44:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f48:	4619      	mov	r1, r3
 8002f4a:	481c      	ldr	r0, [pc, #112]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002f4c:	f005 fb98 	bl	8008680 <HAL_TIM_ConfigClockSource>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002f56:	f7ff fd97 	bl	8002a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002f5a:	4818      	ldr	r0, [pc, #96]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002f5c:	f004 fe19 	bl	8007b92 <HAL_TIM_PWM_Init>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d001      	beq.n	8002f6a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002f66:	f7ff fd8f 	bl	8002a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f72:	f107 031c 	add.w	r3, r7, #28
 8002f76:	4619      	mov	r1, r3
 8002f78:	4810      	ldr	r0, [pc, #64]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002f7a:	f006 fa15 	bl	80093a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002f84:	f7ff fd80 	bl	8002a88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f88:	2360      	movs	r3, #96	; 0x60
 8002f8a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f94:	2300      	movs	r3, #0
 8002f96:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002f98:	463b      	mov	r3, r7
 8002f9a:	2204      	movs	r2, #4
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4807      	ldr	r0, [pc, #28]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002fa0:	f005 fa5a 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002faa:	f7ff fd6d 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002fae:	4803      	ldr	r0, [pc, #12]	; (8002fbc <MX_TIM3_Init+0xe4>)
 8002fb0:	f000 f9a8 	bl	8003304 <HAL_TIM_MspPostInit>

}
 8002fb4:	bf00      	nop
 8002fb6:	3738      	adds	r7, #56	; 0x38
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	200005d4 	.word	0x200005d4
 8002fc0:	40000400 	.word	0x40000400

08002fc4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b08e      	sub	sp, #56	; 0x38
 8002fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002fce:	2200      	movs	r2, #0
 8002fd0:	601a      	str	r2, [r3, #0]
 8002fd2:	605a      	str	r2, [r3, #4]
 8002fd4:	609a      	str	r2, [r3, #8]
 8002fd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fd8:	f107 031c 	add.w	r3, r7, #28
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	605a      	str	r2, [r3, #4]
 8002fe2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fe4:	463b      	mov	r3, r7
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	601a      	str	r2, [r3, #0]
 8002fea:	605a      	str	r2, [r3, #4]
 8002fec:	609a      	str	r2, [r3, #8]
 8002fee:	60da      	str	r2, [r3, #12]
 8002ff0:	611a      	str	r2, [r3, #16]
 8002ff2:	615a      	str	r2, [r3, #20]
 8002ff4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002ff6:	4b2c      	ldr	r3, [pc, #176]	; (80030a8 <MX_TIM4_Init+0xe4>)
 8002ff8:	4a2c      	ldr	r2, [pc, #176]	; (80030ac <MX_TIM4_Init+0xe8>)
 8002ffa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 8002ffc:	4b2a      	ldr	r3, [pc, #168]	; (80030a8 <MX_TIM4_Init+0xe4>)
 8002ffe:	224f      	movs	r2, #79	; 0x4f
 8003000:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003002:	4b29      	ldr	r3, [pc, #164]	; (80030a8 <MX_TIM4_Init+0xe4>)
 8003004:	2200      	movs	r2, #0
 8003006:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8003008:	4b27      	ldr	r3, [pc, #156]	; (80030a8 <MX_TIM4_Init+0xe4>)
 800300a:	2263      	movs	r2, #99	; 0x63
 800300c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800300e:	4b26      	ldr	r3, [pc, #152]	; (80030a8 <MX_TIM4_Init+0xe4>)
 8003010:	2200      	movs	r2, #0
 8003012:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003014:	4b24      	ldr	r3, [pc, #144]	; (80030a8 <MX_TIM4_Init+0xe4>)
 8003016:	2200      	movs	r2, #0
 8003018:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800301a:	4823      	ldr	r0, [pc, #140]	; (80030a8 <MX_TIM4_Init+0xe4>)
 800301c:	f004 fd62 	bl	8007ae4 <HAL_TIM_Base_Init>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8003026:	f7ff fd2f 	bl	8002a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800302a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800302e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003030:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003034:	4619      	mov	r1, r3
 8003036:	481c      	ldr	r0, [pc, #112]	; (80030a8 <MX_TIM4_Init+0xe4>)
 8003038:	f005 fb22 	bl	8008680 <HAL_TIM_ConfigClockSource>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8003042:	f7ff fd21 	bl	8002a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003046:	4818      	ldr	r0, [pc, #96]	; (80030a8 <MX_TIM4_Init+0xe4>)
 8003048:	f004 fda3 	bl	8007b92 <HAL_TIM_PWM_Init>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d001      	beq.n	8003056 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8003052:	f7ff fd19 	bl	8002a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003056:	2300      	movs	r3, #0
 8003058:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800305a:	2300      	movs	r3, #0
 800305c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800305e:	f107 031c 	add.w	r3, r7, #28
 8003062:	4619      	mov	r1, r3
 8003064:	4810      	ldr	r0, [pc, #64]	; (80030a8 <MX_TIM4_Init+0xe4>)
 8003066:	f006 f99f 	bl	80093a8 <HAL_TIMEx_MasterConfigSynchronization>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8003070:	f7ff fd0a 	bl	8002a88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003074:	2360      	movs	r3, #96	; 0x60
 8003076:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003078:	2300      	movs	r3, #0
 800307a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800307c:	2300      	movs	r3, #0
 800307e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003080:	2300      	movs	r3, #0
 8003082:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003084:	463b      	mov	r3, r7
 8003086:	2200      	movs	r2, #0
 8003088:	4619      	mov	r1, r3
 800308a:	4807      	ldr	r0, [pc, #28]	; (80030a8 <MX_TIM4_Init+0xe4>)
 800308c:	f005 f9e4 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8003096:	f7ff fcf7 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800309a:	4803      	ldr	r0, [pc, #12]	; (80030a8 <MX_TIM4_Init+0xe4>)
 800309c:	f000 f932 	bl	8003304 <HAL_TIM_MspPostInit>

}
 80030a0:	bf00      	nop
 80030a2:	3738      	adds	r7, #56	; 0x38
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	20000620 	.word	0x20000620
 80030ac:	40000800 	.word	0x40000800

080030b0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b09a      	sub	sp, #104	; 0x68
 80030b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030b6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80030ba:	2200      	movs	r2, #0
 80030bc:	601a      	str	r2, [r3, #0]
 80030be:	605a      	str	r2, [r3, #4]
 80030c0:	609a      	str	r2, [r3, #8]
 80030c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030c4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	605a      	str	r2, [r3, #4]
 80030ce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80030d4:	2200      	movs	r2, #0
 80030d6:	601a      	str	r2, [r3, #0]
 80030d8:	605a      	str	r2, [r3, #4]
 80030da:	609a      	str	r2, [r3, #8]
 80030dc:	60da      	str	r2, [r3, #12]
 80030de:	611a      	str	r2, [r3, #16]
 80030e0:	615a      	str	r2, [r3, #20]
 80030e2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80030e4:	1d3b      	adds	r3, r7, #4
 80030e6:	222c      	movs	r2, #44	; 0x2c
 80030e8:	2100      	movs	r1, #0
 80030ea:	4618      	mov	r0, r3
 80030ec:	f008 fedb 	bl	800bea6 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80030f0:	4b43      	ldr	r3, [pc, #268]	; (8003200 <MX_TIM8_Init+0x150>)
 80030f2:	4a44      	ldr	r2, [pc, #272]	; (8003204 <MX_TIM8_Init+0x154>)
 80030f4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 79;
 80030f6:	4b42      	ldr	r3, [pc, #264]	; (8003200 <MX_TIM8_Init+0x150>)
 80030f8:	224f      	movs	r2, #79	; 0x4f
 80030fa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030fc:	4b40      	ldr	r3, [pc, #256]	; (8003200 <MX_TIM8_Init+0x150>)
 80030fe:	2200      	movs	r2, #0
 8003100:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 49999;
 8003102:	4b3f      	ldr	r3, [pc, #252]	; (8003200 <MX_TIM8_Init+0x150>)
 8003104:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8003108:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800310a:	4b3d      	ldr	r3, [pc, #244]	; (8003200 <MX_TIM8_Init+0x150>)
 800310c:	2200      	movs	r2, #0
 800310e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003110:	4b3b      	ldr	r3, [pc, #236]	; (8003200 <MX_TIM8_Init+0x150>)
 8003112:	2200      	movs	r2, #0
 8003114:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003116:	4b3a      	ldr	r3, [pc, #232]	; (8003200 <MX_TIM8_Init+0x150>)
 8003118:	2200      	movs	r2, #0
 800311a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800311c:	4838      	ldr	r0, [pc, #224]	; (8003200 <MX_TIM8_Init+0x150>)
 800311e:	f004 fce1 	bl	8007ae4 <HAL_TIM_Base_Init>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d001      	beq.n	800312c <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8003128:	f7ff fcae 	bl	8002a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800312c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003130:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003132:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003136:	4619      	mov	r1, r3
 8003138:	4831      	ldr	r0, [pc, #196]	; (8003200 <MX_TIM8_Init+0x150>)
 800313a:	f005 faa1 	bl	8008680 <HAL_TIM_ConfigClockSource>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d001      	beq.n	8003148 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8003144:	f7ff fca0 	bl	8002a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8003148:	482d      	ldr	r0, [pc, #180]	; (8003200 <MX_TIM8_Init+0x150>)
 800314a:	f004 fd22 	bl	8007b92 <HAL_TIM_PWM_Init>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8003154:	f7ff fc98 	bl	8002a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003158:	2300      	movs	r3, #0
 800315a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800315c:	2300      	movs	r3, #0
 800315e:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003160:	2300      	movs	r3, #0
 8003162:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003164:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003168:	4619      	mov	r1, r3
 800316a:	4825      	ldr	r0, [pc, #148]	; (8003200 <MX_TIM8_Init+0x150>)
 800316c:	f006 f91c 	bl	80093a8 <HAL_TIMEx_MasterConfigSynchronization>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8003176:	f7ff fc87 	bl	8002a88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800317a:	2360      	movs	r3, #96	; 0x60
 800317c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 10;
 800317e:	230a      	movs	r3, #10
 8003180:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003182:	2300      	movs	r3, #0
 8003184:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003186:	2300      	movs	r3, #0
 8003188:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800318a:	2300      	movs	r3, #0
 800318c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800318e:	2300      	movs	r3, #0
 8003190:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003192:	2300      	movs	r3, #0
 8003194:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003196:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800319a:	2200      	movs	r2, #0
 800319c:	4619      	mov	r1, r3
 800319e:	4818      	ldr	r0, [pc, #96]	; (8003200 <MX_TIM8_Init+0x150>)
 80031a0:	f005 f95a 	bl	8008458 <HAL_TIM_PWM_ConfigChannel>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 80031aa:	f7ff fc6d 	bl	8002a88 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80031ae:	2300      	movs	r3, #0
 80031b0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80031b2:	2300      	movs	r3, #0
 80031b4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80031b6:	2300      	movs	r3, #0
 80031b8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80031ba:	2300      	movs	r3, #0
 80031bc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80031be:	2300      	movs	r3, #0
 80031c0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80031c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031c6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80031c8:	2300      	movs	r3, #0
 80031ca:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80031cc:	2300      	movs	r3, #0
 80031ce:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80031d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031d4:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80031d6:	2300      	movs	r3, #0
 80031d8:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80031da:	2300      	movs	r3, #0
 80031dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80031de:	1d3b      	adds	r3, r7, #4
 80031e0:	4619      	mov	r1, r3
 80031e2:	4807      	ldr	r0, [pc, #28]	; (8003200 <MX_TIM8_Init+0x150>)
 80031e4:	f006 f968 	bl	80094b8 <HAL_TIMEx_ConfigBreakDeadTime>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 80031ee:	f7ff fc4b 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80031f2:	4803      	ldr	r0, [pc, #12]	; (8003200 <MX_TIM8_Init+0x150>)
 80031f4:	f000 f886 	bl	8003304 <HAL_TIM_MspPostInit>

}
 80031f8:	bf00      	nop
 80031fa:	3768      	adds	r7, #104	; 0x68
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	2000066c 	.word	0x2000066c
 8003204:	40013400 	.word	0x40013400

08003208 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b08c      	sub	sp, #48	; 0x30
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003210:	f107 031c 	add.w	r3, r7, #28
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]
 8003218:	605a      	str	r2, [r3, #4]
 800321a:	609a      	str	r2, [r3, #8]
 800321c:	60da      	str	r2, [r3, #12]
 800321e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003228:	d12a      	bne.n	8003280 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800322a:	4b32      	ldr	r3, [pc, #200]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 800322c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800322e:	4a31      	ldr	r2, [pc, #196]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 8003230:	f043 0301 	orr.w	r3, r3, #1
 8003234:	6593      	str	r3, [r2, #88]	; 0x58
 8003236:	4b2f      	ldr	r3, [pc, #188]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 8003238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	61bb      	str	r3, [r7, #24]
 8003240:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003242:	4b2c      	ldr	r3, [pc, #176]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 8003244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003246:	4a2b      	ldr	r2, [pc, #172]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 8003248:	f043 0301 	orr.w	r3, r3, #1
 800324c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800324e:	4b29      	ldr	r3, [pc, #164]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 8003250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	617b      	str	r3, [r7, #20]
 8003258:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = USONIC2_Pin;
 800325a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800325e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003260:	2302      	movs	r3, #2
 8003262:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003264:	2300      	movs	r3, #0
 8003266:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003268:	2300      	movs	r3, #0
 800326a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800326c:	2301      	movs	r3, #1
 800326e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(USONIC2_GPIO_Port, &GPIO_InitStruct);
 8003270:	f107 031c 	add.w	r3, r7, #28
 8003274:	4619      	mov	r1, r3
 8003276:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800327a:	f002 fe05 	bl	8005e88 <HAL_GPIO_Init>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800327e:	e034      	b.n	80032ea <HAL_TIM_Base_MspInit+0xe2>
  else if(tim_baseHandle->Instance==TIM3)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a1c      	ldr	r2, [pc, #112]	; (80032f8 <HAL_TIM_Base_MspInit+0xf0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d10c      	bne.n	80032a4 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800328a:	4b1a      	ldr	r3, [pc, #104]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 800328c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800328e:	4a19      	ldr	r2, [pc, #100]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 8003290:	f043 0302 	orr.w	r3, r3, #2
 8003294:	6593      	str	r3, [r2, #88]	; 0x58
 8003296:	4b17      	ldr	r3, [pc, #92]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 8003298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	613b      	str	r3, [r7, #16]
 80032a0:	693b      	ldr	r3, [r7, #16]
}
 80032a2:	e022      	b.n	80032ea <HAL_TIM_Base_MspInit+0xe2>
  else if(tim_baseHandle->Instance==TIM4)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a14      	ldr	r2, [pc, #80]	; (80032fc <HAL_TIM_Base_MspInit+0xf4>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d10c      	bne.n	80032c8 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80032ae:	4b11      	ldr	r3, [pc, #68]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 80032b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b2:	4a10      	ldr	r2, [pc, #64]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 80032b4:	f043 0304 	orr.w	r3, r3, #4
 80032b8:	6593      	str	r3, [r2, #88]	; 0x58
 80032ba:	4b0e      	ldr	r3, [pc, #56]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 80032bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032be:	f003 0304 	and.w	r3, r3, #4
 80032c2:	60fb      	str	r3, [r7, #12]
 80032c4:	68fb      	ldr	r3, [r7, #12]
}
 80032c6:	e010      	b.n	80032ea <HAL_TIM_Base_MspInit+0xe2>
  else if(tim_baseHandle->Instance==TIM8)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a0c      	ldr	r2, [pc, #48]	; (8003300 <HAL_TIM_Base_MspInit+0xf8>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d10b      	bne.n	80032ea <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80032d2:	4b08      	ldr	r3, [pc, #32]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 80032d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032d6:	4a07      	ldr	r2, [pc, #28]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 80032d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80032dc:	6613      	str	r3, [r2, #96]	; 0x60
 80032de:	4b05      	ldr	r3, [pc, #20]	; (80032f4 <HAL_TIM_Base_MspInit+0xec>)
 80032e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032e6:	60bb      	str	r3, [r7, #8]
 80032e8:	68bb      	ldr	r3, [r7, #8]
}
 80032ea:	bf00      	nop
 80032ec:	3730      	adds	r7, #48	; 0x30
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40021000 	.word	0x40021000
 80032f8:	40000400 	.word	0x40000400
 80032fc:	40000800 	.word	0x40000800
 8003300:	40013400 	.word	0x40013400

08003304 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b08c      	sub	sp, #48	; 0x30
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800330c:	f107 031c 	add.w	r3, r7, #28
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	605a      	str	r2, [r3, #4]
 8003316:	609a      	str	r2, [r3, #8]
 8003318:	60da      	str	r2, [r3, #12]
 800331a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003324:	d11d      	bne.n	8003362 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003326:	4b43      	ldr	r3, [pc, #268]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 8003328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800332a:	4a42      	ldr	r2, [pc, #264]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 800332c:	f043 0302 	orr.w	r3, r3, #2
 8003330:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003332:	4b40      	ldr	r3, [pc, #256]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 8003334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	61bb      	str	r3, [r7, #24]
 800333c:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = USONIC1_PWM_Pin;
 800333e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003342:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003344:	2302      	movs	r3, #2
 8003346:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003348:	2300      	movs	r3, #0
 800334a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800334c:	2300      	movs	r3, #0
 800334e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003350:	2301      	movs	r3, #1
 8003352:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(USONIC1_PWM_GPIO_Port, &GPIO_InitStruct);
 8003354:	f107 031c 	add.w	r3, r7, #28
 8003358:	4619      	mov	r1, r3
 800335a:	4837      	ldr	r0, [pc, #220]	; (8003438 <HAL_TIM_MspPostInit+0x134>)
 800335c:	f002 fd94 	bl	8005e88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003360:	e064      	b.n	800342c <HAL_TIM_MspPostInit+0x128>
  else if(timHandle->Instance==TIM3)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a35      	ldr	r2, [pc, #212]	; (800343c <HAL_TIM_MspPostInit+0x138>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d11c      	bne.n	80033a6 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800336c:	4b31      	ldr	r3, [pc, #196]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 800336e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003370:	4a30      	ldr	r2, [pc, #192]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 8003372:	f043 0304 	orr.w	r3, r3, #4
 8003376:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003378:	4b2e      	ldr	r3, [pc, #184]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 800337a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800337c:	f003 0304 	and.w	r3, r3, #4
 8003380:	617b      	str	r3, [r7, #20]
 8003382:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PWM1_Pin;
 8003384:	2380      	movs	r3, #128	; 0x80
 8003386:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003388:	2302      	movs	r3, #2
 800338a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338c:	2300      	movs	r3, #0
 800338e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003390:	2300      	movs	r3, #0
 8003392:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003394:	2302      	movs	r3, #2
 8003396:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PWM1_GPIO_Port, &GPIO_InitStruct);
 8003398:	f107 031c 	add.w	r3, r7, #28
 800339c:	4619      	mov	r1, r3
 800339e:	4828      	ldr	r0, [pc, #160]	; (8003440 <HAL_TIM_MspPostInit+0x13c>)
 80033a0:	f002 fd72 	bl	8005e88 <HAL_GPIO_Init>
}
 80033a4:	e042      	b.n	800342c <HAL_TIM_MspPostInit+0x128>
  else if(timHandle->Instance==TIM4)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a26      	ldr	r2, [pc, #152]	; (8003444 <HAL_TIM_MspPostInit+0x140>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d11c      	bne.n	80033ea <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033b0:	4b20      	ldr	r3, [pc, #128]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 80033b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033b4:	4a1f      	ldr	r2, [pc, #124]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 80033b6:	f043 0302 	orr.w	r3, r3, #2
 80033ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033bc:	4b1d      	ldr	r3, [pc, #116]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 80033be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033c0:	f003 0302 	and.w	r3, r3, #2
 80033c4:	613b      	str	r3, [r7, #16]
 80033c6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PWM2_Pin;
 80033c8:	2340      	movs	r3, #64	; 0x40
 80033ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033cc:	2302      	movs	r3, #2
 80033ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d0:	2300      	movs	r3, #0
 80033d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d4:	2300      	movs	r3, #0
 80033d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80033d8:	2302      	movs	r3, #2
 80033da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PWM2_GPIO_Port, &GPIO_InitStruct);
 80033dc:	f107 031c 	add.w	r3, r7, #28
 80033e0:	4619      	mov	r1, r3
 80033e2:	4815      	ldr	r0, [pc, #84]	; (8003438 <HAL_TIM_MspPostInit+0x134>)
 80033e4:	f002 fd50 	bl	8005e88 <HAL_GPIO_Init>
}
 80033e8:	e020      	b.n	800342c <HAL_TIM_MspPostInit+0x128>
  else if(timHandle->Instance==TIM8)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a16      	ldr	r2, [pc, #88]	; (8003448 <HAL_TIM_MspPostInit+0x144>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d11b      	bne.n	800342c <HAL_TIM_MspPostInit+0x128>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033f4:	4b0f      	ldr	r3, [pc, #60]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 80033f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033f8:	4a0e      	ldr	r2, [pc, #56]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 80033fa:	f043 0304 	orr.w	r3, r3, #4
 80033fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003400:	4b0c      	ldr	r3, [pc, #48]	; (8003434 <HAL_TIM_MspPostInit+0x130>)
 8003402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	60fb      	str	r3, [r7, #12]
 800340a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800340c:	2340      	movs	r3, #64	; 0x40
 800340e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003410:	2302      	movs	r3, #2
 8003412:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003414:	2300      	movs	r3, #0
 8003416:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003418:	2300      	movs	r3, #0
 800341a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800341c:	2303      	movs	r3, #3
 800341e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003420:	f107 031c 	add.w	r3, r7, #28
 8003424:	4619      	mov	r1, r3
 8003426:	4806      	ldr	r0, [pc, #24]	; (8003440 <HAL_TIM_MspPostInit+0x13c>)
 8003428:	f002 fd2e 	bl	8005e88 <HAL_GPIO_Init>
}
 800342c:	bf00      	nop
 800342e:	3730      	adds	r7, #48	; 0x30
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	40021000 	.word	0x40021000
 8003438:	48000400 	.word	0x48000400
 800343c:	40000400 	.word	0x40000400
 8003440:	48000800 	.word	0x48000800
 8003444:	40000800 	.word	0x40000800
 8003448:	40013400 	.word	0x40013400

0800344c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003450:	4b14      	ldr	r3, [pc, #80]	; (80034a4 <MX_USART2_UART_Init+0x58>)
 8003452:	4a15      	ldr	r2, [pc, #84]	; (80034a8 <MX_USART2_UART_Init+0x5c>)
 8003454:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003456:	4b13      	ldr	r3, [pc, #76]	; (80034a4 <MX_USART2_UART_Init+0x58>)
 8003458:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800345c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800345e:	4b11      	ldr	r3, [pc, #68]	; (80034a4 <MX_USART2_UART_Init+0x58>)
 8003460:	2200      	movs	r2, #0
 8003462:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003464:	4b0f      	ldr	r3, [pc, #60]	; (80034a4 <MX_USART2_UART_Init+0x58>)
 8003466:	2200      	movs	r2, #0
 8003468:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800346a:	4b0e      	ldr	r3, [pc, #56]	; (80034a4 <MX_USART2_UART_Init+0x58>)
 800346c:	2200      	movs	r2, #0
 800346e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003470:	4b0c      	ldr	r3, [pc, #48]	; (80034a4 <MX_USART2_UART_Init+0x58>)
 8003472:	220c      	movs	r2, #12
 8003474:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003476:	4b0b      	ldr	r3, [pc, #44]	; (80034a4 <MX_USART2_UART_Init+0x58>)
 8003478:	2200      	movs	r2, #0
 800347a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800347c:	4b09      	ldr	r3, [pc, #36]	; (80034a4 <MX_USART2_UART_Init+0x58>)
 800347e:	2200      	movs	r2, #0
 8003480:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003482:	4b08      	ldr	r3, [pc, #32]	; (80034a4 <MX_USART2_UART_Init+0x58>)
 8003484:	2200      	movs	r2, #0
 8003486:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003488:	4b06      	ldr	r3, [pc, #24]	; (80034a4 <MX_USART2_UART_Init+0x58>)
 800348a:	2200      	movs	r2, #0
 800348c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800348e:	4805      	ldr	r0, [pc, #20]	; (80034a4 <MX_USART2_UART_Init+0x58>)
 8003490:	f006 f8ae 	bl	80095f0 <HAL_UART_Init>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800349a:	f7ff faf5 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800349e:	bf00      	nop
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	200006b8 	.word	0x200006b8
 80034a8:	40004400 	.word	0x40004400

080034ac <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80034b0:	4b16      	ldr	r3, [pc, #88]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034b2:	4a17      	ldr	r2, [pc, #92]	; (8003510 <MX_USART3_UART_Init+0x64>)
 80034b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80034b6:	4b15      	ldr	r3, [pc, #84]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80034bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80034be:	4b13      	ldr	r3, [pc, #76]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80034c4:	4b11      	ldr	r3, [pc, #68]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80034ca:	4b10      	ldr	r3, [pc, #64]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80034d0:	4b0e      	ldr	r3, [pc, #56]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034d2:	220c      	movs	r2, #12
 80034d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034d6:	4b0d      	ldr	r3, [pc, #52]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034d8:	2200      	movs	r2, #0
 80034da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_8;
 80034dc:	4b0b      	ldr	r3, [pc, #44]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80034e2:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034e4:	4b09      	ldr	r3, [pc, #36]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80034ea:	4b08      	ldr	r3, [pc, #32]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034ec:	2210      	movs	r2, #16
 80034ee:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80034f0:	4b06      	ldr	r3, [pc, #24]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80034f6:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_HalfDuplex_Init(&huart3) != HAL_OK)
 80034f8:	4804      	ldr	r0, [pc, #16]	; (800350c <MX_USART3_UART_Init+0x60>)
 80034fa:	f006 f8c7 	bl	800968c <HAL_HalfDuplex_Init>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <MX_USART3_UART_Init+0x5c>
  {
    Error_Handler();
 8003504:	f7ff fac0 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003508:	bf00      	nop
 800350a:	bd80      	pop	{r7, pc}
 800350c:	20000740 	.word	0x20000740
 8003510:	40004800 	.word	0x40004800

08003514 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b0ae      	sub	sp, #184	; 0xb8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800351c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	609a      	str	r2, [r3, #8]
 8003528:	60da      	str	r2, [r3, #12]
 800352a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800352c:	f107 031c 	add.w	r3, r7, #28
 8003530:	2288      	movs	r2, #136	; 0x88
 8003532:	2100      	movs	r1, #0
 8003534:	4618      	mov	r0, r3
 8003536:	f008 fcb6 	bl	800bea6 <memset>
  if(uartHandle->Instance==USART2)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a57      	ldr	r2, [pc, #348]	; (800369c <HAL_UART_MspInit+0x188>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d165      	bne.n	8003610 <HAL_UART_MspInit+0xfc>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003544:	2302      	movs	r3, #2
 8003546:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003548:	2300      	movs	r3, #0
 800354a:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800354c:	f107 031c 	add.w	r3, r7, #28
 8003550:	4618      	mov	r0, r3
 8003552:	f003 fe0b 	bl	800716c <HAL_RCCEx_PeriphCLKConfig>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d001      	beq.n	8003560 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800355c:	f7ff fa94 	bl	8002a88 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003560:	4b4f      	ldr	r3, [pc, #316]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 8003562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003564:	4a4e      	ldr	r2, [pc, #312]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 8003566:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800356a:	6593      	str	r3, [r2, #88]	; 0x58
 800356c:	4b4c      	ldr	r3, [pc, #304]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 800356e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003570:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003574:	61bb      	str	r3, [r7, #24]
 8003576:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003578:	4b49      	ldr	r3, [pc, #292]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 800357a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800357c:	4a48      	ldr	r2, [pc, #288]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 800357e:	f043 0301 	orr.w	r3, r3, #1
 8003582:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003584:	4b46      	ldr	r3, [pc, #280]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 8003586:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	617b      	str	r3, [r7, #20]
 800358e:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003590:	230c      	movs	r3, #12
 8003592:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003596:	2302      	movs	r3, #2
 8003598:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800359c:	2300      	movs	r3, #0
 800359e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035a2:	2303      	movs	r3, #3
 80035a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80035a8:	2307      	movs	r3, #7
 80035aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035ae:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80035b2:	4619      	mov	r1, r3
 80035b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035b8:	f002 fc66 	bl	8005e88 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80035bc:	4b39      	ldr	r3, [pc, #228]	; (80036a4 <HAL_UART_MspInit+0x190>)
 80035be:	4a3a      	ldr	r2, [pc, #232]	; (80036a8 <HAL_UART_MspInit+0x194>)
 80035c0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 80035c2:	4b38      	ldr	r3, [pc, #224]	; (80036a4 <HAL_UART_MspInit+0x190>)
 80035c4:	2202      	movs	r2, #2
 80035c6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035c8:	4b36      	ldr	r3, [pc, #216]	; (80036a4 <HAL_UART_MspInit+0x190>)
 80035ca:	2210      	movs	r2, #16
 80035cc:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80035ce:	4b35      	ldr	r3, [pc, #212]	; (80036a4 <HAL_UART_MspInit+0x190>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80035d4:	4b33      	ldr	r3, [pc, #204]	; (80036a4 <HAL_UART_MspInit+0x190>)
 80035d6:	2280      	movs	r2, #128	; 0x80
 80035d8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80035da:	4b32      	ldr	r3, [pc, #200]	; (80036a4 <HAL_UART_MspInit+0x190>)
 80035dc:	2200      	movs	r2, #0
 80035de:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035e0:	4b30      	ldr	r3, [pc, #192]	; (80036a4 <HAL_UART_MspInit+0x190>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80035e6:	4b2f      	ldr	r3, [pc, #188]	; (80036a4 <HAL_UART_MspInit+0x190>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80035ec:	4b2d      	ldr	r3, [pc, #180]	; (80036a4 <HAL_UART_MspInit+0x190>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80035f2:	482c      	ldr	r0, [pc, #176]	; (80036a4 <HAL_UART_MspInit+0x190>)
 80035f4:	f002 f9d2 	bl	800599c <HAL_DMA_Init>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d001      	beq.n	8003602 <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 80035fe:	f7ff fa43 	bl	8002a88 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a27      	ldr	r2, [pc, #156]	; (80036a4 <HAL_UART_MspInit+0x190>)
 8003606:	671a      	str	r2, [r3, #112]	; 0x70
 8003608:	4a26      	ldr	r2, [pc, #152]	; (80036a4 <HAL_UART_MspInit+0x190>)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800360e:	e040      	b.n	8003692 <HAL_UART_MspInit+0x17e>
  else if(uartHandle->Instance==USART3)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a25      	ldr	r2, [pc, #148]	; (80036ac <HAL_UART_MspInit+0x198>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d13b      	bne.n	8003692 <HAL_UART_MspInit+0x17e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800361a:	2304      	movs	r3, #4
 800361c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800361e:	2300      	movs	r3, #0
 8003620:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003622:	f107 031c 	add.w	r3, r7, #28
 8003626:	4618      	mov	r0, r3
 8003628:	f003 fda0 	bl	800716c <HAL_RCCEx_PeriphCLKConfig>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <HAL_UART_MspInit+0x122>
      Error_Handler();
 8003632:	f7ff fa29 	bl	8002a88 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003636:	4b1a      	ldr	r3, [pc, #104]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 8003638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800363a:	4a19      	ldr	r2, [pc, #100]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 800363c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003640:	6593      	str	r3, [r2, #88]	; 0x58
 8003642:	4b17      	ldr	r3, [pc, #92]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 8003644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003646:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800364a:	613b      	str	r3, [r7, #16]
 800364c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800364e:	4b14      	ldr	r3, [pc, #80]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 8003650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003652:	4a13      	ldr	r2, [pc, #76]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 8003654:	f043 0304 	orr.w	r3, r3, #4
 8003658:	64d3      	str	r3, [r2, #76]	; 0x4c
 800365a:	4b11      	ldr	r3, [pc, #68]	; (80036a0 <HAL_UART_MspInit+0x18c>)
 800365c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800365e:	f003 0304 	and.w	r3, r3, #4
 8003662:	60fb      	str	r3, [r7, #12]
 8003664:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003666:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800366a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800366e:	2312      	movs	r3, #18
 8003670:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003674:	2301      	movs	r3, #1
 8003676:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800367a:	2303      	movs	r3, #3
 800367c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003680:	2307      	movs	r3, #7
 8003682:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003686:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800368a:	4619      	mov	r1, r3
 800368c:	4808      	ldr	r0, [pc, #32]	; (80036b0 <HAL_UART_MspInit+0x19c>)
 800368e:	f002 fbfb 	bl	8005e88 <HAL_GPIO_Init>
}
 8003692:	bf00      	nop
 8003694:	37b8      	adds	r7, #184	; 0xb8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	40004400 	.word	0x40004400
 80036a0:	40021000 	.word	0x40021000
 80036a4:	200007c8 	.word	0x200007c8
 80036a8:	40020080 	.word	0x40020080
 80036ac:	40004800 	.word	0x40004800
 80036b0:	48000800 	.word	0x48000800

080036b4 <OW_Set_Baudrate>:
uint8_t crc8;



void OW_Set_Baudrate(uint32_t baudrate)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
	 USART_INSTANCE.Instance = USART_USED;
 80036bc:	4b16      	ldr	r3, [pc, #88]	; (8003718 <OW_Set_Baudrate+0x64>)
 80036be:	4a17      	ldr	r2, [pc, #92]	; (800371c <OW_Set_Baudrate+0x68>)
 80036c0:	601a      	str	r2, [r3, #0]
	 USART_INSTANCE.Init.BaudRate = baudrate;
 80036c2:	4a15      	ldr	r2, [pc, #84]	; (8003718 <OW_Set_Baudrate+0x64>)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6053      	str	r3, [r2, #4]
	 USART_INSTANCE.Init.WordLength = UART_WORDLENGTH_8B;
 80036c8:	4b13      	ldr	r3, [pc, #76]	; (8003718 <OW_Set_Baudrate+0x64>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	609a      	str	r2, [r3, #8]
	 USART_INSTANCE.Init.StopBits = UART_STOPBITS_1;
 80036ce:	4b12      	ldr	r3, [pc, #72]	; (8003718 <OW_Set_Baudrate+0x64>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	60da      	str	r2, [r3, #12]
	 USART_INSTANCE.Init.Parity = UART_PARITY_NONE;
 80036d4:	4b10      	ldr	r3, [pc, #64]	; (8003718 <OW_Set_Baudrate+0x64>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	611a      	str	r2, [r3, #16]
	 USART_INSTANCE.Init.Mode = UART_MODE_TX_RX;
 80036da:	4b0f      	ldr	r3, [pc, #60]	; (8003718 <OW_Set_Baudrate+0x64>)
 80036dc:	220c      	movs	r2, #12
 80036de:	615a      	str	r2, [r3, #20]
	 USART_INSTANCE.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036e0:	4b0d      	ldr	r3, [pc, #52]	; (8003718 <OW_Set_Baudrate+0x64>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	619a      	str	r2, [r3, #24]
	 USART_INSTANCE.Init.OverSampling = UART_OVERSAMPLING_16;
 80036e6:	4b0c      	ldr	r3, [pc, #48]	; (8003718 <OW_Set_Baudrate+0x64>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	61da      	str	r2, [r3, #28]
	 USART_INSTANCE.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036ec:	4b0a      	ldr	r3, [pc, #40]	; (8003718 <OW_Set_Baudrate+0x64>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	621a      	str	r2, [r3, #32]
	 USART_INSTANCE.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036f2:	4b09      	ldr	r3, [pc, #36]	; (8003718 <OW_Set_Baudrate+0x64>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	625a      	str	r2, [r3, #36]	; 0x24
	 USART_INSTANCE.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80036f8:	4b07      	ldr	r3, [pc, #28]	; (8003718 <OW_Set_Baudrate+0x64>)
 80036fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80036fe:	639a      	str	r2, [r3, #56]	; 0x38

	 if (HAL_HalfDuplex_Init(&USART_INSTANCE) != HAL_OK)
 8003700:	4805      	ldr	r0, [pc, #20]	; (8003718 <OW_Set_Baudrate+0x64>)
 8003702:	f005 ffc3 	bl	800968c <HAL_HalfDuplex_Init>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d001      	beq.n	8003710 <OW_Set_Baudrate+0x5c>
	 {
	   Error_Handler();
 800370c:	f7ff f9bc 	bl	8002a88 <Error_Handler>
	 }
}
 8003710:	bf00      	nop
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	20000740 	.word	0x20000740
 800371c:	40004800 	.word	0x40004800

08003720 <OW_Reset>:

HAL_StatusTypeDef OW_Reset(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
	  uint8_t data_out = 0xF0;
 8003726:	23f0      	movs	r3, #240	; 0xf0
 8003728:	71fb      	strb	r3, [r7, #7]
	  uint8_t data_in = 0;
 800372a:	2300      	movs	r3, #0
 800372c:	71bb      	strb	r3, [r7, #6]

	  OW_Set_Baudrate(9600);
 800372e:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8003732:	f7ff ffbf 	bl	80036b4 <OW_Set_Baudrate>
	  HAL_UART_Transmit(&USART_INSTANCE, &data_out, 1, HAL_MAX_DELAY);
 8003736:	1df9      	adds	r1, r7, #7
 8003738:	f04f 33ff 	mov.w	r3, #4294967295
 800373c:	2201      	movs	r2, #1
 800373e:	480c      	ldr	r0, [pc, #48]	; (8003770 <OW_Reset+0x50>)
 8003740:	f005 fffa 	bl	8009738 <HAL_UART_Transmit>
	  HAL_UART_Receive(&USART_INSTANCE, &data_in, 1, HAL_MAX_DELAY);
 8003744:	1db9      	adds	r1, r7, #6
 8003746:	f04f 33ff 	mov.w	r3, #4294967295
 800374a:	2201      	movs	r2, #1
 800374c:	4808      	ldr	r0, [pc, #32]	; (8003770 <OW_Reset+0x50>)
 800374e:	f006 f87d 	bl	800984c <HAL_UART_Receive>
	  OW_Set_Baudrate(115200);
 8003752:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8003756:	f7ff ffad 	bl	80036b4 <OW_Set_Baudrate>

	  if (data_in != 0xF0)
 800375a:	79bb      	ldrb	r3, [r7, #6]
 800375c:	2bf0      	cmp	r3, #240	; 0xf0
 800375e:	d001      	beq.n	8003764 <OW_Reset+0x44>
	    return HAL_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	e000      	b.n	8003766 <OW_Reset+0x46>
	  else
	    return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
}
 8003766:	4618      	mov	r0, r3
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	20000740 	.word	0x20000740

08003774 <OW_Read_Bit>:

int OW_Read_Bit(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
	uint8_t data_out = 0xFF;
 800377a:	23ff      	movs	r3, #255	; 0xff
 800377c:	71fb      	strb	r3, [r7, #7]
	uint8_t data_in = 0;
 800377e:	2300      	movs	r3, #0
 8003780:	71bb      	strb	r3, [r7, #6]
	HAL_UART_Transmit(&USART_INSTANCE, &data_out, 1, HAL_MAX_DELAY);
 8003782:	1df9      	adds	r1, r7, #7
 8003784:	f04f 33ff 	mov.w	r3, #4294967295
 8003788:	2201      	movs	r2, #1
 800378a:	4808      	ldr	r0, [pc, #32]	; (80037ac <OW_Read_Bit+0x38>)
 800378c:	f005 ffd4 	bl	8009738 <HAL_UART_Transmit>
	HAL_UART_Receive(&USART_INSTANCE, &data_in, 1, HAL_MAX_DELAY);
 8003790:	1db9      	adds	r1, r7, #6
 8003792:	f04f 33ff 	mov.w	r3, #4294967295
 8003796:	2201      	movs	r2, #1
 8003798:	4804      	ldr	r0, [pc, #16]	; (80037ac <OW_Read_Bit+0x38>)
 800379a:	f006 f857 	bl	800984c <HAL_UART_Receive>

	return data_in & 0x01;
 800379e:	79bb      	ldrb	r3, [r7, #6]
 80037a0:	f003 0301 	and.w	r3, r3, #1
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3708      	adds	r7, #8
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	20000740 	.word	0x20000740

080037b0 <OW_Read_Byte>:

uint8_t OW_Read_Byte(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 80037b6:	2300      	movs	r3, #0
 80037b8:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 80037ba:	2300      	movs	r3, #0
 80037bc:	603b      	str	r3, [r7, #0]
 80037be:	e00e      	b.n	80037de <OW_Read_Byte+0x2e>
    value >>= 1;
 80037c0:	79fb      	ldrb	r3, [r7, #7]
 80037c2:	085b      	lsrs	r3, r3, #1
 80037c4:	71fb      	strb	r3, [r7, #7]
    if (OW_Read_Bit())
 80037c6:	f7ff ffd5 	bl	8003774 <OW_Read_Bit>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d003      	beq.n	80037d8 <OW_Read_Byte+0x28>
      value |= 0x80;
 80037d0:	79fb      	ldrb	r3, [r7, #7]
 80037d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80037d6:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	3301      	adds	r3, #1
 80037dc:	603b      	str	r3, [r7, #0]
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	2b07      	cmp	r3, #7
 80037e2:	dded      	ble.n	80037c0 <OW_Read_Byte+0x10>
  }
  return value;
 80037e4:	79fb      	ldrb	r3, [r7, #7]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
	...

080037f0 <OW_Write_Bit>:

void OW_Write_Bit(int value)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
	if (value) {
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00a      	beq.n	8003814 <OW_Write_Bit+0x24>
	      uint8_t data_out = 0xff;
 80037fe:	23ff      	movs	r3, #255	; 0xff
 8003800:	73fb      	strb	r3, [r7, #15]
	    HAL_UART_Transmit(&USART_INSTANCE, &data_out, 1, HAL_MAX_DELAY);
 8003802:	f107 010f 	add.w	r1, r7, #15
 8003806:	f04f 33ff 	mov.w	r3, #4294967295
 800380a:	2201      	movs	r2, #1
 800380c:	4808      	ldr	r0, [pc, #32]	; (8003830 <OW_Write_Bit+0x40>)
 800380e:	f005 ff93 	bl	8009738 <HAL_UART_Transmit>
	  } else {
	      uint8_t data_out = 0x0;
	    HAL_UART_Transmit(&USART_INSTANCE, &data_out, 1, HAL_MAX_DELAY);
	  }
}
 8003812:	e009      	b.n	8003828 <OW_Write_Bit+0x38>
	      uint8_t data_out = 0x0;
 8003814:	2300      	movs	r3, #0
 8003816:	73bb      	strb	r3, [r7, #14]
	    HAL_UART_Transmit(&USART_INSTANCE, &data_out, 1, HAL_MAX_DELAY);
 8003818:	f107 010e 	add.w	r1, r7, #14
 800381c:	f04f 33ff 	mov.w	r3, #4294967295
 8003820:	2201      	movs	r2, #1
 8003822:	4803      	ldr	r0, [pc, #12]	; (8003830 <OW_Write_Bit+0x40>)
 8003824:	f005 ff88 	bl	8009738 <HAL_UART_Transmit>
}
 8003828:	bf00      	nop
 800382a:	3710      	adds	r7, #16
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}
 8003830:	20000740 	.word	0x20000740

08003834 <OW_Write_Byte>:

void OW_Write_Byte(uint8_t byte)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b084      	sub	sp, #16
 8003838:	af00      	add	r7, sp, #0
 800383a:	4603      	mov	r3, r0
 800383c:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 800383e:	2300      	movs	r3, #0
 8003840:	60fb      	str	r3, [r7, #12]
 8003842:	e00b      	b.n	800385c <OW_Write_Byte+0x28>
    OW_Write_Bit(byte & 0x01);
 8003844:	79fb      	ldrb	r3, [r7, #7]
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	4618      	mov	r0, r3
 800384c:	f7ff ffd0 	bl	80037f0 <OW_Write_Bit>
    byte >>= 1;
 8003850:	79fb      	ldrb	r3, [r7, #7]
 8003852:	085b      	lsrs	r3, r3, #1
 8003854:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	3301      	adds	r3, #1
 800385a:	60fb      	str	r3, [r7, #12]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2b07      	cmp	r3, #7
 8003860:	ddf0      	ble.n	8003844 <OW_Write_Byte+0x10>
  }
}
 8003862:	bf00      	nop
 8003864:	bf00      	nop
 8003866:	3710      	adds	r7, #16
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <OW_CRC_BYTE>:

static uint8_t OW_CRC_BYTE(uint8_t crc, uint8_t byte)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	4603      	mov	r3, r0
 8003874:	460a      	mov	r2, r1
 8003876:	71fb      	strb	r3, [r7, #7]
 8003878:	4613      	mov	r3, r2
 800387a:	71bb      	strb	r3, [r7, #6]
  int i;
  for (i = 0; i < 8; i++) {
 800387c:	2300      	movs	r3, #0
 800387e:	60fb      	str	r3, [r7, #12]
 8003880:	e016      	b.n	80038b0 <OW_CRC_BYTE+0x44>
    uint8_t b = crc ^ byte;
 8003882:	79fa      	ldrb	r2, [r7, #7]
 8003884:	79bb      	ldrb	r3, [r7, #6]
 8003886:	4053      	eors	r3, r2
 8003888:	72fb      	strb	r3, [r7, #11]
    crc >>= 1;
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	085b      	lsrs	r3, r3, #1
 800388e:	71fb      	strb	r3, [r7, #7]
    if (b & 0x01)
 8003890:	7afb      	ldrb	r3, [r7, #11]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	d004      	beq.n	80038a4 <OW_CRC_BYTE+0x38>
      crc ^= 0x8c;
 800389a:	79fb      	ldrb	r3, [r7, #7]
 800389c:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 80038a0:	43db      	mvns	r3, r3
 80038a2:	71fb      	strb	r3, [r7, #7]
    byte >>= 1;
 80038a4:	79bb      	ldrb	r3, [r7, #6]
 80038a6:	085b      	lsrs	r3, r3, #1
 80038a8:	71bb      	strb	r3, [r7, #6]
  for (i = 0; i < 8; i++) {
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	3301      	adds	r3, #1
 80038ae:	60fb      	str	r3, [r7, #12]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2b07      	cmp	r3, #7
 80038b4:	dde5      	ble.n	8003882 <OW_CRC_BYTE+0x16>
  }
  return crc;
 80038b6:	79fb      	ldrb	r3, [r7, #7]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3714      	adds	r7, #20
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <OW_CRC>:

uint8_t OW_CRC(const uint8_t* data, int len)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
  int i;
    uint8_t crc = 0;
 80038ce:	2300      	movs	r3, #0
 80038d0:	72fb      	strb	r3, [r7, #11]

    for (i = 0; i < len; i++)
 80038d2:	2300      	movs	r3, #0
 80038d4:	60fb      	str	r3, [r7, #12]
 80038d6:	e00d      	b.n	80038f4 <OW_CRC+0x30>
      crc = OW_CRC_BYTE(crc, data[i]);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	4413      	add	r3, r2
 80038de:	781a      	ldrb	r2, [r3, #0]
 80038e0:	7afb      	ldrb	r3, [r7, #11]
 80038e2:	4611      	mov	r1, r2
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7ff ffc1 	bl	800386c <OW_CRC_BYTE>
 80038ea:	4603      	mov	r3, r0
 80038ec:	72fb      	strb	r3, [r7, #11]
    for (i = 0; i < len; i++)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	3301      	adds	r3, #1
 80038f2:	60fb      	str	r3, [r7, #12]
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	dbed      	blt.n	80038d8 <OW_CRC+0x14>

    return crc;
 80038fc:	7afb      	ldrb	r3, [r7, #11]
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3710      	adds	r7, #16
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
	...

08003908 <OW_Search_First>:
//--------------------------------------------------------------------------
// Find the 'first' devices on the 1-Wire bus
// Return TRUE  : device found, ROM number in ROM_NO buffer
//        FALSE : no device present
//
int OW_Search_First() {
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
	// reset the search state
	LastDiscrepancy = 0;
 800390c:	4b06      	ldr	r3, [pc, #24]	; (8003928 <OW_Search_First+0x20>)
 800390e:	2200      	movs	r2, #0
 8003910:	601a      	str	r2, [r3, #0]
	LastDeviceFlag = FALSE;
 8003912:	4b06      	ldr	r3, [pc, #24]	; (800392c <OW_Search_First+0x24>)
 8003914:	2200      	movs	r2, #0
 8003916:	601a      	str	r2, [r3, #0]
	LastFamilyDiscrepancy = 0;
 8003918:	4b05      	ldr	r3, [pc, #20]	; (8003930 <OW_Search_First+0x28>)
 800391a:	2200      	movs	r2, #0
 800391c:	601a      	str	r2, [r3, #0]

	return OW_Search();
 800391e:	f000 f811 	bl	8003944 <OW_Search>
 8003922:	4603      	mov	r3, r0
}
 8003924:	4618      	mov	r0, r3
 8003926:	bd80      	pop	{r7, pc}
 8003928:	20000818 	.word	0x20000818
 800392c:	20000820 	.word	0x20000820
 8003930:	2000081c 	.word	0x2000081c

08003934 <OW_Search_Next>:
//--------------------------------------------------------------------------
// Find the 'next' devices on the 1-Wire bus
// Return TRUE  : device found, ROM number in ROM_NO buffer
//        FALSE : device not found, end of search
//
int OW_Search_Next() {
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
	// leave the search state alone
	return OW_Search();
 8003938:	f000 f804 	bl	8003944 <OW_Search>
 800393c:	4603      	mov	r3, r0
}
 800393e:	4618      	mov	r0, r3
 8003940:	bd80      	pop	{r7, pc}
	...

08003944 <OW_Search>:
// Perform the 1-Wire Search Algorithm on the 1-Wire bus using the existing
// search state.
// Return TRUE  : device found, ROM number in ROM_NO buffer
//        FALSE : device not found, end of search
//
int OW_Search() {
 8003944:	b580      	push	{r7, lr}
 8003946:	b088      	sub	sp, #32
 8003948:	af00      	add	r7, sp, #0
	int last_zero, rom_byte_number, search_result;
	int id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	// initialize for search
	id_bit_number = 1;
 800394a:	2301      	movs	r3, #1
 800394c:	61fb      	str	r3, [r7, #28]
	last_zero = 0;
 800394e:	2300      	movs	r3, #0
 8003950:	61bb      	str	r3, [r7, #24]
	rom_byte_number = 0;
 8003952:	2300      	movs	r3, #0
 8003954:	617b      	str	r3, [r7, #20]
	rom_byte_mask = 1;
 8003956:	2301      	movs	r3, #1
 8003958:	73fb      	strb	r3, [r7, #15]
	search_result = 0;
 800395a:	2300      	movs	r3, #0
 800395c:	613b      	str	r3, [r7, #16]
	crc8 = 0;
 800395e:	4b5e      	ldr	r3, [pc, #376]	; (8003ad8 <OW_Search+0x194>)
 8003960:	2200      	movs	r2, #0
 8003962:	701a      	strb	r2, [r3, #0]

	// if the last call was not the last one
	if (!LastDeviceFlag) {
 8003964:	4b5d      	ldr	r3, [pc, #372]	; (8003adc <OW_Search+0x198>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	f040 809d 	bne.w	8003aa8 <OW_Search+0x164>
		// 1-Wire reset
		if (OW_Reset() != HAL_OK) {
 800396e:	f7ff fed7 	bl	8003720 <OW_Reset>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00a      	beq.n	800398e <OW_Search+0x4a>
			// reset the search
			LastDiscrepancy = 0;
 8003978:	4b59      	ldr	r3, [pc, #356]	; (8003ae0 <OW_Search+0x19c>)
 800397a:	2200      	movs	r2, #0
 800397c:	601a      	str	r2, [r3, #0]
			LastDeviceFlag = FALSE;
 800397e:	4b57      	ldr	r3, [pc, #348]	; (8003adc <OW_Search+0x198>)
 8003980:	2200      	movs	r2, #0
 8003982:	601a      	str	r2, [r3, #0]
			LastFamilyDiscrepancy = 0;
 8003984:	4b57      	ldr	r3, [pc, #348]	; (8003ae4 <OW_Search+0x1a0>)
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]
			return FALSE;
 800398a:	2300      	movs	r3, #0
 800398c:	e09f      	b.n	8003ace <OW_Search+0x18a>
		}

		// issue the search command
		OW_Write_Byte(0xF0);
 800398e:	20f0      	movs	r0, #240	; 0xf0
 8003990:	f7ff ff50 	bl	8003834 <OW_Write_Byte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OW_Read_Bit();
 8003994:	f7ff feee 	bl	8003774 <OW_Read_Bit>
 8003998:	60b8      	str	r0, [r7, #8]
			cmp_id_bit = OW_Read_Bit();
 800399a:	f7ff feeb 	bl	8003774 <OW_Read_Bit>
 800399e:	6078      	str	r0, [r7, #4]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1))
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d102      	bne.n	80039ac <OW_Search+0x68>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d06a      	beq.n	8003a82 <OW_Search+0x13e>
				break;
			else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit)
 80039ac:	68ba      	ldr	r2, [r7, #8]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d002      	beq.n	80039ba <OW_Search+0x76>
					search_direction = id_bit;  // bit write value for search
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	73bb      	strb	r3, [r7, #14]
 80039b8:	e026      	b.n	8003a08 <OW_Search+0xc4>
				else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < LastDiscrepancy)
 80039ba:	4b49      	ldr	r3, [pc, #292]	; (8003ae0 <OW_Search+0x19c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	69fa      	ldr	r2, [r7, #28]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	da0d      	bge.n	80039e0 <OW_Search+0x9c>
						search_direction = ((ROM_NO[rom_byte_number]
 80039c4:	4a48      	ldr	r2, [pc, #288]	; (8003ae8 <OW_Search+0x1a4>)
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	4413      	add	r3, r2
 80039ca:	781a      	ldrb	r2, [r3, #0]
								& rom_byte_mask) > 0);
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
 80039ce:	4013      	ands	r3, r2
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	bf14      	ite	ne
 80039d6:	2301      	movne	r3, #1
 80039d8:	2300      	moveq	r3, #0
 80039da:	b2db      	uxtb	r3, r3
						search_direction = ((ROM_NO[rom_byte_number]
 80039dc:	73bb      	strb	r3, [r7, #14]
 80039de:	e008      	b.n	80039f2 <OW_Search+0xae>
					else
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == LastDiscrepancy);
 80039e0:	4b3f      	ldr	r3, [pc, #252]	; (8003ae0 <OW_Search+0x19c>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	69fa      	ldr	r2, [r7, #28]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	bf0c      	ite	eq
 80039ea:	2301      	moveq	r3, #1
 80039ec:	2300      	movne	r3, #0
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	73bb      	strb	r3, [r7, #14]

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 80039f2:	7bbb      	ldrb	r3, [r7, #14]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d107      	bne.n	8003a08 <OW_Search+0xc4>
						last_zero = id_bit_number;
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	61bb      	str	r3, [r7, #24]

						// check for Last discrepancy in family
						if (last_zero < 9)
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	2b08      	cmp	r3, #8
 8003a00:	dc02      	bgt.n	8003a08 <OW_Search+0xc4>
							LastFamilyDiscrepancy = last_zero;
 8003a02:	4a38      	ldr	r2, [pc, #224]	; (8003ae4 <OW_Search+0x1a0>)
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	6013      	str	r3, [r2, #0]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1)
 8003a08:	7bbb      	ldrb	r3, [r7, #14]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d10c      	bne.n	8003a28 <OW_Search+0xe4>
					ROM_NO[rom_byte_number] |= rom_byte_mask;
 8003a0e:	4a36      	ldr	r2, [pc, #216]	; (8003ae8 <OW_Search+0x1a4>)
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	4413      	add	r3, r2
 8003a14:	781a      	ldrb	r2, [r3, #0]
 8003a16:	7bfb      	ldrb	r3, [r7, #15]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	b2d9      	uxtb	r1, r3
 8003a1c:	4a32      	ldr	r2, [pc, #200]	; (8003ae8 <OW_Search+0x1a4>)
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	4413      	add	r3, r2
 8003a22:	460a      	mov	r2, r1
 8003a24:	701a      	strb	r2, [r3, #0]
 8003a26:	e010      	b.n	8003a4a <OW_Search+0x106>
				else
					ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8003a28:	4a2f      	ldr	r2, [pc, #188]	; (8003ae8 <OW_Search+0x1a4>)
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	b25a      	sxtb	r2, r3
 8003a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a36:	43db      	mvns	r3, r3
 8003a38:	b25b      	sxtb	r3, r3
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	b25b      	sxtb	r3, r3
 8003a3e:	b2d9      	uxtb	r1, r3
 8003a40:	4a29      	ldr	r2, [pc, #164]	; (8003ae8 <OW_Search+0x1a4>)
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	4413      	add	r3, r2
 8003a46:	460a      	mov	r2, r1
 8003a48:	701a      	strb	r2, [r3, #0]

				// serial number search direction write bit
				OW_Write_Bit(search_direction);
 8003a4a:	7bbb      	ldrb	r3, [r7, #14]
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f7ff fecf 	bl	80037f0 <OW_Write_Bit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	3301      	adds	r3, #1
 8003a56:	61fb      	str	r3, [r7, #28]
				rom_byte_mask <<= 1;
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	73fb      	strb	r3, [r7, #15]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d10b      	bne.n	8003a7c <OW_Search+0x138>
					OW_Crc_LUT(ROM_NO[rom_byte_number]);  // accumulate the CRC
 8003a64:	4a20      	ldr	r2, [pc, #128]	; (8003ae8 <OW_Search+0x1a4>)
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	4413      	add	r3, r2
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f000 f83d 	bl	8003aec <OW_Crc_LUT>
					rom_byte_number++;
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	3301      	adds	r3, #1
 8003a76:	617b      	str	r3, [r7, #20]
					rom_byte_mask = 1;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	73fb      	strb	r3, [r7, #15]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	2b07      	cmp	r3, #7
 8003a80:	dd88      	ble.n	8003994 <OW_Search+0x50>

		// if the search was successful then
		if (!((id_bit_number < 65) || (crc8 != 0))) {
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	2b40      	cmp	r3, #64	; 0x40
 8003a86:	dd0f      	ble.n	8003aa8 <OW_Search+0x164>
 8003a88:	4b13      	ldr	r3, [pc, #76]	; (8003ad8 <OW_Search+0x194>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d10b      	bne.n	8003aa8 <OW_Search+0x164>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			LastDiscrepancy = last_zero;
 8003a90:	4a13      	ldr	r2, [pc, #76]	; (8003ae0 <OW_Search+0x19c>)
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	6013      	str	r3, [r2, #0]

			// check for last device
			if (LastDiscrepancy == 0)
 8003a96:	4b12      	ldr	r3, [pc, #72]	; (8003ae0 <OW_Search+0x19c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d102      	bne.n	8003aa4 <OW_Search+0x160>
				LastDeviceFlag = TRUE;
 8003a9e:	4b0f      	ldr	r3, [pc, #60]	; (8003adc <OW_Search+0x198>)
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]

			search_result = TRUE;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	613b      	str	r3, [r7, #16]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !ROM_NO[0]) {
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <OW_Search+0x172>
 8003aae:	4b0e      	ldr	r3, [pc, #56]	; (8003ae8 <OW_Search+0x1a4>)
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10a      	bne.n	8003acc <OW_Search+0x188>
		LastDiscrepancy = 0;
 8003ab6:	4b0a      	ldr	r3, [pc, #40]	; (8003ae0 <OW_Search+0x19c>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]
		LastDeviceFlag = FALSE;
 8003abc:	4b07      	ldr	r3, [pc, #28]	; (8003adc <OW_Search+0x198>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	601a      	str	r2, [r3, #0]
		LastFamilyDiscrepancy = 0;
 8003ac2:	4b08      	ldr	r3, [pc, #32]	; (8003ae4 <OW_Search+0x1a0>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]
		search_result = FALSE;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	613b      	str	r3, [r7, #16]
	}

	return search_result;
 8003acc:	693b      	ldr	r3, [r7, #16]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3720      	adds	r7, #32
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	20000824 	.word	0x20000824
 8003adc:	20000820 	.word	0x20000820
 8003ae0:	20000818 	.word	0x20000818
 8003ae4:	2000081c 	.word	0x2000081c
 8003ae8:	20000810 	.word	0x20000810

08003aec <OW_Crc_LUT>:
//--------------------------------------------------------------------------
// Calculate the CRC8 of the byte value provided with the current
// global 'crc8' value.
// Returns current global crc8 value
//
uint8_t OW_Crc_LUT(uint8_t value) {
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	4603      	mov	r3, r0
 8003af4:	71fb      	strb	r3, [r7, #7]
	// See Application Note 27

	// TEST BUILD
	crc8 = dscrc_table[crc8 ^ value];
 8003af6:	4b09      	ldr	r3, [pc, #36]	; (8003b1c <OW_Crc_LUT+0x30>)
 8003af8:	781a      	ldrb	r2, [r3, #0]
 8003afa:	79fb      	ldrb	r3, [r7, #7]
 8003afc:	4053      	eors	r3, r2
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	461a      	mov	r2, r3
 8003b02:	4b07      	ldr	r3, [pc, #28]	; (8003b20 <OW_Crc_LUT+0x34>)
 8003b04:	5c9a      	ldrb	r2, [r3, r2]
 8003b06:	4b05      	ldr	r3, [pc, #20]	; (8003b1c <OW_Crc_LUT+0x30>)
 8003b08:	701a      	strb	r2, [r3, #0]
	return crc8;
 8003b0a:	4b04      	ldr	r3, [pc, #16]	; (8003b1c <OW_Crc_LUT+0x30>)
 8003b0c:	781b      	ldrb	r3, [r3, #0]
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	370c      	adds	r7, #12
 8003b12:	46bd      	mov	sp, r7
 8003b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	20000824 	.word	0x20000824
 8003b20:	20000004 	.word	0x20000004

08003b24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003b24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b5c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003b28:	f7ff f918 	bl	8002d5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b2c:	480c      	ldr	r0, [pc, #48]	; (8003b60 <LoopForever+0x6>)
  ldr r1, =_edata
 8003b2e:	490d      	ldr	r1, [pc, #52]	; (8003b64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b30:	4a0d      	ldr	r2, [pc, #52]	; (8003b68 <LoopForever+0xe>)
  movs r3, #0
 8003b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b34:	e002      	b.n	8003b3c <LoopCopyDataInit>

08003b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b3a:	3304      	adds	r3, #4

08003b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b40:	d3f9      	bcc.n	8003b36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b42:	4a0a      	ldr	r2, [pc, #40]	; (8003b6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b44:	4c0a      	ldr	r4, [pc, #40]	; (8003b70 <LoopForever+0x16>)
  movs r3, #0
 8003b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b48:	e001      	b.n	8003b4e <LoopFillZerobss>

08003b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b4c:	3204      	adds	r2, #4

08003b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b50:	d3fb      	bcc.n	8003b4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b52:	f008 fa01 	bl	800bf58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003b56:	f7fe fa3b 	bl	8001fd0 <main>

08003b5a <LoopForever>:

LoopForever:
    b LoopForever
 8003b5a:	e7fe      	b.n	8003b5a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003b5c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003b60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b64:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8003b68:	0800e554 	.word	0x0800e554
  ldr r2, =_sbss
 8003b6c:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 8003b70:	20000978 	.word	0x20000978

08003b74 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003b74:	e7fe      	b.n	8003b74 <CAN1_RX0_IRQHandler>
	...

08003b78 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b82:	4b0c      	ldr	r3, [pc, #48]	; (8003bb4 <HAL_Init+0x3c>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a0b      	ldr	r2, [pc, #44]	; (8003bb4 <HAL_Init+0x3c>)
 8003b88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b8c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b8e:	2003      	movs	r0, #3
 8003b90:	f001 fec2 	bl	8005918 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b94:	2000      	movs	r0, #0
 8003b96:	f000 f80f 	bl	8003bb8 <HAL_InitTick>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d002      	beq.n	8003ba6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	71fb      	strb	r3, [r7, #7]
 8003ba4:	e001      	b.n	8003baa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ba6:	f7fe ff75 	bl	8002a94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003baa:	79fb      	ldrb	r3, [r7, #7]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3708      	adds	r7, #8
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40022000 	.word	0x40022000

08003bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003bc4:	4b17      	ldr	r3, [pc, #92]	; (8003c24 <HAL_InitTick+0x6c>)
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d023      	beq.n	8003c14 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003bcc:	4b16      	ldr	r3, [pc, #88]	; (8003c28 <HAL_InitTick+0x70>)
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	4b14      	ldr	r3, [pc, #80]	; (8003c24 <HAL_InitTick+0x6c>)
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bda:	fbb3 f3f1 	udiv	r3, r3, r1
 8003bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be2:	4618      	mov	r0, r3
 8003be4:	f001 fecd 	bl	8005982 <HAL_SYSTICK_Config>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d10f      	bne.n	8003c0e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b0f      	cmp	r3, #15
 8003bf2:	d809      	bhi.n	8003c08 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	6879      	ldr	r1, [r7, #4]
 8003bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bfc:	f001 fe97 	bl	800592e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003c00:	4a0a      	ldr	r2, [pc, #40]	; (8003c2c <HAL_InitTick+0x74>)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6013      	str	r3, [r2, #0]
 8003c06:	e007      	b.n	8003c18 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	73fb      	strb	r3, [r7, #15]
 8003c0c:	e004      	b.n	8003c18 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	73fb      	strb	r3, [r7, #15]
 8003c12:	e001      	b.n	8003c18 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	bf00      	nop
 8003c24:	20000108 	.word	0x20000108
 8003c28:	20000000 	.word	0x20000000
 8003c2c:	20000104 	.word	0x20000104

08003c30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003c34:	4b06      	ldr	r3, [pc, #24]	; (8003c50 <HAL_IncTick+0x20>)
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	461a      	mov	r2, r3
 8003c3a:	4b06      	ldr	r3, [pc, #24]	; (8003c54 <HAL_IncTick+0x24>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4413      	add	r3, r2
 8003c40:	4a04      	ldr	r2, [pc, #16]	; (8003c54 <HAL_IncTick+0x24>)
 8003c42:	6013      	str	r3, [r2, #0]
}
 8003c44:	bf00      	nop
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	20000108 	.word	0x20000108
 8003c54:	20000828 	.word	0x20000828

08003c58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0
  return uwTick;
 8003c5c:	4b03      	ldr	r3, [pc, #12]	; (8003c6c <HAL_GetTick+0x14>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	20000828 	.word	0x20000828

08003c70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c78:	f7ff ffee 	bl	8003c58 <HAL_GetTick>
 8003c7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c88:	d005      	beq.n	8003c96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003c8a:	4b0a      	ldr	r3, [pc, #40]	; (8003cb4 <HAL_Delay+0x44>)
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	461a      	mov	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	4413      	add	r3, r2
 8003c94:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c96:	bf00      	nop
 8003c98:	f7ff ffde 	bl	8003c58 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	68fa      	ldr	r2, [r7, #12]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d8f7      	bhi.n	8003c98 <HAL_Delay+0x28>
  {
  }
}
 8003ca8:	bf00      	nop
 8003caa:	bf00      	nop
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	20000108 	.word	0x20000108

08003cb8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	431a      	orrs	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	609a      	str	r2, [r3, #8]
}
 8003cd2:	bf00      	nop
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr

08003cde <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	b083      	sub	sp, #12
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
 8003ce6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	431a      	orrs	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	609a      	str	r2, [r3, #8]
}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b087      	sub	sp, #28
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
 8003d2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	3360      	adds	r3, #96	; 0x60
 8003d32:	461a      	mov	r2, r3
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	4413      	add	r3, r2
 8003d3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	4b08      	ldr	r3, [pc, #32]	; (8003d64 <LL_ADC_SetOffset+0x44>)
 8003d42:	4013      	ands	r3, r2
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003d4a:	683a      	ldr	r2, [r7, #0]
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003d58:	bf00      	nop
 8003d5a:	371c      	adds	r7, #28
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr
 8003d64:	03fff000 	.word	0x03fff000

08003d68 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	3360      	adds	r3, #96	; 0x60
 8003d76:	461a      	mov	r2, r3
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	4413      	add	r3, r2
 8003d7e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3714      	adds	r7, #20
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b087      	sub	sp, #28
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	3360      	adds	r3, #96	; 0x60
 8003da4:	461a      	mov	r2, r3
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	4413      	add	r3, r2
 8003dac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	431a      	orrs	r2, r3
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003dbe:	bf00      	nop
 8003dc0:	371c      	adds	r7, #28
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr

08003dca <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b083      	sub	sp, #12
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d101      	bne.n	8003de2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003dde:	2301      	movs	r3, #1
 8003de0:	e000      	b.n	8003de4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b087      	sub	sp, #28
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	3330      	adds	r3, #48	; 0x30
 8003e00:	461a      	mov	r2, r3
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	0a1b      	lsrs	r3, r3, #8
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	f003 030c 	and.w	r3, r3, #12
 8003e0c:	4413      	add	r3, r2
 8003e0e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	f003 031f 	and.w	r3, r3, #31
 8003e1a:	211f      	movs	r1, #31
 8003e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e20:	43db      	mvns	r3, r3
 8003e22:	401a      	ands	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	0e9b      	lsrs	r3, r3, #26
 8003e28:	f003 011f 	and.w	r1, r3, #31
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	f003 031f 	and.w	r3, r3, #31
 8003e32:	fa01 f303 	lsl.w	r3, r1, r3
 8003e36:	431a      	orrs	r2, r3
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003e3c:	bf00      	nop
 8003e3e:	371c      	adds	r7, #28
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr

08003e48 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e54:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d101      	bne.n	8003e60 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e000      	b.n	8003e62 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b087      	sub	sp, #28
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	60f8      	str	r0, [r7, #12]
 8003e76:	60b9      	str	r1, [r7, #8]
 8003e78:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	3314      	adds	r3, #20
 8003e7e:	461a      	mov	r2, r3
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	0e5b      	lsrs	r3, r3, #25
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	f003 0304 	and.w	r3, r3, #4
 8003e8a:	4413      	add	r3, r2
 8003e8c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	0d1b      	lsrs	r3, r3, #20
 8003e96:	f003 031f 	and.w	r3, r3, #31
 8003e9a:	2107      	movs	r1, #7
 8003e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea0:	43db      	mvns	r3, r3
 8003ea2:	401a      	ands	r2, r3
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	0d1b      	lsrs	r3, r3, #20
 8003ea8:	f003 031f 	and.w	r3, r3, #31
 8003eac:	6879      	ldr	r1, [r7, #4]
 8003eae:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb2:	431a      	orrs	r2, r3
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003eb8:	bf00      	nop
 8003eba:	371c      	adds	r7, #28
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003edc:	43db      	mvns	r3, r3
 8003ede:	401a      	ands	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f003 0318 	and.w	r3, r3, #24
 8003ee6:	4908      	ldr	r1, [pc, #32]	; (8003f08 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003ee8:	40d9      	lsrs	r1, r3
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	400b      	ands	r3, r1
 8003eee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003efa:	bf00      	nop
 8003efc:	3714      	adds	r7, #20
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	0007ffff 	.word	0x0007ffff

08003f0c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f003 031f 	and.w	r3, r3, #31
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003f54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6093      	str	r3, [r2, #8]
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f7c:	d101      	bne.n	8003f82 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e000      	b.n	8003f84 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003fa0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003fa4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fc8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003fcc:	d101      	bne.n	8003fd2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e000      	b.n	8003fd4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ff0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003ff4:	f043 0201 	orr.w	r2, r3, #1
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004018:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800401c:	f043 0202 	orr.w	r2, r3, #2
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004024:	bf00      	nop
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	2b01      	cmp	r3, #1
 8004042:	d101      	bne.n	8004048 <LL_ADC_IsEnabled+0x18>
 8004044:	2301      	movs	r3, #1
 8004046:	e000      	b.n	800404a <LL_ADC_IsEnabled+0x1a>
 8004048:	2300      	movs	r3, #0
}
 800404a:	4618      	mov	r0, r3
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr

08004056 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004056:	b480      	push	{r7}
 8004058:	b083      	sub	sp, #12
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b02      	cmp	r3, #2
 8004068:	d101      	bne.n	800406e <LL_ADC_IsDisableOngoing+0x18>
 800406a:	2301      	movs	r3, #1
 800406c:	e000      	b.n	8004070 <LL_ADC_IsDisableOngoing+0x1a>
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800408c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004090:	f043 0204 	orr.w	r2, r3, #4
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b04      	cmp	r3, #4
 80040b6:	d101      	bne.n	80040bc <LL_ADC_REG_IsConversionOngoing+0x18>
 80040b8:	2301      	movs	r3, #1
 80040ba:	e000      	b.n	80040be <LL_ADC_REG_IsConversionOngoing+0x1a>
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b083      	sub	sp, #12
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 0308 	and.w	r3, r3, #8
 80040da:	2b08      	cmp	r3, #8
 80040dc:	d101      	bne.n	80040e2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80040de:	2301      	movs	r3, #1
 80040e0:	e000      	b.n	80040e4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80040e2:	2300      	movs	r3, #0
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80040f0:	b590      	push	{r4, r7, lr}
 80040f2:	b089      	sub	sp, #36	; 0x24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040f8:	2300      	movs	r3, #0
 80040fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80040fc:	2300      	movs	r3, #0
 80040fe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e130      	b.n	800436c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004114:	2b00      	cmp	r3, #0
 8004116:	d109      	bne.n	800412c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f7fd fa5f 	bl	80015dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4618      	mov	r0, r3
 8004132:	f7ff ff19 	bl	8003f68 <LL_ADC_IsDeepPowerDownEnabled>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d004      	beq.n	8004146 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4618      	mov	r0, r3
 8004142:	f7ff feff 	bl	8003f44 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4618      	mov	r0, r3
 800414c:	f7ff ff34 	bl	8003fb8 <LL_ADC_IsInternalRegulatorEnabled>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d115      	bne.n	8004182 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4618      	mov	r0, r3
 800415c:	f7ff ff18 	bl	8003f90 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004160:	4b84      	ldr	r3, [pc, #528]	; (8004374 <HAL_ADC_Init+0x284>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	099b      	lsrs	r3, r3, #6
 8004166:	4a84      	ldr	r2, [pc, #528]	; (8004378 <HAL_ADC_Init+0x288>)
 8004168:	fba2 2303 	umull	r2, r3, r2, r3
 800416c:	099b      	lsrs	r3, r3, #6
 800416e:	3301      	adds	r3, #1
 8004170:	005b      	lsls	r3, r3, #1
 8004172:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004174:	e002      	b.n	800417c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	3b01      	subs	r3, #1
 800417a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1f9      	bne.n	8004176 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4618      	mov	r0, r3
 8004188:	f7ff ff16 	bl	8003fb8 <LL_ADC_IsInternalRegulatorEnabled>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10d      	bne.n	80041ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004196:	f043 0210 	orr.w	r2, r3, #16
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a2:	f043 0201 	orr.w	r2, r3, #1
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7ff ff76 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 80041b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041be:	f003 0310 	and.w	r3, r3, #16
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	f040 80c9 	bne.w	800435a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f040 80c5 	bne.w	800435a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80041d8:	f043 0202 	orr.w	r2, r3, #2
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4618      	mov	r0, r3
 80041e6:	f7ff ff23 	bl	8004030 <LL_ADC_IsEnabled>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d115      	bne.n	800421c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80041f0:	4862      	ldr	r0, [pc, #392]	; (800437c <HAL_ADC_Init+0x28c>)
 80041f2:	f7ff ff1d 	bl	8004030 <LL_ADC_IsEnabled>
 80041f6:	4604      	mov	r4, r0
 80041f8:	4861      	ldr	r0, [pc, #388]	; (8004380 <HAL_ADC_Init+0x290>)
 80041fa:	f7ff ff19 	bl	8004030 <LL_ADC_IsEnabled>
 80041fe:	4603      	mov	r3, r0
 8004200:	431c      	orrs	r4, r3
 8004202:	4860      	ldr	r0, [pc, #384]	; (8004384 <HAL_ADC_Init+0x294>)
 8004204:	f7ff ff14 	bl	8004030 <LL_ADC_IsEnabled>
 8004208:	4603      	mov	r3, r0
 800420a:	4323      	orrs	r3, r4
 800420c:	2b00      	cmp	r3, #0
 800420e:	d105      	bne.n	800421c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	4619      	mov	r1, r3
 8004216:	485c      	ldr	r0, [pc, #368]	; (8004388 <HAL_ADC_Init+0x298>)
 8004218:	f7ff fd4e 	bl	8003cb8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	7e5b      	ldrb	r3, [r3, #25]
 8004220:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004226:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800422c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004232:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f893 3020 	ldrb.w	r3, [r3, #32]
 800423a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800423c:	4313      	orrs	r3, r2
 800423e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d106      	bne.n	8004258 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424e:	3b01      	subs	r3, #1
 8004250:	045b      	lsls	r3, r3, #17
 8004252:	69ba      	ldr	r2, [r7, #24]
 8004254:	4313      	orrs	r3, r2
 8004256:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800425c:	2b00      	cmp	r3, #0
 800425e:	d009      	beq.n	8004274 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004264:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800426c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800426e:	69ba      	ldr	r2, [r7, #24]
 8004270:	4313      	orrs	r3, r2
 8004272:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68da      	ldr	r2, [r3, #12]
 800427a:	4b44      	ldr	r3, [pc, #272]	; (800438c <HAL_ADC_Init+0x29c>)
 800427c:	4013      	ands	r3, r2
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	6812      	ldr	r2, [r2, #0]
 8004282:	69b9      	ldr	r1, [r7, #24]
 8004284:	430b      	orrs	r3, r1
 8004286:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4618      	mov	r0, r3
 800428e:	f7ff ff1c 	bl	80040ca <LL_ADC_INJ_IsConversionOngoing>
 8004292:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d13d      	bne.n	8004316 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d13a      	bne.n	8004316 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80042a4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80042ac:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80042ae:	4313      	orrs	r3, r2
 80042b0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042bc:	f023 0302 	bic.w	r3, r3, #2
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	6812      	ldr	r2, [r2, #0]
 80042c4:	69b9      	ldr	r1, [r7, #24]
 80042c6:	430b      	orrs	r3, r1
 80042c8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d118      	bne.n	8004306 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80042de:	f023 0304 	bic.w	r3, r3, #4
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80042ea:	4311      	orrs	r1, r2
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80042f0:	4311      	orrs	r1, r2
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80042f6:	430a      	orrs	r2, r1
 80042f8:	431a      	orrs	r2, r3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0201 	orr.w	r2, r2, #1
 8004302:	611a      	str	r2, [r3, #16]
 8004304:	e007      	b.n	8004316 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	691a      	ldr	r2, [r3, #16]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f022 0201 	bic.w	r2, r2, #1
 8004314:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	2b01      	cmp	r3, #1
 800431c:	d10c      	bne.n	8004338 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004324:	f023 010f 	bic.w	r1, r3, #15
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	1e5a      	subs	r2, r3, #1
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	430a      	orrs	r2, r1
 8004334:	631a      	str	r2, [r3, #48]	; 0x30
 8004336:	e007      	b.n	8004348 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 020f 	bic.w	r2, r2, #15
 8004346:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800434c:	f023 0303 	bic.w	r3, r3, #3
 8004350:	f043 0201 	orr.w	r2, r3, #1
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	655a      	str	r2, [r3, #84]	; 0x54
 8004358:	e007      	b.n	800436a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800435e:	f043 0210 	orr.w	r2, r3, #16
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800436a:	7ffb      	ldrb	r3, [r7, #31]
}
 800436c:	4618      	mov	r0, r3
 800436e:	3724      	adds	r7, #36	; 0x24
 8004370:	46bd      	mov	sp, r7
 8004372:	bd90      	pop	{r4, r7, pc}
 8004374:	20000000 	.word	0x20000000
 8004378:	053e2d63 	.word	0x053e2d63
 800437c:	50040000 	.word	0x50040000
 8004380:	50040100 	.word	0x50040100
 8004384:	50040200 	.word	0x50040200
 8004388:	50040300 	.word	0x50040300
 800438c:	fff0c007 	.word	0xfff0c007

08004390 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b086      	sub	sp, #24
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800439c:	4853      	ldr	r0, [pc, #332]	; (80044ec <HAL_ADC_Start_DMA+0x15c>)
 800439e:	f7ff fdb5 	bl	8003f0c <LL_ADC_GetMultimode>
 80043a2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7ff fe7b 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f040 8093 	bne.w	80044dc <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d101      	bne.n	80043c4 <HAL_ADC_Start_DMA+0x34>
 80043c0:	2302      	movs	r3, #2
 80043c2:	e08e      	b.n	80044e2 <HAL_ADC_Start_DMA+0x152>
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a47      	ldr	r2, [pc, #284]	; (80044f0 <HAL_ADC_Start_DMA+0x160>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d008      	beq.n	80043e8 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d005      	beq.n	80043e8 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	2b05      	cmp	r3, #5
 80043e0:	d002      	beq.n	80043e8 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	2b09      	cmp	r3, #9
 80043e6:	d172      	bne.n	80044ce <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f000 feb7 	bl	800515c <ADC_Enable>
 80043ee:	4603      	mov	r3, r0
 80043f0:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80043f2:	7dfb      	ldrb	r3, [r7, #23]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d165      	bne.n	80044c4 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043fc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004400:	f023 0301 	bic.w	r3, r3, #1
 8004404:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a38      	ldr	r2, [pc, #224]	; (80044f4 <HAL_ADC_Start_DMA+0x164>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d002      	beq.n	800441c <HAL_ADC_Start_DMA+0x8c>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	e000      	b.n	800441e <HAL_ADC_Start_DMA+0x8e>
 800441c:	4b36      	ldr	r3, [pc, #216]	; (80044f8 <HAL_ADC_Start_DMA+0x168>)
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	6812      	ldr	r2, [r2, #0]
 8004422:	4293      	cmp	r3, r2
 8004424:	d002      	beq.n	800442c <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d105      	bne.n	8004438 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004430:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800443c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d006      	beq.n	8004452 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004448:	f023 0206 	bic.w	r2, r3, #6
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	659a      	str	r2, [r3, #88]	; 0x58
 8004450:	e002      	b.n	8004458 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800445c:	4a27      	ldr	r2, [pc, #156]	; (80044fc <HAL_ADC_Start_DMA+0x16c>)
 800445e:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004464:	4a26      	ldr	r2, [pc, #152]	; (8004500 <HAL_ADC_Start_DMA+0x170>)
 8004466:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800446c:	4a25      	ldr	r2, [pc, #148]	; (8004504 <HAL_ADC_Start_DMA+0x174>)
 800446e:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	221c      	movs	r2, #28
 8004476:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	685a      	ldr	r2, [r3, #4]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f042 0210 	orr.w	r2, r2, #16
 800448e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68da      	ldr	r2, [r3, #12]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f042 0201 	orr.w	r2, r2, #1
 800449e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3340      	adds	r3, #64	; 0x40
 80044aa:	4619      	mov	r1, r3
 80044ac:	68ba      	ldr	r2, [r7, #8]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f001 fb2c 	bl	8005b0c <HAL_DMA_Start_IT>
 80044b4:	4603      	mov	r3, r0
 80044b6:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff fddd 	bl	800407c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80044c2:	e00d      	b.n	80044e0 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80044cc:	e008      	b.n	80044e0 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80044da:	e001      	b.n	80044e0 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80044dc:	2302      	movs	r3, #2
 80044de:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80044e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3718      	adds	r7, #24
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	50040300 	.word	0x50040300
 80044f0:	50040200 	.word	0x50040200
 80044f4:	50040100 	.word	0x50040100
 80044f8:	50040000 	.word	0x50040000
 80044fc:	08005327 	.word	0x08005327
 8004500:	080053ff 	.word	0x080053ff
 8004504:	0800541b 	.word	0x0800541b

08004508 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b08a      	sub	sp, #40	; 0x28
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004510:	2300      	movs	r3, #0
 8004512:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004524:	4882      	ldr	r0, [pc, #520]	; (8004730 <HAL_ADC_IRQHandler+0x228>)
 8004526:	f7ff fcf1 	bl	8003f0c <LL_ADC_GetMultimode>
 800452a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d017      	beq.n	8004566 <HAL_ADC_IRQHandler+0x5e>
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	f003 0302 	and.w	r3, r3, #2
 800453c:	2b00      	cmp	r3, #0
 800453e:	d012      	beq.n	8004566 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004544:	f003 0310 	and.w	r3, r3, #16
 8004548:	2b00      	cmp	r3, #0
 800454a:	d105      	bne.n	8004558 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004550:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f001 f853 	bl	8005604 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	2202      	movs	r2, #2
 8004564:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	2b00      	cmp	r3, #0
 800456e:	d004      	beq.n	800457a <HAL_ADC_IRQHandler+0x72>
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	f003 0304 	and.w	r3, r3, #4
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10a      	bne.n	8004590 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004580:	2b00      	cmp	r3, #0
 8004582:	f000 8083 	beq.w	800468c <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	f003 0308 	and.w	r3, r3, #8
 800458c:	2b00      	cmp	r3, #0
 800458e:	d07d      	beq.n	800468c <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004594:	f003 0310 	and.w	r3, r3, #16
 8004598:	2b00      	cmp	r3, #0
 800459a:	d105      	bne.n	80045a8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7ff fc0c 	bl	8003dca <LL_ADC_REG_IsTriggerSourceSWStart>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d062      	beq.n	800467e <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a5d      	ldr	r2, [pc, #372]	; (8004734 <HAL_ADC_IRQHandler+0x22c>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d002      	beq.n	80045c8 <HAL_ADC_IRQHandler+0xc0>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	e000      	b.n	80045ca <HAL_ADC_IRQHandler+0xc2>
 80045c8:	4b5b      	ldr	r3, [pc, #364]	; (8004738 <HAL_ADC_IRQHandler+0x230>)
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	6812      	ldr	r2, [r2, #0]
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d008      	beq.n	80045e4 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d005      	beq.n	80045e4 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	2b05      	cmp	r3, #5
 80045dc:	d002      	beq.n	80045e4 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	2b09      	cmp	r3, #9
 80045e2:	d104      	bne.n	80045ee <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	623b      	str	r3, [r7, #32]
 80045ec:	e00c      	b.n	8004608 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a50      	ldr	r2, [pc, #320]	; (8004734 <HAL_ADC_IRQHandler+0x22c>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d002      	beq.n	80045fe <HAL_ADC_IRQHandler+0xf6>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	e000      	b.n	8004600 <HAL_ADC_IRQHandler+0xf8>
 80045fe:	4b4e      	ldr	r3, [pc, #312]	; (8004738 <HAL_ADC_IRQHandler+0x230>)
 8004600:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004608:	6a3b      	ldr	r3, [r7, #32]
 800460a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d135      	bne.n	800467e <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0308 	and.w	r3, r3, #8
 800461c:	2b08      	cmp	r3, #8
 800461e:	d12e      	bne.n	800467e <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4618      	mov	r0, r3
 8004626:	f7ff fd3d 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d11a      	bne.n	8004666 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f022 020c 	bic.w	r2, r2, #12
 800463e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004644:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004650:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004654:	2b00      	cmp	r3, #0
 8004656:	d112      	bne.n	800467e <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800465c:	f043 0201 	orr.w	r2, r3, #1
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	655a      	str	r2, [r3, #84]	; 0x54
 8004664:	e00b      	b.n	800467e <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800466a:	f043 0210 	orr.w	r2, r3, #16
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004676:	f043 0201 	orr.w	r2, r3, #1
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7fe f9f8 	bl	8002a74 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	220c      	movs	r2, #12
 800468a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	f003 0320 	and.w	r3, r3, #32
 8004692:	2b00      	cmp	r3, #0
 8004694:	d004      	beq.n	80046a0 <HAL_ADC_IRQHandler+0x198>
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	f003 0320 	and.w	r3, r3, #32
 800469c:	2b00      	cmp	r3, #0
 800469e:	d10b      	bne.n	80046b8 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	f000 809f 	beq.w	80047ea <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f000 8099 	beq.w	80047ea <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046bc:	f003 0310 	and.w	r3, r3, #16
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d105      	bne.n	80046d0 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046c8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f7ff fbb7 	bl	8003e48 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80046da:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4618      	mov	r0, r3
 80046e2:	f7ff fb72 	bl	8003dca <LL_ADC_REG_IsTriggerSourceSWStart>
 80046e6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a11      	ldr	r2, [pc, #68]	; (8004734 <HAL_ADC_IRQHandler+0x22c>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d002      	beq.n	80046f8 <HAL_ADC_IRQHandler+0x1f0>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	e000      	b.n	80046fa <HAL_ADC_IRQHandler+0x1f2>
 80046f8:	4b0f      	ldr	r3, [pc, #60]	; (8004738 <HAL_ADC_IRQHandler+0x230>)
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6812      	ldr	r2, [r2, #0]
 80046fe:	4293      	cmp	r3, r2
 8004700:	d008      	beq.n	8004714 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d005      	beq.n	8004714 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	2b06      	cmp	r3, #6
 800470c:	d002      	beq.n	8004714 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	2b07      	cmp	r3, #7
 8004712:	d104      	bne.n	800471e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	623b      	str	r3, [r7, #32]
 800471c:	e013      	b.n	8004746 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a04      	ldr	r2, [pc, #16]	; (8004734 <HAL_ADC_IRQHandler+0x22c>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d009      	beq.n	800473c <HAL_ADC_IRQHandler+0x234>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	e007      	b.n	800473e <HAL_ADC_IRQHandler+0x236>
 800472e:	bf00      	nop
 8004730:	50040300 	.word	0x50040300
 8004734:	50040100 	.word	0x50040100
 8004738:	50040000 	.word	0x50040000
 800473c:	4b7d      	ldr	r3, [pc, #500]	; (8004934 <HAL_ADC_IRQHandler+0x42c>)
 800473e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d047      	beq.n	80047dc <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800474c:	6a3b      	ldr	r3, [r7, #32]
 800474e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d007      	beq.n	8004766 <HAL_ADC_IRQHandler+0x25e>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d03f      	beq.n	80047dc <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800475c:	6a3b      	ldr	r3, [r7, #32]
 800475e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004762:	2b00      	cmp	r3, #0
 8004764:	d13a      	bne.n	80047dc <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004770:	2b40      	cmp	r3, #64	; 0x40
 8004772:	d133      	bne.n	80047dc <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004774:	6a3b      	ldr	r3, [r7, #32]
 8004776:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d12e      	bne.n	80047dc <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff fca1 	bl	80040ca <LL_ADC_INJ_IsConversionOngoing>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d11a      	bne.n	80047c4 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800479c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d112      	bne.n	80047dc <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ba:	f043 0201 	orr.w	r2, r3, #1
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	655a      	str	r2, [r3, #84]	; 0x54
 80047c2:	e00b      	b.n	80047dc <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047c8:	f043 0210 	orr.w	r2, r3, #16
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d4:	f043 0201 	orr.w	r2, r3, #1
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f000 fee9 	bl	80055b4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2260      	movs	r2, #96	; 0x60
 80047e8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d011      	beq.n	8004818 <HAL_ADC_IRQHandler+0x310>
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00c      	beq.n	8004818 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004802:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 f8a0 	bl	8004950 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2280      	movs	r2, #128	; 0x80
 8004816:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800481e:	2b00      	cmp	r3, #0
 8004820:	d012      	beq.n	8004848 <HAL_ADC_IRQHandler+0x340>
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00d      	beq.n	8004848 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004830:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f000 fecf 	bl	80055dc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004846:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800484e:	2b00      	cmp	r3, #0
 8004850:	d012      	beq.n	8004878 <HAL_ADC_IRQHandler+0x370>
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00d      	beq.n	8004878 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004860:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 fec1 	bl	80055f0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004876:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	f003 0310 	and.w	r3, r3, #16
 800487e:	2b00      	cmp	r3, #0
 8004880:	d036      	beq.n	80048f0 <HAL_ADC_IRQHandler+0x3e8>
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	f003 0310 	and.w	r3, r3, #16
 8004888:	2b00      	cmp	r3, #0
 800488a:	d031      	beq.n	80048f0 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004890:	2b00      	cmp	r3, #0
 8004892:	d102      	bne.n	800489a <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8004894:	2301      	movs	r3, #1
 8004896:	627b      	str	r3, [r7, #36]	; 0x24
 8004898:	e014      	b.n	80048c4 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d008      	beq.n	80048b2 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80048a0:	4825      	ldr	r0, [pc, #148]	; (8004938 <HAL_ADC_IRQHandler+0x430>)
 80048a2:	f7ff fb41 	bl	8003f28 <LL_ADC_GetMultiDMATransfer>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d00b      	beq.n	80048c4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80048ac:	2301      	movs	r3, #1
 80048ae:	627b      	str	r3, [r7, #36]	; 0x24
 80048b0:	e008      	b.n	80048c4 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d001      	beq.n	80048c4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80048c0:	2301      	movs	r3, #1
 80048c2:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80048c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d10e      	bne.n	80048e8 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ce:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048da:	f043 0202 	orr.w	r2, r3, #2
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 f83e 	bl	8004964 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2210      	movs	r2, #16
 80048ee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d018      	beq.n	800492c <HAL_ADC_IRQHandler+0x424>
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004900:	2b00      	cmp	r3, #0
 8004902:	d013      	beq.n	800492c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004908:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004914:	f043 0208 	orr.w	r2, r3, #8
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004924:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 fe4e 	bl	80055c8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800492c:	bf00      	nop
 800492e:	3728      	adds	r7, #40	; 0x28
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	50040000 	.word	0x50040000
 8004938:	50040300 	.word	0x50040300

0800493c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004944:	bf00      	nop
 8004946:	370c      	adds	r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800496c:	bf00      	nop
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b0b6      	sub	sp, #216	; 0xd8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004982:	2300      	movs	r3, #0
 8004984:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004988:	2300      	movs	r3, #0
 800498a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004992:	2b01      	cmp	r3, #1
 8004994:	d101      	bne.n	800499a <HAL_ADC_ConfigChannel+0x22>
 8004996:	2302      	movs	r3, #2
 8004998:	e3c9      	b.n	800512e <HAL_ADC_ConfigChannel+0x7b6>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2201      	movs	r2, #1
 800499e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4618      	mov	r0, r3
 80049a8:	f7ff fb7c 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f040 83aa 	bne.w	8005108 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	2b05      	cmp	r3, #5
 80049c2:	d824      	bhi.n	8004a0e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	3b02      	subs	r3, #2
 80049ca:	2b03      	cmp	r3, #3
 80049cc:	d81b      	bhi.n	8004a06 <HAL_ADC_ConfigChannel+0x8e>
 80049ce:	a201      	add	r2, pc, #4	; (adr r2, 80049d4 <HAL_ADC_ConfigChannel+0x5c>)
 80049d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d4:	080049e5 	.word	0x080049e5
 80049d8:	080049ed 	.word	0x080049ed
 80049dc:	080049f5 	.word	0x080049f5
 80049e0:	080049fd 	.word	0x080049fd
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80049e4:	230c      	movs	r3, #12
 80049e6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80049ea:	e010      	b.n	8004a0e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80049ec:	2312      	movs	r3, #18
 80049ee:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80049f2:	e00c      	b.n	8004a0e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80049f4:	2318      	movs	r3, #24
 80049f6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80049fa:	e008      	b.n	8004a0e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80049fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004a04:	e003      	b.n	8004a0e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004a06:	2306      	movs	r3, #6
 8004a08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004a0c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6818      	ldr	r0, [r3, #0]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	461a      	mov	r2, r3
 8004a18:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8004a1c:	f7ff f9e8 	bl	8003df0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4618      	mov	r0, r3
 8004a26:	f7ff fb3d 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 8004a2a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7ff fb49 	bl	80040ca <LL_ADC_INJ_IsConversionOngoing>
 8004a38:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004a3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	f040 81a4 	bne.w	8004d8e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004a46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	f040 819f 	bne.w	8004d8e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6818      	ldr	r0, [r3, #0]
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	6819      	ldr	r1, [r3, #0]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	f7ff fa06 	bl	8003e6e <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	695a      	ldr	r2, [r3, #20]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	08db      	lsrs	r3, r3, #3
 8004a6e:	f003 0303 	and.w	r3, r3, #3
 8004a72:	005b      	lsls	r3, r3, #1
 8004a74:	fa02 f303 	lsl.w	r3, r2, r3
 8004a78:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	2b04      	cmp	r3, #4
 8004a82:	d00a      	beq.n	8004a9a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6818      	ldr	r0, [r3, #0]
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	6919      	ldr	r1, [r3, #16]
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004a94:	f7ff f944 	bl	8003d20 <LL_ADC_SetOffset>
 8004a98:	e179      	b.n	8004d8e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2100      	movs	r1, #0
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7ff f961 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10a      	bne.n	8004ac6 <HAL_ADC_ConfigChannel+0x14e>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2100      	movs	r1, #0
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7ff f956 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004abc:	4603      	mov	r3, r0
 8004abe:	0e9b      	lsrs	r3, r3, #26
 8004ac0:	f003 021f 	and.w	r2, r3, #31
 8004ac4:	e01e      	b.n	8004b04 <HAL_ADC_ConfigChannel+0x18c>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2100      	movs	r1, #0
 8004acc:	4618      	mov	r0, r3
 8004ace:	f7ff f94b 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004adc:	fa93 f3a3 	rbit	r3, r3
 8004ae0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004ae4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004ae8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004aec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8004af4:	2320      	movs	r3, #32
 8004af6:	e004      	b.n	8004b02 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8004af8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004afc:	fab3 f383 	clz	r3, r3
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d105      	bne.n	8004b1c <HAL_ADC_ConfigChannel+0x1a4>
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	0e9b      	lsrs	r3, r3, #26
 8004b16:	f003 031f 	and.w	r3, r3, #31
 8004b1a:	e018      	b.n	8004b4e <HAL_ADC_ConfigChannel+0x1d6>
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b28:	fa93 f3a3 	rbit	r3, r3
 8004b2c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004b30:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004b34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8004b38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d101      	bne.n	8004b44 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8004b40:	2320      	movs	r3, #32
 8004b42:	e004      	b.n	8004b4e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8004b44:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004b48:	fab3 f383 	clz	r3, r3
 8004b4c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d106      	bne.n	8004b60 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2200      	movs	r2, #0
 8004b58:	2100      	movs	r1, #0
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f7ff f91a 	bl	8003d94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2101      	movs	r1, #1
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7ff f8fe 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10a      	bne.n	8004b8c <HAL_ADC_ConfigChannel+0x214>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2101      	movs	r1, #1
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7ff f8f3 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004b82:	4603      	mov	r3, r0
 8004b84:	0e9b      	lsrs	r3, r3, #26
 8004b86:	f003 021f 	and.w	r2, r3, #31
 8004b8a:	e01e      	b.n	8004bca <HAL_ADC_ConfigChannel+0x252>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2101      	movs	r1, #1
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7ff f8e8 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004ba2:	fa93 f3a3 	rbit	r3, r3
 8004ba6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8004baa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004bae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8004bb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8004bba:	2320      	movs	r3, #32
 8004bbc:	e004      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8004bbe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004bc2:	fab3 f383 	clz	r3, r3
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d105      	bne.n	8004be2 <HAL_ADC_ConfigChannel+0x26a>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	0e9b      	lsrs	r3, r3, #26
 8004bdc:	f003 031f 	and.w	r3, r3, #31
 8004be0:	e018      	b.n	8004c14 <HAL_ADC_ConfigChannel+0x29c>
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004bee:	fa93 f3a3 	rbit	r3, r3
 8004bf2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8004bf6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004bfa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8004bfe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8004c06:	2320      	movs	r3, #32
 8004c08:	e004      	b.n	8004c14 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8004c0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004c0e:	fab3 f383 	clz	r3, r3
 8004c12:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d106      	bne.n	8004c26 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2101      	movs	r1, #1
 8004c20:	4618      	mov	r0, r3
 8004c22:	f7ff f8b7 	bl	8003d94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2102      	movs	r1, #2
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f7ff f89b 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004c32:	4603      	mov	r3, r0
 8004c34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10a      	bne.n	8004c52 <HAL_ADC_ConfigChannel+0x2da>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2102      	movs	r1, #2
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7ff f890 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	0e9b      	lsrs	r3, r3, #26
 8004c4c:	f003 021f 	and.w	r2, r3, #31
 8004c50:	e01e      	b.n	8004c90 <HAL_ADC_ConfigChannel+0x318>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2102      	movs	r1, #2
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f7ff f885 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c68:	fa93 f3a3 	rbit	r3, r3
 8004c6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8004c70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c74:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8004c78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8004c80:	2320      	movs	r3, #32
 8004c82:	e004      	b.n	8004c8e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8004c84:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c88:	fab3 f383 	clz	r3, r3
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d105      	bne.n	8004ca8 <HAL_ADC_ConfigChannel+0x330>
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	0e9b      	lsrs	r3, r3, #26
 8004ca2:	f003 031f 	and.w	r3, r3, #31
 8004ca6:	e014      	b.n	8004cd2 <HAL_ADC_ConfigChannel+0x35a>
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004cb0:	fa93 f3a3 	rbit	r3, r3
 8004cb4:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8004cb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004cb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8004cbc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d101      	bne.n	8004cc8 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8004cc4:	2320      	movs	r3, #32
 8004cc6:	e004      	b.n	8004cd2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8004cc8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004ccc:	fab3 f383 	clz	r3, r3
 8004cd0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d106      	bne.n	8004ce4 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	2102      	movs	r1, #2
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7ff f858 	bl	8003d94 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2103      	movs	r1, #3
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7ff f83c 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10a      	bne.n	8004d10 <HAL_ADC_ConfigChannel+0x398>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2103      	movs	r1, #3
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7ff f831 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004d06:	4603      	mov	r3, r0
 8004d08:	0e9b      	lsrs	r3, r3, #26
 8004d0a:	f003 021f 	and.w	r2, r3, #31
 8004d0e:	e017      	b.n	8004d40 <HAL_ADC_ConfigChannel+0x3c8>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2103      	movs	r1, #3
 8004d16:	4618      	mov	r0, r3
 8004d18:	f7ff f826 	bl	8003d68 <LL_ADC_GetOffsetChannel>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d22:	fa93 f3a3 	rbit	r3, r3
 8004d26:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004d28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d2a:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8004d2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8004d32:	2320      	movs	r3, #32
 8004d34:	e003      	b.n	8004d3e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8004d36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d38:	fab3 f383 	clz	r3, r3
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d105      	bne.n	8004d58 <HAL_ADC_ConfigChannel+0x3e0>
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	0e9b      	lsrs	r3, r3, #26
 8004d52:	f003 031f 	and.w	r3, r3, #31
 8004d56:	e011      	b.n	8004d7c <HAL_ADC_ConfigChannel+0x404>
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d60:	fa93 f3a3 	rbit	r3, r3
 8004d64:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8004d66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d68:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8004d6a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d101      	bne.n	8004d74 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004d70:	2320      	movs	r3, #32
 8004d72:	e003      	b.n	8004d7c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004d74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004d76:	fab3 f383 	clz	r3, r3
 8004d7a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d106      	bne.n	8004d8e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2200      	movs	r2, #0
 8004d86:	2103      	movs	r1, #3
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7ff f803 	bl	8003d94 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7ff f94c 	bl	8004030 <LL_ADC_IsEnabled>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f040 8140 	bne.w	8005020 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6818      	ldr	r0, [r3, #0]
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	6819      	ldr	r1, [r3, #0]
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	461a      	mov	r2, r3
 8004dae:	f7ff f889 	bl	8003ec4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	4a8f      	ldr	r2, [pc, #572]	; (8004ff4 <HAL_ADC_ConfigChannel+0x67c>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	f040 8131 	bne.w	8005020 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10b      	bne.n	8004de6 <HAL_ADC_ConfigChannel+0x46e>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	0e9b      	lsrs	r3, r3, #26
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	f003 031f 	and.w	r3, r3, #31
 8004dda:	2b09      	cmp	r3, #9
 8004ddc:	bf94      	ite	ls
 8004dde:	2301      	movls	r3, #1
 8004de0:	2300      	movhi	r3, #0
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	e019      	b.n	8004e1a <HAL_ADC_ConfigChannel+0x4a2>
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004dee:	fa93 f3a3 	rbit	r3, r3
 8004df2:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004df4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004df6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004df8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8004dfe:	2320      	movs	r3, #32
 8004e00:	e003      	b.n	8004e0a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8004e02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e04:	fab3 f383 	clz	r3, r3
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	f003 031f 	and.w	r3, r3, #31
 8004e10:	2b09      	cmp	r3, #9
 8004e12:	bf94      	ite	ls
 8004e14:	2301      	movls	r3, #1
 8004e16:	2300      	movhi	r3, #0
 8004e18:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d079      	beq.n	8004f12 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d107      	bne.n	8004e3a <HAL_ADC_ConfigChannel+0x4c2>
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	0e9b      	lsrs	r3, r3, #26
 8004e30:	3301      	adds	r3, #1
 8004e32:	069b      	lsls	r3, r3, #26
 8004e34:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e38:	e015      	b.n	8004e66 <HAL_ADC_ConfigChannel+0x4ee>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e42:	fa93 f3a3 	rbit	r3, r3
 8004e46:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004e48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e4a:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004e4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8004e52:	2320      	movs	r3, #32
 8004e54:	e003      	b.n	8004e5e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8004e56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e58:	fab3 f383 	clz	r3, r3
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	3301      	adds	r3, #1
 8004e60:	069b      	lsls	r3, r3, #26
 8004e62:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d109      	bne.n	8004e86 <HAL_ADC_ConfigChannel+0x50e>
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	0e9b      	lsrs	r3, r3, #26
 8004e78:	3301      	adds	r3, #1
 8004e7a:	f003 031f 	and.w	r3, r3, #31
 8004e7e:	2101      	movs	r1, #1
 8004e80:	fa01 f303 	lsl.w	r3, r1, r3
 8004e84:	e017      	b.n	8004eb6 <HAL_ADC_ConfigChannel+0x53e>
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e8e:	fa93 f3a3 	rbit	r3, r3
 8004e92:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004e94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e96:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004e98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8004e9e:	2320      	movs	r3, #32
 8004ea0:	e003      	b.n	8004eaa <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8004ea2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ea4:	fab3 f383 	clz	r3, r3
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	3301      	adds	r3, #1
 8004eac:	f003 031f 	and.w	r3, r3, #31
 8004eb0:	2101      	movs	r1, #1
 8004eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8004eb6:	ea42 0103 	orr.w	r1, r2, r3
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d10a      	bne.n	8004edc <HAL_ADC_ConfigChannel+0x564>
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	0e9b      	lsrs	r3, r3, #26
 8004ecc:	3301      	adds	r3, #1
 8004ece:	f003 021f 	and.w	r2, r3, #31
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	005b      	lsls	r3, r3, #1
 8004ed6:	4413      	add	r3, r2
 8004ed8:	051b      	lsls	r3, r3, #20
 8004eda:	e018      	b.n	8004f0e <HAL_ADC_ConfigChannel+0x596>
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ee4:	fa93 f3a3 	rbit	r3, r3
 8004ee8:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eec:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d101      	bne.n	8004ef8 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8004ef4:	2320      	movs	r3, #32
 8004ef6:	e003      	b.n	8004f00 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8004ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004efa:	fab3 f383 	clz	r3, r3
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	3301      	adds	r3, #1
 8004f02:	f003 021f 	and.w	r2, r3, #31
 8004f06:	4613      	mov	r3, r2
 8004f08:	005b      	lsls	r3, r3, #1
 8004f0a:	4413      	add	r3, r2
 8004f0c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f0e:	430b      	orrs	r3, r1
 8004f10:	e081      	b.n	8005016 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d107      	bne.n	8004f2e <HAL_ADC_ConfigChannel+0x5b6>
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	0e9b      	lsrs	r3, r3, #26
 8004f24:	3301      	adds	r3, #1
 8004f26:	069b      	lsls	r3, r3, #26
 8004f28:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f2c:	e015      	b.n	8004f5a <HAL_ADC_ConfigChannel+0x5e2>
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f36:	fa93 f3a3 	rbit	r3, r3
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d101      	bne.n	8004f4a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8004f46:	2320      	movs	r3, #32
 8004f48:	e003      	b.n	8004f52 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8004f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f4c:	fab3 f383 	clz	r3, r3
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	3301      	adds	r3, #1
 8004f54:	069b      	lsls	r3, r3, #26
 8004f56:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d109      	bne.n	8004f7a <HAL_ADC_ConfigChannel+0x602>
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	0e9b      	lsrs	r3, r3, #26
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	f003 031f 	and.w	r3, r3, #31
 8004f72:	2101      	movs	r1, #1
 8004f74:	fa01 f303 	lsl.w	r3, r1, r3
 8004f78:	e017      	b.n	8004faa <HAL_ADC_ConfigChannel+0x632>
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	fa93 f3a3 	rbit	r3, r3
 8004f86:	61bb      	str	r3, [r7, #24]
  return result;
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004f8c:	6a3b      	ldr	r3, [r7, #32]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d101      	bne.n	8004f96 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8004f92:	2320      	movs	r3, #32
 8004f94:	e003      	b.n	8004f9e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8004f96:	6a3b      	ldr	r3, [r7, #32]
 8004f98:	fab3 f383 	clz	r3, r3
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	f003 031f 	and.w	r3, r3, #31
 8004fa4:	2101      	movs	r1, #1
 8004fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8004faa:	ea42 0103 	orr.w	r1, r2, r3
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d10d      	bne.n	8004fd6 <HAL_ADC_ConfigChannel+0x65e>
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	0e9b      	lsrs	r3, r3, #26
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	f003 021f 	and.w	r2, r3, #31
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	4413      	add	r3, r2
 8004fcc:	3b1e      	subs	r3, #30
 8004fce:	051b      	lsls	r3, r3, #20
 8004fd0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004fd4:	e01e      	b.n	8005014 <HAL_ADC_ConfigChannel+0x69c>
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	fa93 f3a3 	rbit	r3, r3
 8004fe2:	60fb      	str	r3, [r7, #12]
  return result;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d104      	bne.n	8004ff8 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8004fee:	2320      	movs	r3, #32
 8004ff0:	e006      	b.n	8005000 <HAL_ADC_ConfigChannel+0x688>
 8004ff2:	bf00      	nop
 8004ff4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	fab3 f383 	clz	r3, r3
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	3301      	adds	r3, #1
 8005002:	f003 021f 	and.w	r2, r3, #31
 8005006:	4613      	mov	r3, r2
 8005008:	005b      	lsls	r3, r3, #1
 800500a:	4413      	add	r3, r2
 800500c:	3b1e      	subs	r3, #30
 800500e:	051b      	lsls	r3, r3, #20
 8005010:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005014:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800501a:	4619      	mov	r1, r3
 800501c:	f7fe ff27 	bl	8003e6e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	4b44      	ldr	r3, [pc, #272]	; (8005138 <HAL_ADC_ConfigChannel+0x7c0>)
 8005026:	4013      	ands	r3, r2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d07a      	beq.n	8005122 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800502c:	4843      	ldr	r0, [pc, #268]	; (800513c <HAL_ADC_ConfigChannel+0x7c4>)
 800502e:	f7fe fe69 	bl	8003d04 <LL_ADC_GetCommonPathInternalCh>
 8005032:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a41      	ldr	r2, [pc, #260]	; (8005140 <HAL_ADC_ConfigChannel+0x7c8>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d12c      	bne.n	800509a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005040:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005044:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d126      	bne.n	800509a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a3c      	ldr	r2, [pc, #240]	; (8005144 <HAL_ADC_ConfigChannel+0x7cc>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d004      	beq.n	8005060 <HAL_ADC_ConfigChannel+0x6e8>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a3b      	ldr	r2, [pc, #236]	; (8005148 <HAL_ADC_ConfigChannel+0x7d0>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d15d      	bne.n	800511c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005060:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005064:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005068:	4619      	mov	r1, r3
 800506a:	4834      	ldr	r0, [pc, #208]	; (800513c <HAL_ADC_ConfigChannel+0x7c4>)
 800506c:	f7fe fe37 	bl	8003cde <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005070:	4b36      	ldr	r3, [pc, #216]	; (800514c <HAL_ADC_ConfigChannel+0x7d4>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	099b      	lsrs	r3, r3, #6
 8005076:	4a36      	ldr	r2, [pc, #216]	; (8005150 <HAL_ADC_ConfigChannel+0x7d8>)
 8005078:	fba2 2303 	umull	r2, r3, r2, r3
 800507c:	099b      	lsrs	r3, r3, #6
 800507e:	1c5a      	adds	r2, r3, #1
 8005080:	4613      	mov	r3, r2
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	4413      	add	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800508a:	e002      	b.n	8005092 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	3b01      	subs	r3, #1
 8005090:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d1f9      	bne.n	800508c <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005098:	e040      	b.n	800511c <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a2d      	ldr	r2, [pc, #180]	; (8005154 <HAL_ADC_ConfigChannel+0x7dc>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d118      	bne.n	80050d6 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80050a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d112      	bne.n	80050d6 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a23      	ldr	r2, [pc, #140]	; (8005144 <HAL_ADC_ConfigChannel+0x7cc>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d004      	beq.n	80050c4 <HAL_ADC_ConfigChannel+0x74c>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a22      	ldr	r2, [pc, #136]	; (8005148 <HAL_ADC_ConfigChannel+0x7d0>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d12d      	bne.n	8005120 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80050c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050cc:	4619      	mov	r1, r3
 80050ce:	481b      	ldr	r0, [pc, #108]	; (800513c <HAL_ADC_ConfigChannel+0x7c4>)
 80050d0:	f7fe fe05 	bl	8003cde <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80050d4:	e024      	b.n	8005120 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a1f      	ldr	r2, [pc, #124]	; (8005158 <HAL_ADC_ConfigChannel+0x7e0>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d120      	bne.n	8005122 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80050e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d11a      	bne.n	8005122 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a14      	ldr	r2, [pc, #80]	; (8005144 <HAL_ADC_ConfigChannel+0x7cc>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d115      	bne.n	8005122 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80050f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80050fe:	4619      	mov	r1, r3
 8005100:	480e      	ldr	r0, [pc, #56]	; (800513c <HAL_ADC_ConfigChannel+0x7c4>)
 8005102:	f7fe fdec 	bl	8003cde <LL_ADC_SetCommonPathInternalCh>
 8005106:	e00c      	b.n	8005122 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800510c:	f043 0220 	orr.w	r2, r3, #32
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800511a:	e002      	b.n	8005122 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800511c:	bf00      	nop
 800511e:	e000      	b.n	8005122 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005120:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800512a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800512e:	4618      	mov	r0, r3
 8005130:	37d8      	adds	r7, #216	; 0xd8
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	80080000 	.word	0x80080000
 800513c:	50040300 	.word	0x50040300
 8005140:	c7520000 	.word	0xc7520000
 8005144:	50040000 	.word	0x50040000
 8005148:	50040200 	.word	0x50040200
 800514c:	20000000 	.word	0x20000000
 8005150:	053e2d63 	.word	0x053e2d63
 8005154:	cb840000 	.word	0xcb840000
 8005158:	80000001 	.word	0x80000001

0800515c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005164:	2300      	movs	r3, #0
 8005166:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4618      	mov	r0, r3
 800516e:	f7fe ff5f 	bl	8004030 <LL_ADC_IsEnabled>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d169      	bne.n	800524c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	689a      	ldr	r2, [r3, #8]
 800517e:	4b36      	ldr	r3, [pc, #216]	; (8005258 <ADC_Enable+0xfc>)
 8005180:	4013      	ands	r3, r2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00d      	beq.n	80051a2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800518a:	f043 0210 	orr.w	r2, r3, #16
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005196:	f043 0201 	orr.w	r2, r3, #1
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e055      	b.n	800524e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4618      	mov	r0, r3
 80051a8:	f7fe ff1a 	bl	8003fe0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80051ac:	482b      	ldr	r0, [pc, #172]	; (800525c <ADC_Enable+0x100>)
 80051ae:	f7fe fda9 	bl	8003d04 <LL_ADC_GetCommonPathInternalCh>
 80051b2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80051b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d013      	beq.n	80051e4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80051bc:	4b28      	ldr	r3, [pc, #160]	; (8005260 <ADC_Enable+0x104>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	099b      	lsrs	r3, r3, #6
 80051c2:	4a28      	ldr	r2, [pc, #160]	; (8005264 <ADC_Enable+0x108>)
 80051c4:	fba2 2303 	umull	r2, r3, r2, r3
 80051c8:	099b      	lsrs	r3, r3, #6
 80051ca:	1c5a      	adds	r2, r3, #1
 80051cc:	4613      	mov	r3, r2
 80051ce:	005b      	lsls	r3, r3, #1
 80051d0:	4413      	add	r3, r2
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80051d6:	e002      	b.n	80051de <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	3b01      	subs	r3, #1
 80051dc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1f9      	bne.n	80051d8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80051e4:	f7fe fd38 	bl	8003c58 <HAL_GetTick>
 80051e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80051ea:	e028      	b.n	800523e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4618      	mov	r0, r3
 80051f2:	f7fe ff1d 	bl	8004030 <LL_ADC_IsEnabled>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d104      	bne.n	8005206 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4618      	mov	r0, r3
 8005202:	f7fe feed 	bl	8003fe0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005206:	f7fe fd27 	bl	8003c58 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	2b02      	cmp	r3, #2
 8005212:	d914      	bls.n	800523e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0301 	and.w	r3, r3, #1
 800521e:	2b01      	cmp	r3, #1
 8005220:	d00d      	beq.n	800523e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005226:	f043 0210 	orr.w	r2, r3, #16
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005232:	f043 0201 	orr.w	r2, r3, #1
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e007      	b.n	800524e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0301 	and.w	r3, r3, #1
 8005248:	2b01      	cmp	r3, #1
 800524a:	d1cf      	bne.n	80051ec <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800524c:	2300      	movs	r3, #0
}
 800524e:	4618      	mov	r0, r3
 8005250:	3710      	adds	r7, #16
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	8000003f 	.word	0x8000003f
 800525c:	50040300 	.word	0x50040300
 8005260:	20000000 	.word	0x20000000
 8005264:	053e2d63 	.word	0x053e2d63

08005268 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4618      	mov	r0, r3
 8005276:	f7fe feee 	bl	8004056 <LL_ADC_IsDisableOngoing>
 800527a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4618      	mov	r0, r3
 8005282:	f7fe fed5 	bl	8004030 <LL_ADC_IsEnabled>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d047      	beq.n	800531c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d144      	bne.n	800531c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f003 030d 	and.w	r3, r3, #13
 800529c:	2b01      	cmp	r3, #1
 800529e:	d10c      	bne.n	80052ba <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4618      	mov	r0, r3
 80052a6:	f7fe feaf 	bl	8004008 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	2203      	movs	r2, #3
 80052b0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80052b2:	f7fe fcd1 	bl	8003c58 <HAL_GetTick>
 80052b6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80052b8:	e029      	b.n	800530e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052be:	f043 0210 	orr.w	r2, r3, #16
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ca:	f043 0201 	orr.w	r2, r3, #1
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e023      	b.n	800531e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80052d6:	f7fe fcbf 	bl	8003c58 <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d914      	bls.n	800530e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d00d      	beq.n	800530e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052f6:	f043 0210 	orr.w	r2, r3, #16
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005302:	f043 0201 	orr.w	r2, r3, #1
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e007      	b.n	800531e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f003 0301 	and.w	r3, r3, #1
 8005318:	2b00      	cmp	r3, #0
 800531a:	d1dc      	bne.n	80052d6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3710      	adds	r7, #16
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}

08005326 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005326:	b580      	push	{r7, lr}
 8005328:	b084      	sub	sp, #16
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005332:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005338:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800533c:	2b00      	cmp	r3, #0
 800533e:	d14b      	bne.n	80053d8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005344:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0308 	and.w	r3, r3, #8
 8005356:	2b00      	cmp	r3, #0
 8005358:	d021      	beq.n	800539e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4618      	mov	r0, r3
 8005360:	f7fe fd33 	bl	8003dca <LL_ADC_REG_IsTriggerSourceSWStart>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d032      	beq.n	80053d0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d12b      	bne.n	80053d0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800537c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005388:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800538c:	2b00      	cmp	r3, #0
 800538e:	d11f      	bne.n	80053d0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005394:	f043 0201 	orr.w	r2, r3, #1
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	655a      	str	r2, [r3, #84]	; 0x54
 800539c:	e018      	b.n	80053d0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	f003 0302 	and.w	r3, r3, #2
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d111      	bne.n	80053d0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d105      	bne.n	80053d0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053c8:	f043 0201 	orr.w	r2, r3, #1
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80053d0:	68f8      	ldr	r0, [r7, #12]
 80053d2:	f7fd fb4f 	bl	8002a74 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80053d6:	e00e      	b.n	80053f6 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053dc:	f003 0310 	and.w	r3, r3, #16
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d003      	beq.n	80053ec <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f7ff fabd 	bl	8004964 <HAL_ADC_ErrorCallback>
}
 80053ea:	e004      	b.n	80053f6 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	4798      	blx	r3
}
 80053f6:	bf00      	nop
 80053f8:	3710      	adds	r7, #16
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}

080053fe <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80053fe:	b580      	push	{r7, lr}
 8005400:	b084      	sub	sp, #16
 8005402:	af00      	add	r7, sp, #0
 8005404:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800540a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f7ff fa95 	bl	800493c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005412:	bf00      	nop
 8005414:	3710      	adds	r7, #16
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}

0800541a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800541a:	b580      	push	{r7, lr}
 800541c:	b084      	sub	sp, #16
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005426:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800542c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005438:	f043 0204 	orr.w	r2, r3, #4
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005440:	68f8      	ldr	r0, [r7, #12]
 8005442:	f7ff fa8f 	bl	8004964 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005446:	bf00      	nop
 8005448:	3710      	adds	r7, #16
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}

0800544e <LL_ADC_IsEnabled>:
{
 800544e:	b480      	push	{r7}
 8005450:	b083      	sub	sp, #12
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	2b01      	cmp	r3, #1
 8005460:	d101      	bne.n	8005466 <LL_ADC_IsEnabled+0x18>
 8005462:	2301      	movs	r3, #1
 8005464:	e000      	b.n	8005468 <LL_ADC_IsEnabled+0x1a>
 8005466:	2300      	movs	r3, #0
}
 8005468:	4618      	mov	r0, r3
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <LL_ADC_StartCalibration>:
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005486:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800548a:	683a      	ldr	r2, [r7, #0]
 800548c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005490:	4313      	orrs	r3, r2
 8005492:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	609a      	str	r2, [r3, #8]
}
 800549a:	bf00      	nop
 800549c:	370c      	adds	r7, #12
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr

080054a6 <LL_ADC_IsCalibrationOnGoing>:
{
 80054a6:	b480      	push	{r7}
 80054a8:	b083      	sub	sp, #12
 80054aa:	af00      	add	r7, sp, #0
 80054ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054ba:	d101      	bne.n	80054c0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80054bc:	2301      	movs	r3, #1
 80054be:	e000      	b.n	80054c2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr

080054ce <LL_ADC_REG_IsConversionOngoing>:
{
 80054ce:	b480      	push	{r7}
 80054d0:	b083      	sub	sp, #12
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f003 0304 	and.w	r3, r3, #4
 80054de:	2b04      	cmp	r3, #4
 80054e0:	d101      	bne.n	80054e6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80054e2:	2301      	movs	r3, #1
 80054e4:	e000      	b.n	80054e8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80054fe:	2300      	movs	r3, #0
 8005500:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005508:	2b01      	cmp	r3, #1
 800550a:	d101      	bne.n	8005510 <HAL_ADCEx_Calibration_Start+0x1c>
 800550c:	2302      	movs	r3, #2
 800550e:	e04d      	b.n	80055ac <HAL_ADCEx_Calibration_Start+0xb8>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f7ff fea5 	bl	8005268 <ADC_Disable>
 800551e:	4603      	mov	r3, r0
 8005520:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005522:	7bfb      	ldrb	r3, [r7, #15]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d136      	bne.n	8005596 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800552c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005530:	f023 0302 	bic.w	r3, r3, #2
 8005534:	f043 0202 	orr.w	r2, r3, #2
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6839      	ldr	r1, [r7, #0]
 8005542:	4618      	mov	r0, r3
 8005544:	f7ff ff96 	bl	8005474 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005548:	e014      	b.n	8005574 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	3301      	adds	r3, #1
 800554e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8005556:	d30d      	bcc.n	8005574 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800555c:	f023 0312 	bic.w	r3, r3, #18
 8005560:	f043 0210 	orr.w	r2, r3, #16
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e01b      	b.n	80055ac <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4618      	mov	r0, r3
 800557a:	f7ff ff94 	bl	80054a6 <LL_ADC_IsCalibrationOnGoing>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1e2      	bne.n	800554a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005588:	f023 0303 	bic.w	r3, r3, #3
 800558c:	f043 0201 	orr.w	r2, r3, #1
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	655a      	str	r2, [r3, #84]	; 0x54
 8005594:	e005      	b.n	80055a2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800559a:	f043 0210 	orr.w	r2, r3, #16
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80055aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3710      	adds	r7, #16
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80055d0:	bf00      	nop
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005618:	b590      	push	{r4, r7, lr}
 800561a:	b09f      	sub	sp, #124	; 0x7c
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005622:	2300      	movs	r3, #0
 8005624:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800562e:	2b01      	cmp	r3, #1
 8005630:	d101      	bne.n	8005636 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005632:	2302      	movs	r3, #2
 8005634:	e093      	b.n	800575e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2201      	movs	r2, #1
 800563a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800563e:	2300      	movs	r3, #0
 8005640:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005642:	2300      	movs	r3, #0
 8005644:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a47      	ldr	r2, [pc, #284]	; (8005768 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d102      	bne.n	8005656 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005650:	4b46      	ldr	r3, [pc, #280]	; (800576c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005652:	60bb      	str	r3, [r7, #8]
 8005654:	e001      	b.n	800565a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005656:	2300      	movs	r3, #0
 8005658:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d10b      	bne.n	8005678 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005664:	f043 0220 	orr.w	r2, r3, #32
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e072      	b.n	800575e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	4618      	mov	r0, r3
 800567c:	f7ff ff27 	bl	80054ce <LL_ADC_REG_IsConversionOngoing>
 8005680:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4618      	mov	r0, r3
 8005688:	f7ff ff21 	bl	80054ce <LL_ADC_REG_IsConversionOngoing>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d154      	bne.n	800573c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005692:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005694:	2b00      	cmp	r3, #0
 8005696:	d151      	bne.n	800573c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005698:	4b35      	ldr	r3, [pc, #212]	; (8005770 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800569a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d02c      	beq.n	80056fe <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80056a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	6859      	ldr	r1, [r3, #4]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80056b6:	035b      	lsls	r3, r3, #13
 80056b8:	430b      	orrs	r3, r1
 80056ba:	431a      	orrs	r2, r3
 80056bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056be:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80056c0:	4829      	ldr	r0, [pc, #164]	; (8005768 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80056c2:	f7ff fec4 	bl	800544e <LL_ADC_IsEnabled>
 80056c6:	4604      	mov	r4, r0
 80056c8:	4828      	ldr	r0, [pc, #160]	; (800576c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80056ca:	f7ff fec0 	bl	800544e <LL_ADC_IsEnabled>
 80056ce:	4603      	mov	r3, r0
 80056d0:	431c      	orrs	r4, r3
 80056d2:	4828      	ldr	r0, [pc, #160]	; (8005774 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80056d4:	f7ff febb 	bl	800544e <LL_ADC_IsEnabled>
 80056d8:	4603      	mov	r3, r0
 80056da:	4323      	orrs	r3, r4
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d137      	bne.n	8005750 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80056e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80056e8:	f023 030f 	bic.w	r3, r3, #15
 80056ec:	683a      	ldr	r2, [r7, #0]
 80056ee:	6811      	ldr	r1, [r2, #0]
 80056f0:	683a      	ldr	r2, [r7, #0]
 80056f2:	6892      	ldr	r2, [r2, #8]
 80056f4:	430a      	orrs	r2, r1
 80056f6:	431a      	orrs	r2, r3
 80056f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056fa:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80056fc:	e028      	b.n	8005750 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80056fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005706:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005708:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800570a:	4817      	ldr	r0, [pc, #92]	; (8005768 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800570c:	f7ff fe9f 	bl	800544e <LL_ADC_IsEnabled>
 8005710:	4604      	mov	r4, r0
 8005712:	4816      	ldr	r0, [pc, #88]	; (800576c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005714:	f7ff fe9b 	bl	800544e <LL_ADC_IsEnabled>
 8005718:	4603      	mov	r3, r0
 800571a:	431c      	orrs	r4, r3
 800571c:	4815      	ldr	r0, [pc, #84]	; (8005774 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800571e:	f7ff fe96 	bl	800544e <LL_ADC_IsEnabled>
 8005722:	4603      	mov	r3, r0
 8005724:	4323      	orrs	r3, r4
 8005726:	2b00      	cmp	r3, #0
 8005728:	d112      	bne.n	8005750 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800572a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005732:	f023 030f 	bic.w	r3, r3, #15
 8005736:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005738:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800573a:	e009      	b.n	8005750 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005740:	f043 0220 	orr.w	r2, r3, #32
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800574e:	e000      	b.n	8005752 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005750:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800575a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800575e:	4618      	mov	r0, r3
 8005760:	377c      	adds	r7, #124	; 0x7c
 8005762:	46bd      	mov	sp, r7
 8005764:	bd90      	pop	{r4, r7, pc}
 8005766:	bf00      	nop
 8005768:	50040000 	.word	0x50040000
 800576c:	50040100 	.word	0x50040100
 8005770:	50040300 	.word	0x50040300
 8005774:	50040200 	.word	0x50040200

08005778 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005778:	b480      	push	{r7}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f003 0307 	and.w	r3, r3, #7
 8005786:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005788:	4b0c      	ldr	r3, [pc, #48]	; (80057bc <__NVIC_SetPriorityGrouping+0x44>)
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800578e:	68ba      	ldr	r2, [r7, #8]
 8005790:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005794:	4013      	ands	r3, r2
 8005796:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80057a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80057aa:	4a04      	ldr	r2, [pc, #16]	; (80057bc <__NVIC_SetPriorityGrouping+0x44>)
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	60d3      	str	r3, [r2, #12]
}
 80057b0:	bf00      	nop
 80057b2:	3714      	adds	r7, #20
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr
 80057bc:	e000ed00 	.word	0xe000ed00

080057c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80057c0:	b480      	push	{r7}
 80057c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057c4:	4b04      	ldr	r3, [pc, #16]	; (80057d8 <__NVIC_GetPriorityGrouping+0x18>)
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	0a1b      	lsrs	r3, r3, #8
 80057ca:	f003 0307 	and.w	r3, r3, #7
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	e000ed00 	.word	0xe000ed00

080057dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	4603      	mov	r3, r0
 80057e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	db0b      	blt.n	8005806 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057ee:	79fb      	ldrb	r3, [r7, #7]
 80057f0:	f003 021f 	and.w	r2, r3, #31
 80057f4:	4907      	ldr	r1, [pc, #28]	; (8005814 <__NVIC_EnableIRQ+0x38>)
 80057f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057fa:	095b      	lsrs	r3, r3, #5
 80057fc:	2001      	movs	r0, #1
 80057fe:	fa00 f202 	lsl.w	r2, r0, r2
 8005802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005806:	bf00      	nop
 8005808:	370c      	adds	r7, #12
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr
 8005812:	bf00      	nop
 8005814:	e000e100 	.word	0xe000e100

08005818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	4603      	mov	r3, r0
 8005820:	6039      	str	r1, [r7, #0]
 8005822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005828:	2b00      	cmp	r3, #0
 800582a:	db0a      	blt.n	8005842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	b2da      	uxtb	r2, r3
 8005830:	490c      	ldr	r1, [pc, #48]	; (8005864 <__NVIC_SetPriority+0x4c>)
 8005832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005836:	0112      	lsls	r2, r2, #4
 8005838:	b2d2      	uxtb	r2, r2
 800583a:	440b      	add	r3, r1
 800583c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005840:	e00a      	b.n	8005858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	b2da      	uxtb	r2, r3
 8005846:	4908      	ldr	r1, [pc, #32]	; (8005868 <__NVIC_SetPriority+0x50>)
 8005848:	79fb      	ldrb	r3, [r7, #7]
 800584a:	f003 030f 	and.w	r3, r3, #15
 800584e:	3b04      	subs	r3, #4
 8005850:	0112      	lsls	r2, r2, #4
 8005852:	b2d2      	uxtb	r2, r2
 8005854:	440b      	add	r3, r1
 8005856:	761a      	strb	r2, [r3, #24]
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr
 8005864:	e000e100 	.word	0xe000e100
 8005868:	e000ed00 	.word	0xe000ed00

0800586c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800586c:	b480      	push	{r7}
 800586e:	b089      	sub	sp, #36	; 0x24
 8005870:	af00      	add	r7, sp, #0
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	f1c3 0307 	rsb	r3, r3, #7
 8005886:	2b04      	cmp	r3, #4
 8005888:	bf28      	it	cs
 800588a:	2304      	movcs	r3, #4
 800588c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800588e:	69fb      	ldr	r3, [r7, #28]
 8005890:	3304      	adds	r3, #4
 8005892:	2b06      	cmp	r3, #6
 8005894:	d902      	bls.n	800589c <NVIC_EncodePriority+0x30>
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	3b03      	subs	r3, #3
 800589a:	e000      	b.n	800589e <NVIC_EncodePriority+0x32>
 800589c:	2300      	movs	r3, #0
 800589e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058a0:	f04f 32ff 	mov.w	r2, #4294967295
 80058a4:	69bb      	ldr	r3, [r7, #24]
 80058a6:	fa02 f303 	lsl.w	r3, r2, r3
 80058aa:	43da      	mvns	r2, r3
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	401a      	ands	r2, r3
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80058b4:	f04f 31ff 	mov.w	r1, #4294967295
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	fa01 f303 	lsl.w	r3, r1, r3
 80058be:	43d9      	mvns	r1, r3
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80058c4:	4313      	orrs	r3, r2
         );
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3724      	adds	r7, #36	; 0x24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
	...

080058d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	3b01      	subs	r3, #1
 80058e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80058e4:	d301      	bcc.n	80058ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80058e6:	2301      	movs	r3, #1
 80058e8:	e00f      	b.n	800590a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058ea:	4a0a      	ldr	r2, [pc, #40]	; (8005914 <SysTick_Config+0x40>)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	3b01      	subs	r3, #1
 80058f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058f2:	210f      	movs	r1, #15
 80058f4:	f04f 30ff 	mov.w	r0, #4294967295
 80058f8:	f7ff ff8e 	bl	8005818 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058fc:	4b05      	ldr	r3, [pc, #20]	; (8005914 <SysTick_Config+0x40>)
 80058fe:	2200      	movs	r2, #0
 8005900:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005902:	4b04      	ldr	r3, [pc, #16]	; (8005914 <SysTick_Config+0x40>)
 8005904:	2207      	movs	r2, #7
 8005906:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3708      	adds	r7, #8
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
 8005912:	bf00      	nop
 8005914:	e000e010 	.word	0xe000e010

08005918 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f7ff ff29 	bl	8005778 <__NVIC_SetPriorityGrouping>
}
 8005926:	bf00      	nop
 8005928:	3708      	adds	r7, #8
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b086      	sub	sp, #24
 8005932:	af00      	add	r7, sp, #0
 8005934:	4603      	mov	r3, r0
 8005936:	60b9      	str	r1, [r7, #8]
 8005938:	607a      	str	r2, [r7, #4]
 800593a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800593c:	2300      	movs	r3, #0
 800593e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005940:	f7ff ff3e 	bl	80057c0 <__NVIC_GetPriorityGrouping>
 8005944:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	68b9      	ldr	r1, [r7, #8]
 800594a:	6978      	ldr	r0, [r7, #20]
 800594c:	f7ff ff8e 	bl	800586c <NVIC_EncodePriority>
 8005950:	4602      	mov	r2, r0
 8005952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005956:	4611      	mov	r1, r2
 8005958:	4618      	mov	r0, r3
 800595a:	f7ff ff5d 	bl	8005818 <__NVIC_SetPriority>
}
 800595e:	bf00      	nop
 8005960:	3718      	adds	r7, #24
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}

08005966 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005966:	b580      	push	{r7, lr}
 8005968:	b082      	sub	sp, #8
 800596a:	af00      	add	r7, sp, #0
 800596c:	4603      	mov	r3, r0
 800596e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005974:	4618      	mov	r0, r3
 8005976:	f7ff ff31 	bl	80057dc <__NVIC_EnableIRQ>
}
 800597a:	bf00      	nop
 800597c:	3708      	adds	r7, #8
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005982:	b580      	push	{r7, lr}
 8005984:	b082      	sub	sp, #8
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f7ff ffa2 	bl	80058d4 <SysTick_Config>
 8005990:	4603      	mov	r3, r0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3708      	adds	r7, #8
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
	...

0800599c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800599c:	b480      	push	{r7}
 800599e:	b085      	sub	sp, #20
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d101      	bne.n	80059ae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e098      	b.n	8005ae0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	461a      	mov	r2, r3
 80059b4:	4b4d      	ldr	r3, [pc, #308]	; (8005aec <HAL_DMA_Init+0x150>)
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d80f      	bhi.n	80059da <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	461a      	mov	r2, r3
 80059c0:	4b4b      	ldr	r3, [pc, #300]	; (8005af0 <HAL_DMA_Init+0x154>)
 80059c2:	4413      	add	r3, r2
 80059c4:	4a4b      	ldr	r2, [pc, #300]	; (8005af4 <HAL_DMA_Init+0x158>)
 80059c6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ca:	091b      	lsrs	r3, r3, #4
 80059cc:	009a      	lsls	r2, r3, #2
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a48      	ldr	r2, [pc, #288]	; (8005af8 <HAL_DMA_Init+0x15c>)
 80059d6:	641a      	str	r2, [r3, #64]	; 0x40
 80059d8:	e00e      	b.n	80059f8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	461a      	mov	r2, r3
 80059e0:	4b46      	ldr	r3, [pc, #280]	; (8005afc <HAL_DMA_Init+0x160>)
 80059e2:	4413      	add	r3, r2
 80059e4:	4a43      	ldr	r2, [pc, #268]	; (8005af4 <HAL_DMA_Init+0x158>)
 80059e6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ea:	091b      	lsrs	r3, r3, #4
 80059ec:	009a      	lsls	r2, r3, #2
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a42      	ldr	r2, [pc, #264]	; (8005b00 <HAL_DMA_Init+0x164>)
 80059f6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2202      	movs	r2, #2
 80059fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a12:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005a1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005a28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005a34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a52:	d039      	beq.n	8005ac8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a58:	4a27      	ldr	r2, [pc, #156]	; (8005af8 <HAL_DMA_Init+0x15c>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d11a      	bne.n	8005a94 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005a5e:	4b29      	ldr	r3, [pc, #164]	; (8005b04 <HAL_DMA_Init+0x168>)
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a66:	f003 031c 	and.w	r3, r3, #28
 8005a6a:	210f      	movs	r1, #15
 8005a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a70:	43db      	mvns	r3, r3
 8005a72:	4924      	ldr	r1, [pc, #144]	; (8005b04 <HAL_DMA_Init+0x168>)
 8005a74:	4013      	ands	r3, r2
 8005a76:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005a78:	4b22      	ldr	r3, [pc, #136]	; (8005b04 <HAL_DMA_Init+0x168>)
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6859      	ldr	r1, [r3, #4]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a84:	f003 031c 	and.w	r3, r3, #28
 8005a88:	fa01 f303 	lsl.w	r3, r1, r3
 8005a8c:	491d      	ldr	r1, [pc, #116]	; (8005b04 <HAL_DMA_Init+0x168>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	600b      	str	r3, [r1, #0]
 8005a92:	e019      	b.n	8005ac8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005a94:	4b1c      	ldr	r3, [pc, #112]	; (8005b08 <HAL_DMA_Init+0x16c>)
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a9c:	f003 031c 	and.w	r3, r3, #28
 8005aa0:	210f      	movs	r1, #15
 8005aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8005aa6:	43db      	mvns	r3, r3
 8005aa8:	4917      	ldr	r1, [pc, #92]	; (8005b08 <HAL_DMA_Init+0x16c>)
 8005aaa:	4013      	ands	r3, r2
 8005aac:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005aae:	4b16      	ldr	r3, [pc, #88]	; (8005b08 <HAL_DMA_Init+0x16c>)
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6859      	ldr	r1, [r3, #4]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aba:	f003 031c 	and.w	r3, r3, #28
 8005abe:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac2:	4911      	ldr	r1, [pc, #68]	; (8005b08 <HAL_DMA_Init+0x16c>)
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2200      	movs	r2, #0
 8005acc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3714      	adds	r7, #20
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr
 8005aec:	40020407 	.word	0x40020407
 8005af0:	bffdfff8 	.word	0xbffdfff8
 8005af4:	cccccccd 	.word	0xcccccccd
 8005af8:	40020000 	.word	0x40020000
 8005afc:	bffdfbf8 	.word	0xbffdfbf8
 8005b00:	40020400 	.word	0x40020400
 8005b04:	400200a8 	.word	0x400200a8
 8005b08:	400204a8 	.word	0x400204a8

08005b0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b086      	sub	sp, #24
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	60f8      	str	r0, [r7, #12]
 8005b14:	60b9      	str	r1, [r7, #8]
 8005b16:	607a      	str	r2, [r7, #4]
 8005b18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d101      	bne.n	8005b2c <HAL_DMA_Start_IT+0x20>
 8005b28:	2302      	movs	r3, #2
 8005b2a:	e04b      	b.n	8005bc4 <HAL_DMA_Start_IT+0xb8>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d13a      	bne.n	8005bb6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2202      	movs	r2, #2
 8005b44:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f022 0201 	bic.w	r2, r2, #1
 8005b5c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	68b9      	ldr	r1, [r7, #8]
 8005b64:	68f8      	ldr	r0, [r7, #12]
 8005b66:	f000 f95f 	bl	8005e28 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d008      	beq.n	8005b84 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f042 020e 	orr.w	r2, r2, #14
 8005b80:	601a      	str	r2, [r3, #0]
 8005b82:	e00f      	b.n	8005ba4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f022 0204 	bic.w	r2, r2, #4
 8005b92:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f042 020a 	orr.w	r2, r2, #10
 8005ba2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f042 0201 	orr.w	r2, r2, #1
 8005bb2:	601a      	str	r2, [r3, #0]
 8005bb4:	e005      	b.n	8005bc2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3718      	adds	r7, #24
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b085      	sub	sp, #20
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d008      	beq.n	8005bf6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2204      	movs	r2, #4
 8005be8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e022      	b.n	8005c3c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f022 020e 	bic.w	r2, r2, #14
 8005c04:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f022 0201 	bic.w	r2, r2, #1
 8005c14:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c1a:	f003 021c 	and.w	r2, r3, #28
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c22:	2101      	movs	r1, #1
 8005c24:	fa01 f202 	lsl.w	r2, r1, r2
 8005c28:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8005c3a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3714      	adds	r7, #20
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c50:	2300      	movs	r3, #0
 8005c52:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d005      	beq.n	8005c6c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2204      	movs	r2, #4
 8005c64:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	73fb      	strb	r3, [r7, #15]
 8005c6a:	e029      	b.n	8005cc0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f022 020e 	bic.w	r2, r2, #14
 8005c7a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f022 0201 	bic.w	r2, r2, #1
 8005c8a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c90:	f003 021c 	and.w	r2, r3, #28
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c98:	2101      	movs	r1, #1
 8005c9a:	fa01 f202 	lsl.w	r2, r1, r2
 8005c9e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d003      	beq.n	8005cc0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	4798      	blx	r3
    }
  }
  return status;
 8005cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3710      	adds	r7, #16
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}

08005cca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b084      	sub	sp, #16
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ce6:	f003 031c 	and.w	r3, r3, #28
 8005cea:	2204      	movs	r2, #4
 8005cec:	409a      	lsls	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d026      	beq.n	8005d44 <HAL_DMA_IRQHandler+0x7a>
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	f003 0304 	and.w	r3, r3, #4
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d021      	beq.n	8005d44 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0320 	and.w	r3, r3, #32
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d107      	bne.n	8005d1e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f022 0204 	bic.w	r2, r2, #4
 8005d1c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d22:	f003 021c 	and.w	r2, r3, #28
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2a:	2104      	movs	r1, #4
 8005d2c:	fa01 f202 	lsl.w	r2, r1, r2
 8005d30:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d071      	beq.n	8005e1e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005d42:	e06c      	b.n	8005e1e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d48:	f003 031c 	and.w	r3, r3, #28
 8005d4c:	2202      	movs	r2, #2
 8005d4e:	409a      	lsls	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	4013      	ands	r3, r2
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d02e      	beq.n	8005db6 <HAL_DMA_IRQHandler+0xec>
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f003 0302 	and.w	r3, r3, #2
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d029      	beq.n	8005db6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 0320 	and.w	r3, r3, #32
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d10b      	bne.n	8005d88 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f022 020a 	bic.w	r2, r2, #10
 8005d7e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d8c:	f003 021c 	and.w	r2, r3, #28
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d94:	2102      	movs	r1, #2
 8005d96:	fa01 f202 	lsl.w	r2, r1, r2
 8005d9a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d038      	beq.n	8005e1e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005db4:	e033      	b.n	8005e1e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dba:	f003 031c 	and.w	r3, r3, #28
 8005dbe:	2208      	movs	r2, #8
 8005dc0:	409a      	lsls	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d02a      	beq.n	8005e20 <HAL_DMA_IRQHandler+0x156>
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	f003 0308 	and.w	r3, r3, #8
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d025      	beq.n	8005e20 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f022 020e 	bic.w	r2, r2, #14
 8005de2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005de8:	f003 021c 	and.w	r2, r3, #28
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df0:	2101      	movs	r1, #1
 8005df2:	fa01 f202 	lsl.w	r2, r1, r2
 8005df6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d004      	beq.n	8005e20 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005e1e:	bf00      	nop
 8005e20:	bf00      	nop
}
 8005e22:	3710      	adds	r7, #16
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b085      	sub	sp, #20
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
 8005e34:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e3a:	f003 021c 	and.w	r2, r3, #28
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e42:	2101      	movs	r1, #1
 8005e44:	fa01 f202 	lsl.w	r2, r1, r2
 8005e48:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	683a      	ldr	r2, [r7, #0]
 8005e50:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	2b10      	cmp	r3, #16
 8005e58:	d108      	bne.n	8005e6c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	68ba      	ldr	r2, [r7, #8]
 8005e68:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005e6a:	e007      	b.n	8005e7c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68ba      	ldr	r2, [r7, #8]
 8005e72:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	60da      	str	r2, [r3, #12]
}
 8005e7c:	bf00      	nop
 8005e7e:	3714      	adds	r7, #20
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b087      	sub	sp, #28
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005e92:	2300      	movs	r3, #0
 8005e94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e96:	e17f      	b.n	8006198 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	2101      	movs	r1, #1
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	f000 8171 	beq.w	8006192 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	f003 0303 	and.w	r3, r3, #3
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d005      	beq.n	8005ec8 <HAL_GPIO_Init+0x40>
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	f003 0303 	and.w	r3, r3, #3
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d130      	bne.n	8005f2a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	005b      	lsls	r3, r3, #1
 8005ed2:	2203      	movs	r2, #3
 8005ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed8:	43db      	mvns	r3, r3
 8005eda:	693a      	ldr	r2, [r7, #16]
 8005edc:	4013      	ands	r3, r2
 8005ede:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	68da      	ldr	r2, [r3, #12]
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	005b      	lsls	r3, r3, #1
 8005ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8005eec:	693a      	ldr	r2, [r7, #16]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	693a      	ldr	r2, [r7, #16]
 8005ef6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005efe:	2201      	movs	r2, #1
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	fa02 f303 	lsl.w	r3, r2, r3
 8005f06:	43db      	mvns	r3, r3
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	091b      	lsrs	r3, r3, #4
 8005f14:	f003 0201 	and.w	r2, r3, #1
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1e:	693a      	ldr	r2, [r7, #16]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	693a      	ldr	r2, [r7, #16]
 8005f28:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	f003 0303 	and.w	r3, r3, #3
 8005f32:	2b03      	cmp	r3, #3
 8005f34:	d118      	bne.n	8005f68 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	fa02 f303 	lsl.w	r3, r2, r3
 8005f44:	43db      	mvns	r3, r3
 8005f46:	693a      	ldr	r2, [r7, #16]
 8005f48:	4013      	ands	r3, r2
 8005f4a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	08db      	lsrs	r3, r3, #3
 8005f52:	f003 0201 	and.w	r2, r3, #1
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	fa02 f303 	lsl.w	r3, r2, r3
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	693a      	ldr	r2, [r7, #16]
 8005f66:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f003 0303 	and.w	r3, r3, #3
 8005f70:	2b03      	cmp	r3, #3
 8005f72:	d017      	beq.n	8005fa4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	005b      	lsls	r3, r3, #1
 8005f7e:	2203      	movs	r2, #3
 8005f80:	fa02 f303 	lsl.w	r3, r2, r3
 8005f84:	43db      	mvns	r3, r3
 8005f86:	693a      	ldr	r2, [r7, #16]
 8005f88:	4013      	ands	r3, r2
 8005f8a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	689a      	ldr	r2, [r3, #8]
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	005b      	lsls	r3, r3, #1
 8005f94:	fa02 f303 	lsl.w	r3, r2, r3
 8005f98:	693a      	ldr	r2, [r7, #16]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f003 0303 	and.w	r3, r3, #3
 8005fac:	2b02      	cmp	r3, #2
 8005fae:	d123      	bne.n	8005ff8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	08da      	lsrs	r2, r3, #3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	3208      	adds	r2, #8
 8005fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f003 0307 	and.w	r3, r3, #7
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	220f      	movs	r2, #15
 8005fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fcc:	43db      	mvns	r3, r3
 8005fce:	693a      	ldr	r2, [r7, #16]
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	691a      	ldr	r2, [r3, #16]
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	f003 0307 	and.w	r3, r3, #7
 8005fde:	009b      	lsls	r3, r3, #2
 8005fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	08da      	lsrs	r2, r3, #3
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	3208      	adds	r2, #8
 8005ff2:	6939      	ldr	r1, [r7, #16]
 8005ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	005b      	lsls	r3, r3, #1
 8006002:	2203      	movs	r2, #3
 8006004:	fa02 f303 	lsl.w	r3, r2, r3
 8006008:	43db      	mvns	r3, r3
 800600a:	693a      	ldr	r2, [r7, #16]
 800600c:	4013      	ands	r3, r2
 800600e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	f003 0203 	and.w	r2, r3, #3
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	005b      	lsls	r3, r3, #1
 800601c:	fa02 f303 	lsl.w	r3, r2, r3
 8006020:	693a      	ldr	r2, [r7, #16]
 8006022:	4313      	orrs	r3, r2
 8006024:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	693a      	ldr	r2, [r7, #16]
 800602a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006034:	2b00      	cmp	r3, #0
 8006036:	f000 80ac 	beq.w	8006192 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800603a:	4b5f      	ldr	r3, [pc, #380]	; (80061b8 <HAL_GPIO_Init+0x330>)
 800603c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800603e:	4a5e      	ldr	r2, [pc, #376]	; (80061b8 <HAL_GPIO_Init+0x330>)
 8006040:	f043 0301 	orr.w	r3, r3, #1
 8006044:	6613      	str	r3, [r2, #96]	; 0x60
 8006046:	4b5c      	ldr	r3, [pc, #368]	; (80061b8 <HAL_GPIO_Init+0x330>)
 8006048:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	60bb      	str	r3, [r7, #8]
 8006050:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006052:	4a5a      	ldr	r2, [pc, #360]	; (80061bc <HAL_GPIO_Init+0x334>)
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	089b      	lsrs	r3, r3, #2
 8006058:	3302      	adds	r3, #2
 800605a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800605e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	f003 0303 	and.w	r3, r3, #3
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	220f      	movs	r2, #15
 800606a:	fa02 f303 	lsl.w	r3, r2, r3
 800606e:	43db      	mvns	r3, r3
 8006070:	693a      	ldr	r2, [r7, #16]
 8006072:	4013      	ands	r3, r2
 8006074:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800607c:	d025      	beq.n	80060ca <HAL_GPIO_Init+0x242>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a4f      	ldr	r2, [pc, #316]	; (80061c0 <HAL_GPIO_Init+0x338>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d01f      	beq.n	80060c6 <HAL_GPIO_Init+0x23e>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a4e      	ldr	r2, [pc, #312]	; (80061c4 <HAL_GPIO_Init+0x33c>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d019      	beq.n	80060c2 <HAL_GPIO_Init+0x23a>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a4d      	ldr	r2, [pc, #308]	; (80061c8 <HAL_GPIO_Init+0x340>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d013      	beq.n	80060be <HAL_GPIO_Init+0x236>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a4c      	ldr	r2, [pc, #304]	; (80061cc <HAL_GPIO_Init+0x344>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d00d      	beq.n	80060ba <HAL_GPIO_Init+0x232>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a4b      	ldr	r2, [pc, #300]	; (80061d0 <HAL_GPIO_Init+0x348>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d007      	beq.n	80060b6 <HAL_GPIO_Init+0x22e>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a4a      	ldr	r2, [pc, #296]	; (80061d4 <HAL_GPIO_Init+0x34c>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d101      	bne.n	80060b2 <HAL_GPIO_Init+0x22a>
 80060ae:	2306      	movs	r3, #6
 80060b0:	e00c      	b.n	80060cc <HAL_GPIO_Init+0x244>
 80060b2:	2307      	movs	r3, #7
 80060b4:	e00a      	b.n	80060cc <HAL_GPIO_Init+0x244>
 80060b6:	2305      	movs	r3, #5
 80060b8:	e008      	b.n	80060cc <HAL_GPIO_Init+0x244>
 80060ba:	2304      	movs	r3, #4
 80060bc:	e006      	b.n	80060cc <HAL_GPIO_Init+0x244>
 80060be:	2303      	movs	r3, #3
 80060c0:	e004      	b.n	80060cc <HAL_GPIO_Init+0x244>
 80060c2:	2302      	movs	r3, #2
 80060c4:	e002      	b.n	80060cc <HAL_GPIO_Init+0x244>
 80060c6:	2301      	movs	r3, #1
 80060c8:	e000      	b.n	80060cc <HAL_GPIO_Init+0x244>
 80060ca:	2300      	movs	r3, #0
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	f002 0203 	and.w	r2, r2, #3
 80060d2:	0092      	lsls	r2, r2, #2
 80060d4:	4093      	lsls	r3, r2
 80060d6:	693a      	ldr	r2, [r7, #16]
 80060d8:	4313      	orrs	r3, r2
 80060da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80060dc:	4937      	ldr	r1, [pc, #220]	; (80061bc <HAL_GPIO_Init+0x334>)
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	089b      	lsrs	r3, r3, #2
 80060e2:	3302      	adds	r3, #2
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80060ea:	4b3b      	ldr	r3, [pc, #236]	; (80061d8 <HAL_GPIO_Init+0x350>)
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	43db      	mvns	r3, r3
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	4013      	ands	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006102:	2b00      	cmp	r3, #0
 8006104:	d003      	beq.n	800610e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	4313      	orrs	r3, r2
 800610c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800610e:	4a32      	ldr	r2, [pc, #200]	; (80061d8 <HAL_GPIO_Init+0x350>)
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006114:	4b30      	ldr	r3, [pc, #192]	; (80061d8 <HAL_GPIO_Init+0x350>)
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	43db      	mvns	r3, r3
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	4013      	ands	r3, r2
 8006122:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800612c:	2b00      	cmp	r3, #0
 800612e:	d003      	beq.n	8006138 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8006130:	693a      	ldr	r2, [r7, #16]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	4313      	orrs	r3, r2
 8006136:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006138:	4a27      	ldr	r2, [pc, #156]	; (80061d8 <HAL_GPIO_Init+0x350>)
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800613e:	4b26      	ldr	r3, [pc, #152]	; (80061d8 <HAL_GPIO_Init+0x350>)
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	43db      	mvns	r3, r3
 8006148:	693a      	ldr	r2, [r7, #16]
 800614a:	4013      	ands	r3, r2
 800614c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006156:	2b00      	cmp	r3, #0
 8006158:	d003      	beq.n	8006162 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800615a:	693a      	ldr	r2, [r7, #16]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	4313      	orrs	r3, r2
 8006160:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006162:	4a1d      	ldr	r2, [pc, #116]	; (80061d8 <HAL_GPIO_Init+0x350>)
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006168:	4b1b      	ldr	r3, [pc, #108]	; (80061d8 <HAL_GPIO_Init+0x350>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	43db      	mvns	r3, r3
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	4013      	ands	r3, r2
 8006176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006180:	2b00      	cmp	r3, #0
 8006182:	d003      	beq.n	800618c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	4313      	orrs	r3, r2
 800618a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800618c:	4a12      	ldr	r2, [pc, #72]	; (80061d8 <HAL_GPIO_Init+0x350>)
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	3301      	adds	r3, #1
 8006196:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	fa22 f303 	lsr.w	r3, r2, r3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	f47f ae78 	bne.w	8005e98 <HAL_GPIO_Init+0x10>
  }
}
 80061a8:	bf00      	nop
 80061aa:	bf00      	nop
 80061ac:	371c      	adds	r7, #28
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr
 80061b6:	bf00      	nop
 80061b8:	40021000 	.word	0x40021000
 80061bc:	40010000 	.word	0x40010000
 80061c0:	48000400 	.word	0x48000400
 80061c4:	48000800 	.word	0x48000800
 80061c8:	48000c00 	.word	0x48000c00
 80061cc:	48001000 	.word	0x48001000
 80061d0:	48001400 	.word	0x48001400
 80061d4:	48001800 	.word	0x48001800
 80061d8:	40010400 	.word	0x40010400

080061dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	460b      	mov	r3, r1
 80061e6:	807b      	strh	r3, [r7, #2]
 80061e8:	4613      	mov	r3, r2
 80061ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80061ec:	787b      	ldrb	r3, [r7, #1]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d003      	beq.n	80061fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80061f2:	887a      	ldrh	r2, [r7, #2]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80061f8:	e002      	b.n	8006200 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80061fa:	887a      	ldrh	r2, [r7, #2]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800620c:	b480      	push	{r7}
 800620e:	b085      	sub	sp, #20
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	460b      	mov	r3, r1
 8006216:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	695b      	ldr	r3, [r3, #20]
 800621c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800621e:	887a      	ldrh	r2, [r7, #2]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	4013      	ands	r3, r2
 8006224:	041a      	lsls	r2, r3, #16
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	43d9      	mvns	r1, r3
 800622a:	887b      	ldrh	r3, [r7, #2]
 800622c:	400b      	ands	r3, r1
 800622e:	431a      	orrs	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	619a      	str	r2, [r3, #24]
}
 8006234:	bf00      	nop
 8006236:	3714      	adds	r7, #20
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d101      	bne.n	8006252 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e08d      	b.n	800636e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006258:	b2db      	uxtb	r3, r3
 800625a:	2b00      	cmp	r3, #0
 800625c:	d106      	bne.n	800626c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f7fb fd4e 	bl	8001d08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2224      	movs	r2, #36	; 0x24
 8006270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f022 0201 	bic.w	r2, r2, #1
 8006282:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	685a      	ldr	r2, [r3, #4]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006290:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	689a      	ldr	r2, [r3, #8]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80062a0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	d107      	bne.n	80062ba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	689a      	ldr	r2, [r3, #8]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80062b6:	609a      	str	r2, [r3, #8]
 80062b8:	e006      	b.n	80062c8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	689a      	ldr	r2, [r3, #8]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80062c6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	2b02      	cmp	r3, #2
 80062ce:	d108      	bne.n	80062e2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	685a      	ldr	r2, [r3, #4]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062de:	605a      	str	r2, [r3, #4]
 80062e0:	e007      	b.n	80062f2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	685a      	ldr	r2, [r3, #4]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80062f0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6812      	ldr	r2, [r2, #0]
 80062fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006300:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006304:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	68da      	ldr	r2, [r3, #12]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006314:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	691a      	ldr	r2, [r3, #16]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	695b      	ldr	r3, [r3, #20]
 800631e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	430a      	orrs	r2, r1
 800632e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	69d9      	ldr	r1, [r3, #28]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6a1a      	ldr	r2, [r3, #32]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	430a      	orrs	r2, r1
 800633e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f042 0201 	orr.w	r2, r2, #1
 800634e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2220      	movs	r2, #32
 800635a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800636c:	2300      	movs	r3, #0
}
 800636e:	4618      	mov	r0, r3
 8006370:	3708      	adds	r7, #8
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}

08006376 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006376:	b480      	push	{r7}
 8006378:	b083      	sub	sp, #12
 800637a:	af00      	add	r7, sp, #0
 800637c:	6078      	str	r0, [r7, #4]
 800637e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006386:	b2db      	uxtb	r3, r3
 8006388:	2b20      	cmp	r3, #32
 800638a:	d138      	bne.n	80063fe <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006392:	2b01      	cmp	r3, #1
 8006394:	d101      	bne.n	800639a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006396:	2302      	movs	r3, #2
 8006398:	e032      	b.n	8006400 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2224      	movs	r2, #36	; 0x24
 80063a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f022 0201 	bic.w	r2, r2, #1
 80063b8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80063c8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	6819      	ldr	r1, [r3, #0]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	683a      	ldr	r2, [r7, #0]
 80063d6:	430a      	orrs	r2, r1
 80063d8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f042 0201 	orr.w	r2, r2, #1
 80063e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2220      	movs	r2, #32
 80063ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80063fa:	2300      	movs	r3, #0
 80063fc:	e000      	b.n	8006400 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80063fe:	2302      	movs	r3, #2
  }
}
 8006400:	4618      	mov	r0, r3
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800640c:	b480      	push	{r7}
 800640e:	b085      	sub	sp, #20
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b20      	cmp	r3, #32
 8006420:	d139      	bne.n	8006496 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006428:	2b01      	cmp	r3, #1
 800642a:	d101      	bne.n	8006430 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800642c:	2302      	movs	r3, #2
 800642e:	e033      	b.n	8006498 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2224      	movs	r2, #36	; 0x24
 800643c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f022 0201 	bic.w	r2, r2, #1
 800644e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800645e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	021b      	lsls	r3, r3, #8
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f042 0201 	orr.w	r2, r2, #1
 8006480:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2220      	movs	r2, #32
 8006486:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006492:	2300      	movs	r3, #0
 8006494:	e000      	b.n	8006498 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006496:	2302      	movs	r3, #2
  }
}
 8006498:	4618      	mov	r0, r3
 800649a:	3714      	adds	r7, #20
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr

080064a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80064a4:	b480      	push	{r7}
 80064a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80064a8:	4b04      	ldr	r3, [pc, #16]	; (80064bc <HAL_PWREx_GetVoltageRange+0x18>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	40007000 	.word	0x40007000

080064c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064ce:	d130      	bne.n	8006532 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80064d0:	4b23      	ldr	r3, [pc, #140]	; (8006560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80064d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064dc:	d038      	beq.n	8006550 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80064de:	4b20      	ldr	r3, [pc, #128]	; (8006560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80064e6:	4a1e      	ldr	r2, [pc, #120]	; (8006560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80064e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80064ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80064ee:	4b1d      	ldr	r3, [pc, #116]	; (8006564 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	2232      	movs	r2, #50	; 0x32
 80064f4:	fb02 f303 	mul.w	r3, r2, r3
 80064f8:	4a1b      	ldr	r2, [pc, #108]	; (8006568 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80064fa:	fba2 2303 	umull	r2, r3, r2, r3
 80064fe:	0c9b      	lsrs	r3, r3, #18
 8006500:	3301      	adds	r3, #1
 8006502:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006504:	e002      	b.n	800650c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	3b01      	subs	r3, #1
 800650a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800650c:	4b14      	ldr	r3, [pc, #80]	; (8006560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800650e:	695b      	ldr	r3, [r3, #20]
 8006510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006518:	d102      	bne.n	8006520 <HAL_PWREx_ControlVoltageScaling+0x60>
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d1f2      	bne.n	8006506 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006520:	4b0f      	ldr	r3, [pc, #60]	; (8006560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006522:	695b      	ldr	r3, [r3, #20]
 8006524:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006528:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800652c:	d110      	bne.n	8006550 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e00f      	b.n	8006552 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006532:	4b0b      	ldr	r3, [pc, #44]	; (8006560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800653a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800653e:	d007      	beq.n	8006550 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006540:	4b07      	ldr	r3, [pc, #28]	; (8006560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006548:	4a05      	ldr	r2, [pc, #20]	; (8006560 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800654a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800654e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3714      	adds	r7, #20
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	40007000 	.word	0x40007000
 8006564:	20000000 	.word	0x20000000
 8006568:	431bde83 	.word	0x431bde83

0800656c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b088      	sub	sp, #32
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d101      	bne.n	800657e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e3ca      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800657e:	4b97      	ldr	r3, [pc, #604]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	f003 030c 	and.w	r3, r3, #12
 8006586:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006588:	4b94      	ldr	r3, [pc, #592]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	f003 0303 	and.w	r3, r3, #3
 8006590:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0310 	and.w	r3, r3, #16
 800659a:	2b00      	cmp	r3, #0
 800659c:	f000 80e4 	beq.w	8006768 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d007      	beq.n	80065b6 <HAL_RCC_OscConfig+0x4a>
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	2b0c      	cmp	r3, #12
 80065aa:	f040 808b 	bne.w	80066c4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	f040 8087 	bne.w	80066c4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80065b6:	4b89      	ldr	r3, [pc, #548]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d005      	beq.n	80065ce <HAL_RCC_OscConfig+0x62>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	699b      	ldr	r3, [r3, #24]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d101      	bne.n	80065ce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e3a2      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a1a      	ldr	r2, [r3, #32]
 80065d2:	4b82      	ldr	r3, [pc, #520]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 0308 	and.w	r3, r3, #8
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d004      	beq.n	80065e8 <HAL_RCC_OscConfig+0x7c>
 80065de:	4b7f      	ldr	r3, [pc, #508]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065e6:	e005      	b.n	80065f4 <HAL_RCC_OscConfig+0x88>
 80065e8:	4b7c      	ldr	r3, [pc, #496]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80065ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065ee:	091b      	lsrs	r3, r3, #4
 80065f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d223      	bcs.n	8006640 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6a1b      	ldr	r3, [r3, #32]
 80065fc:	4618      	mov	r0, r3
 80065fe:	f000 fd55 	bl	80070ac <RCC_SetFlashLatencyFromMSIRange>
 8006602:	4603      	mov	r3, r0
 8006604:	2b00      	cmp	r3, #0
 8006606:	d001      	beq.n	800660c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e383      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800660c:	4b73      	ldr	r3, [pc, #460]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a72      	ldr	r2, [pc, #456]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006612:	f043 0308 	orr.w	r3, r3, #8
 8006616:	6013      	str	r3, [r2, #0]
 8006618:	4b70      	ldr	r3, [pc, #448]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a1b      	ldr	r3, [r3, #32]
 8006624:	496d      	ldr	r1, [pc, #436]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006626:	4313      	orrs	r3, r2
 8006628:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800662a:	4b6c      	ldr	r3, [pc, #432]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	69db      	ldr	r3, [r3, #28]
 8006636:	021b      	lsls	r3, r3, #8
 8006638:	4968      	ldr	r1, [pc, #416]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800663a:	4313      	orrs	r3, r2
 800663c:	604b      	str	r3, [r1, #4]
 800663e:	e025      	b.n	800668c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006640:	4b66      	ldr	r3, [pc, #408]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a65      	ldr	r2, [pc, #404]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006646:	f043 0308 	orr.w	r3, r3, #8
 800664a:	6013      	str	r3, [r2, #0]
 800664c:	4b63      	ldr	r3, [pc, #396]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a1b      	ldr	r3, [r3, #32]
 8006658:	4960      	ldr	r1, [pc, #384]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800665a:	4313      	orrs	r3, r2
 800665c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800665e:	4b5f      	ldr	r3, [pc, #380]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	69db      	ldr	r3, [r3, #28]
 800666a:	021b      	lsls	r3, r3, #8
 800666c:	495b      	ldr	r1, [pc, #364]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800666e:	4313      	orrs	r3, r2
 8006670:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d109      	bne.n	800668c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6a1b      	ldr	r3, [r3, #32]
 800667c:	4618      	mov	r0, r3
 800667e:	f000 fd15 	bl	80070ac <RCC_SetFlashLatencyFromMSIRange>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d001      	beq.n	800668c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	e343      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800668c:	f000 fc4a 	bl	8006f24 <HAL_RCC_GetSysClockFreq>
 8006690:	4602      	mov	r2, r0
 8006692:	4b52      	ldr	r3, [pc, #328]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	091b      	lsrs	r3, r3, #4
 8006698:	f003 030f 	and.w	r3, r3, #15
 800669c:	4950      	ldr	r1, [pc, #320]	; (80067e0 <HAL_RCC_OscConfig+0x274>)
 800669e:	5ccb      	ldrb	r3, [r1, r3]
 80066a0:	f003 031f 	and.w	r3, r3, #31
 80066a4:	fa22 f303 	lsr.w	r3, r2, r3
 80066a8:	4a4e      	ldr	r2, [pc, #312]	; (80067e4 <HAL_RCC_OscConfig+0x278>)
 80066aa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80066ac:	4b4e      	ldr	r3, [pc, #312]	; (80067e8 <HAL_RCC_OscConfig+0x27c>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7fd fa81 	bl	8003bb8 <HAL_InitTick>
 80066b6:	4603      	mov	r3, r0
 80066b8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80066ba:	7bfb      	ldrb	r3, [r7, #15]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d052      	beq.n	8006766 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80066c0:	7bfb      	ldrb	r3, [r7, #15]
 80066c2:	e327      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d032      	beq.n	8006732 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80066cc:	4b43      	ldr	r3, [pc, #268]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a42      	ldr	r2, [pc, #264]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80066d2:	f043 0301 	orr.w	r3, r3, #1
 80066d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80066d8:	f7fd fabe 	bl	8003c58 <HAL_GetTick>
 80066dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066de:	e008      	b.n	80066f2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80066e0:	f7fd faba 	bl	8003c58 <HAL_GetTick>
 80066e4:	4602      	mov	r2, r0
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	1ad3      	subs	r3, r2, r3
 80066ea:	2b02      	cmp	r3, #2
 80066ec:	d901      	bls.n	80066f2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80066ee:	2303      	movs	r3, #3
 80066f0:	e310      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066f2:	4b3a      	ldr	r3, [pc, #232]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0302 	and.w	r3, r3, #2
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d0f0      	beq.n	80066e0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066fe:	4b37      	ldr	r3, [pc, #220]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a36      	ldr	r2, [pc, #216]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006704:	f043 0308 	orr.w	r3, r3, #8
 8006708:	6013      	str	r3, [r2, #0]
 800670a:	4b34      	ldr	r3, [pc, #208]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6a1b      	ldr	r3, [r3, #32]
 8006716:	4931      	ldr	r1, [pc, #196]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006718:	4313      	orrs	r3, r2
 800671a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800671c:	4b2f      	ldr	r3, [pc, #188]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	69db      	ldr	r3, [r3, #28]
 8006728:	021b      	lsls	r3, r3, #8
 800672a:	492c      	ldr	r1, [pc, #176]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800672c:	4313      	orrs	r3, r2
 800672e:	604b      	str	r3, [r1, #4]
 8006730:	e01a      	b.n	8006768 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006732:	4b2a      	ldr	r3, [pc, #168]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a29      	ldr	r2, [pc, #164]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006738:	f023 0301 	bic.w	r3, r3, #1
 800673c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800673e:	f7fd fa8b 	bl	8003c58 <HAL_GetTick>
 8006742:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006744:	e008      	b.n	8006758 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006746:	f7fd fa87 	bl	8003c58 <HAL_GetTick>
 800674a:	4602      	mov	r2, r0
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	2b02      	cmp	r3, #2
 8006752:	d901      	bls.n	8006758 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e2dd      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006758:	4b20      	ldr	r3, [pc, #128]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0302 	and.w	r3, r3, #2
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1f0      	bne.n	8006746 <HAL_RCC_OscConfig+0x1da>
 8006764:	e000      	b.n	8006768 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006766:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	2b00      	cmp	r3, #0
 8006772:	d074      	beq.n	800685e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006774:	69bb      	ldr	r3, [r7, #24]
 8006776:	2b08      	cmp	r3, #8
 8006778:	d005      	beq.n	8006786 <HAL_RCC_OscConfig+0x21a>
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	2b0c      	cmp	r3, #12
 800677e:	d10e      	bne.n	800679e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	2b03      	cmp	r3, #3
 8006784:	d10b      	bne.n	800679e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006786:	4b15      	ldr	r3, [pc, #84]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800678e:	2b00      	cmp	r3, #0
 8006790:	d064      	beq.n	800685c <HAL_RCC_OscConfig+0x2f0>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d160      	bne.n	800685c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e2ba      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067a6:	d106      	bne.n	80067b6 <HAL_RCC_OscConfig+0x24a>
 80067a8:	4b0c      	ldr	r3, [pc, #48]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a0b      	ldr	r2, [pc, #44]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80067ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067b2:	6013      	str	r3, [r2, #0]
 80067b4:	e026      	b.n	8006804 <HAL_RCC_OscConfig+0x298>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80067be:	d115      	bne.n	80067ec <HAL_RCC_OscConfig+0x280>
 80067c0:	4b06      	ldr	r3, [pc, #24]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a05      	ldr	r2, [pc, #20]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80067c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067ca:	6013      	str	r3, [r2, #0]
 80067cc:	4b03      	ldr	r3, [pc, #12]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a02      	ldr	r2, [pc, #8]	; (80067dc <HAL_RCC_OscConfig+0x270>)
 80067d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067d6:	6013      	str	r3, [r2, #0]
 80067d8:	e014      	b.n	8006804 <HAL_RCC_OscConfig+0x298>
 80067da:	bf00      	nop
 80067dc:	40021000 	.word	0x40021000
 80067e0:	0800e188 	.word	0x0800e188
 80067e4:	20000000 	.word	0x20000000
 80067e8:	20000104 	.word	0x20000104
 80067ec:	4ba0      	ldr	r3, [pc, #640]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a9f      	ldr	r2, [pc, #636]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80067f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067f6:	6013      	str	r3, [r2, #0]
 80067f8:	4b9d      	ldr	r3, [pc, #628]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a9c      	ldr	r2, [pc, #624]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80067fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006802:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	685b      	ldr	r3, [r3, #4]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d013      	beq.n	8006834 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800680c:	f7fd fa24 	bl	8003c58 <HAL_GetTick>
 8006810:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006812:	e008      	b.n	8006826 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006814:	f7fd fa20 	bl	8003c58 <HAL_GetTick>
 8006818:	4602      	mov	r2, r0
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	1ad3      	subs	r3, r2, r3
 800681e:	2b64      	cmp	r3, #100	; 0x64
 8006820:	d901      	bls.n	8006826 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006822:	2303      	movs	r3, #3
 8006824:	e276      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006826:	4b92      	ldr	r3, [pc, #584]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d0f0      	beq.n	8006814 <HAL_RCC_OscConfig+0x2a8>
 8006832:	e014      	b.n	800685e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006834:	f7fd fa10 	bl	8003c58 <HAL_GetTick>
 8006838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800683a:	e008      	b.n	800684e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800683c:	f7fd fa0c 	bl	8003c58 <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	2b64      	cmp	r3, #100	; 0x64
 8006848:	d901      	bls.n	800684e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e262      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800684e:	4b88      	ldr	r3, [pc, #544]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006856:	2b00      	cmp	r3, #0
 8006858:	d1f0      	bne.n	800683c <HAL_RCC_OscConfig+0x2d0>
 800685a:	e000      	b.n	800685e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800685c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0302 	and.w	r3, r3, #2
 8006866:	2b00      	cmp	r3, #0
 8006868:	d060      	beq.n	800692c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	2b04      	cmp	r3, #4
 800686e:	d005      	beq.n	800687c <HAL_RCC_OscConfig+0x310>
 8006870:	69bb      	ldr	r3, [r7, #24]
 8006872:	2b0c      	cmp	r3, #12
 8006874:	d119      	bne.n	80068aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	2b02      	cmp	r3, #2
 800687a:	d116      	bne.n	80068aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800687c:	4b7c      	ldr	r3, [pc, #496]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006884:	2b00      	cmp	r3, #0
 8006886:	d005      	beq.n	8006894 <HAL_RCC_OscConfig+0x328>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d101      	bne.n	8006894 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e23f      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006894:	4b76      	ldr	r3, [pc, #472]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	691b      	ldr	r3, [r3, #16]
 80068a0:	061b      	lsls	r3, r3, #24
 80068a2:	4973      	ldr	r1, [pc, #460]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80068a4:	4313      	orrs	r3, r2
 80068a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80068a8:	e040      	b.n	800692c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d023      	beq.n	80068fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068b2:	4b6f      	ldr	r3, [pc, #444]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a6e      	ldr	r2, [pc, #440]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80068b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068be:	f7fd f9cb 	bl	8003c58 <HAL_GetTick>
 80068c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80068c4:	e008      	b.n	80068d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068c6:	f7fd f9c7 	bl	8003c58 <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d901      	bls.n	80068d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e21d      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80068d8:	4b65      	ldr	r3, [pc, #404]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0f0      	beq.n	80068c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068e4:	4b62      	ldr	r3, [pc, #392]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	061b      	lsls	r3, r3, #24
 80068f2:	495f      	ldr	r1, [pc, #380]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80068f4:	4313      	orrs	r3, r2
 80068f6:	604b      	str	r3, [r1, #4]
 80068f8:	e018      	b.n	800692c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068fa:	4b5d      	ldr	r3, [pc, #372]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a5c      	ldr	r2, [pc, #368]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006900:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006904:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006906:	f7fd f9a7 	bl	8003c58 <HAL_GetTick>
 800690a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800690c:	e008      	b.n	8006920 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800690e:	f7fd f9a3 	bl	8003c58 <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	693b      	ldr	r3, [r7, #16]
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	2b02      	cmp	r3, #2
 800691a:	d901      	bls.n	8006920 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e1f9      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006920:	4b53      	ldr	r3, [pc, #332]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006928:	2b00      	cmp	r3, #0
 800692a:	d1f0      	bne.n	800690e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 0308 	and.w	r3, r3, #8
 8006934:	2b00      	cmp	r3, #0
 8006936:	d03c      	beq.n	80069b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	695b      	ldr	r3, [r3, #20]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d01c      	beq.n	800697a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006940:	4b4b      	ldr	r3, [pc, #300]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006942:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006946:	4a4a      	ldr	r2, [pc, #296]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006948:	f043 0301 	orr.w	r3, r3, #1
 800694c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006950:	f7fd f982 	bl	8003c58 <HAL_GetTick>
 8006954:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006956:	e008      	b.n	800696a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006958:	f7fd f97e 	bl	8003c58 <HAL_GetTick>
 800695c:	4602      	mov	r2, r0
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	2b02      	cmp	r3, #2
 8006964:	d901      	bls.n	800696a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006966:	2303      	movs	r3, #3
 8006968:	e1d4      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800696a:	4b41      	ldr	r3, [pc, #260]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 800696c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006970:	f003 0302 	and.w	r3, r3, #2
 8006974:	2b00      	cmp	r3, #0
 8006976:	d0ef      	beq.n	8006958 <HAL_RCC_OscConfig+0x3ec>
 8006978:	e01b      	b.n	80069b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800697a:	4b3d      	ldr	r3, [pc, #244]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 800697c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006980:	4a3b      	ldr	r2, [pc, #236]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006982:	f023 0301 	bic.w	r3, r3, #1
 8006986:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800698a:	f7fd f965 	bl	8003c58 <HAL_GetTick>
 800698e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006990:	e008      	b.n	80069a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006992:	f7fd f961 	bl	8003c58 <HAL_GetTick>
 8006996:	4602      	mov	r2, r0
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	2b02      	cmp	r3, #2
 800699e:	d901      	bls.n	80069a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e1b7      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80069a4:	4b32      	ldr	r3, [pc, #200]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80069a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80069aa:	f003 0302 	and.w	r3, r3, #2
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d1ef      	bne.n	8006992 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 0304 	and.w	r3, r3, #4
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	f000 80a6 	beq.w	8006b0c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069c0:	2300      	movs	r3, #0
 80069c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80069c4:	4b2a      	ldr	r3, [pc, #168]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80069c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d10d      	bne.n	80069ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069d0:	4b27      	ldr	r3, [pc, #156]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80069d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069d4:	4a26      	ldr	r2, [pc, #152]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80069d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069da:	6593      	str	r3, [r2, #88]	; 0x58
 80069dc:	4b24      	ldr	r3, [pc, #144]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 80069de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069e4:	60bb      	str	r3, [r7, #8]
 80069e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069e8:	2301      	movs	r3, #1
 80069ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80069ec:	4b21      	ldr	r3, [pc, #132]	; (8006a74 <HAL_RCC_OscConfig+0x508>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d118      	bne.n	8006a2a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80069f8:	4b1e      	ldr	r3, [pc, #120]	; (8006a74 <HAL_RCC_OscConfig+0x508>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a1d      	ldr	r2, [pc, #116]	; (8006a74 <HAL_RCC_OscConfig+0x508>)
 80069fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a04:	f7fd f928 	bl	8003c58 <HAL_GetTick>
 8006a08:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a0a:	e008      	b.n	8006a1e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a0c:	f7fd f924 	bl	8003c58 <HAL_GetTick>
 8006a10:	4602      	mov	r2, r0
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	1ad3      	subs	r3, r2, r3
 8006a16:	2b02      	cmp	r3, #2
 8006a18:	d901      	bls.n	8006a1e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006a1a:	2303      	movs	r3, #3
 8006a1c:	e17a      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a1e:	4b15      	ldr	r3, [pc, #84]	; (8006a74 <HAL_RCC_OscConfig+0x508>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d0f0      	beq.n	8006a0c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d108      	bne.n	8006a44 <HAL_RCC_OscConfig+0x4d8>
 8006a32:	4b0f      	ldr	r3, [pc, #60]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a38:	4a0d      	ldr	r2, [pc, #52]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006a3a:	f043 0301 	orr.w	r3, r3, #1
 8006a3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a42:	e029      	b.n	8006a98 <HAL_RCC_OscConfig+0x52c>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	2b05      	cmp	r3, #5
 8006a4a:	d115      	bne.n	8006a78 <HAL_RCC_OscConfig+0x50c>
 8006a4c:	4b08      	ldr	r3, [pc, #32]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a52:	4a07      	ldr	r2, [pc, #28]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006a54:	f043 0304 	orr.w	r3, r3, #4
 8006a58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a5c:	4b04      	ldr	r3, [pc, #16]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a62:	4a03      	ldr	r2, [pc, #12]	; (8006a70 <HAL_RCC_OscConfig+0x504>)
 8006a64:	f043 0301 	orr.w	r3, r3, #1
 8006a68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a6c:	e014      	b.n	8006a98 <HAL_RCC_OscConfig+0x52c>
 8006a6e:	bf00      	nop
 8006a70:	40021000 	.word	0x40021000
 8006a74:	40007000 	.word	0x40007000
 8006a78:	4b9c      	ldr	r3, [pc, #624]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a7e:	4a9b      	ldr	r2, [pc, #620]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006a80:	f023 0301 	bic.w	r3, r3, #1
 8006a84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006a88:	4b98      	ldr	r3, [pc, #608]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a8e:	4a97      	ldr	r2, [pc, #604]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006a90:	f023 0304 	bic.w	r3, r3, #4
 8006a94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d016      	beq.n	8006ace <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006aa0:	f7fd f8da 	bl	8003c58 <HAL_GetTick>
 8006aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006aa6:	e00a      	b.n	8006abe <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006aa8:	f7fd f8d6 	bl	8003c58 <HAL_GetTick>
 8006aac:	4602      	mov	r2, r0
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	1ad3      	subs	r3, r2, r3
 8006ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d901      	bls.n	8006abe <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e12a      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006abe:	4b8b      	ldr	r3, [pc, #556]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006ac0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ac4:	f003 0302 	and.w	r3, r3, #2
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d0ed      	beq.n	8006aa8 <HAL_RCC_OscConfig+0x53c>
 8006acc:	e015      	b.n	8006afa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ace:	f7fd f8c3 	bl	8003c58 <HAL_GetTick>
 8006ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ad4:	e00a      	b.n	8006aec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ad6:	f7fd f8bf 	bl	8003c58 <HAL_GetTick>
 8006ada:	4602      	mov	r2, r0
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	1ad3      	subs	r3, r2, r3
 8006ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d901      	bls.n	8006aec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006ae8:	2303      	movs	r3, #3
 8006aea:	e113      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006aec:	4b7f      	ldr	r3, [pc, #508]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006af2:	f003 0302 	and.w	r3, r3, #2
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1ed      	bne.n	8006ad6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006afa:	7ffb      	ldrb	r3, [r7, #31]
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d105      	bne.n	8006b0c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b00:	4b7a      	ldr	r3, [pc, #488]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b04:	4a79      	ldr	r2, [pc, #484]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006b06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b0a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 80fe 	beq.w	8006d12 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b1a:	2b02      	cmp	r3, #2
 8006b1c:	f040 80d0 	bne.w	8006cc0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006b20:	4b72      	ldr	r3, [pc, #456]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	f003 0203 	and.w	r2, r3, #3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d130      	bne.n	8006b96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b3e:	3b01      	subs	r3, #1
 8006b40:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d127      	bne.n	8006b96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b50:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d11f      	bne.n	8006b96 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b5c:	687a      	ldr	r2, [r7, #4]
 8006b5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006b60:	2a07      	cmp	r2, #7
 8006b62:	bf14      	ite	ne
 8006b64:	2201      	movne	r2, #1
 8006b66:	2200      	moveq	r2, #0
 8006b68:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d113      	bne.n	8006b96 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b78:	085b      	lsrs	r3, r3, #1
 8006b7a:	3b01      	subs	r3, #1
 8006b7c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d109      	bne.n	8006b96 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8c:	085b      	lsrs	r3, r3, #1
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d06e      	beq.n	8006c74 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006b96:	69bb      	ldr	r3, [r7, #24]
 8006b98:	2b0c      	cmp	r3, #12
 8006b9a:	d069      	beq.n	8006c70 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006b9c:	4b53      	ldr	r3, [pc, #332]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d105      	bne.n	8006bb4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006ba8:	4b50      	ldr	r3, [pc, #320]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d001      	beq.n	8006bb8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e0ad      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006bb8:	4b4c      	ldr	r3, [pc, #304]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a4b      	ldr	r2, [pc, #300]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006bbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006bc2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006bc4:	f7fd f848 	bl	8003c58 <HAL_GetTick>
 8006bc8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006bca:	e008      	b.n	8006bde <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bcc:	f7fd f844 	bl	8003c58 <HAL_GetTick>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	1ad3      	subs	r3, r2, r3
 8006bd6:	2b02      	cmp	r3, #2
 8006bd8:	d901      	bls.n	8006bde <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006bda:	2303      	movs	r3, #3
 8006bdc:	e09a      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006bde:	4b43      	ldr	r3, [pc, #268]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1f0      	bne.n	8006bcc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006bea:	4b40      	ldr	r3, [pc, #256]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006bec:	68da      	ldr	r2, [r3, #12]
 8006bee:	4b40      	ldr	r3, [pc, #256]	; (8006cf0 <HAL_RCC_OscConfig+0x784>)
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	687a      	ldr	r2, [r7, #4]
 8006bf4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006bfa:	3a01      	subs	r2, #1
 8006bfc:	0112      	lsls	r2, r2, #4
 8006bfe:	4311      	orrs	r1, r2
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006c04:	0212      	lsls	r2, r2, #8
 8006c06:	4311      	orrs	r1, r2
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006c0c:	0852      	lsrs	r2, r2, #1
 8006c0e:	3a01      	subs	r2, #1
 8006c10:	0552      	lsls	r2, r2, #21
 8006c12:	4311      	orrs	r1, r2
 8006c14:	687a      	ldr	r2, [r7, #4]
 8006c16:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006c18:	0852      	lsrs	r2, r2, #1
 8006c1a:	3a01      	subs	r2, #1
 8006c1c:	0652      	lsls	r2, r2, #25
 8006c1e:	4311      	orrs	r1, r2
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006c24:	0912      	lsrs	r2, r2, #4
 8006c26:	0452      	lsls	r2, r2, #17
 8006c28:	430a      	orrs	r2, r1
 8006c2a:	4930      	ldr	r1, [pc, #192]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006c30:	4b2e      	ldr	r3, [pc, #184]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a2d      	ldr	r2, [pc, #180]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006c36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c3a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006c3c:	4b2b      	ldr	r3, [pc, #172]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	4a2a      	ldr	r2, [pc, #168]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006c42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c46:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006c48:	f7fd f806 	bl	8003c58 <HAL_GetTick>
 8006c4c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c4e:	e008      	b.n	8006c62 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c50:	f7fd f802 	bl	8003c58 <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	2b02      	cmp	r3, #2
 8006c5c:	d901      	bls.n	8006c62 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006c5e:	2303      	movs	r3, #3
 8006c60:	e058      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c62:	4b22      	ldr	r3, [pc, #136]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d0f0      	beq.n	8006c50 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006c6e:	e050      	b.n	8006d12 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	e04f      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c74:	4b1d      	ldr	r3, [pc, #116]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d148      	bne.n	8006d12 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006c80:	4b1a      	ldr	r3, [pc, #104]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a19      	ldr	r2, [pc, #100]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006c86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c8a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006c8c:	4b17      	ldr	r3, [pc, #92]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	4a16      	ldr	r2, [pc, #88]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006c92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c96:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006c98:	f7fc ffde 	bl	8003c58 <HAL_GetTick>
 8006c9c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c9e:	e008      	b.n	8006cb2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ca0:	f7fc ffda 	bl	8003c58 <HAL_GetTick>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	2b02      	cmp	r3, #2
 8006cac:	d901      	bls.n	8006cb2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e030      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cb2:	4b0e      	ldr	r3, [pc, #56]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d0f0      	beq.n	8006ca0 <HAL_RCC_OscConfig+0x734>
 8006cbe:	e028      	b.n	8006d12 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	2b0c      	cmp	r3, #12
 8006cc4:	d023      	beq.n	8006d0e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cc6:	4b09      	ldr	r3, [pc, #36]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a08      	ldr	r2, [pc, #32]	; (8006cec <HAL_RCC_OscConfig+0x780>)
 8006ccc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006cd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cd2:	f7fc ffc1 	bl	8003c58 <HAL_GetTick>
 8006cd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006cd8:	e00c      	b.n	8006cf4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cda:	f7fc ffbd 	bl	8003c58 <HAL_GetTick>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	1ad3      	subs	r3, r2, r3
 8006ce4:	2b02      	cmp	r3, #2
 8006ce6:	d905      	bls.n	8006cf4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006ce8:	2303      	movs	r3, #3
 8006cea:	e013      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
 8006cec:	40021000 	.word	0x40021000
 8006cf0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006cf4:	4b09      	ldr	r3, [pc, #36]	; (8006d1c <HAL_RCC_OscConfig+0x7b0>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d1ec      	bne.n	8006cda <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006d00:	4b06      	ldr	r3, [pc, #24]	; (8006d1c <HAL_RCC_OscConfig+0x7b0>)
 8006d02:	68da      	ldr	r2, [r3, #12]
 8006d04:	4905      	ldr	r1, [pc, #20]	; (8006d1c <HAL_RCC_OscConfig+0x7b0>)
 8006d06:	4b06      	ldr	r3, [pc, #24]	; (8006d20 <HAL_RCC_OscConfig+0x7b4>)
 8006d08:	4013      	ands	r3, r2
 8006d0a:	60cb      	str	r3, [r1, #12]
 8006d0c:	e001      	b.n	8006d12 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e000      	b.n	8006d14 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3720      	adds	r7, #32
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}
 8006d1c:	40021000 	.word	0x40021000
 8006d20:	feeefffc 	.word	0xfeeefffc

08006d24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b084      	sub	sp, #16
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
 8006d2c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d101      	bne.n	8006d38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	e0e7      	b.n	8006f08 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006d38:	4b75      	ldr	r3, [pc, #468]	; (8006f10 <HAL_RCC_ClockConfig+0x1ec>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 0307 	and.w	r3, r3, #7
 8006d40:	683a      	ldr	r2, [r7, #0]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d910      	bls.n	8006d68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d46:	4b72      	ldr	r3, [pc, #456]	; (8006f10 <HAL_RCC_ClockConfig+0x1ec>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f023 0207 	bic.w	r2, r3, #7
 8006d4e:	4970      	ldr	r1, [pc, #448]	; (8006f10 <HAL_RCC_ClockConfig+0x1ec>)
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	4313      	orrs	r3, r2
 8006d54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d56:	4b6e      	ldr	r3, [pc, #440]	; (8006f10 <HAL_RCC_ClockConfig+0x1ec>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 0307 	and.w	r3, r3, #7
 8006d5e:	683a      	ldr	r2, [r7, #0]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d001      	beq.n	8006d68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e0cf      	b.n	8006f08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 0302 	and.w	r3, r3, #2
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d010      	beq.n	8006d96 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	689a      	ldr	r2, [r3, #8]
 8006d78:	4b66      	ldr	r3, [pc, #408]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d908      	bls.n	8006d96 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d84:	4b63      	ldr	r3, [pc, #396]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	4960      	ldr	r1, [pc, #384]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006d92:	4313      	orrs	r3, r2
 8006d94:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f003 0301 	and.w	r3, r3, #1
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d04c      	beq.n	8006e3c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	2b03      	cmp	r3, #3
 8006da8:	d107      	bne.n	8006dba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006daa:	4b5a      	ldr	r3, [pc, #360]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d121      	bne.n	8006dfa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e0a6      	b.n	8006f08 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	2b02      	cmp	r3, #2
 8006dc0:	d107      	bne.n	8006dd2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006dc2:	4b54      	ldr	r3, [pc, #336]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d115      	bne.n	8006dfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e09a      	b.n	8006f08 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	685b      	ldr	r3, [r3, #4]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d107      	bne.n	8006dea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006dda:	4b4e      	ldr	r3, [pc, #312]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f003 0302 	and.w	r3, r3, #2
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d109      	bne.n	8006dfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e08e      	b.n	8006f08 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006dea:	4b4a      	ldr	r3, [pc, #296]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d101      	bne.n	8006dfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	e086      	b.n	8006f08 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006dfa:	4b46      	ldr	r3, [pc, #280]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	f023 0203 	bic.w	r2, r3, #3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	4943      	ldr	r1, [pc, #268]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e0c:	f7fc ff24 	bl	8003c58 <HAL_GetTick>
 8006e10:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e12:	e00a      	b.n	8006e2a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e14:	f7fc ff20 	bl	8003c58 <HAL_GetTick>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d901      	bls.n	8006e2a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006e26:	2303      	movs	r3, #3
 8006e28:	e06e      	b.n	8006f08 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e2a:	4b3a      	ldr	r3, [pc, #232]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	f003 020c 	and.w	r2, r3, #12
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d1eb      	bne.n	8006e14 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0302 	and.w	r3, r3, #2
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d010      	beq.n	8006e6a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	689a      	ldr	r2, [r3, #8]
 8006e4c:	4b31      	ldr	r3, [pc, #196]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d208      	bcs.n	8006e6a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e58:	4b2e      	ldr	r3, [pc, #184]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	492b      	ldr	r1, [pc, #172]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006e66:	4313      	orrs	r3, r2
 8006e68:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e6a:	4b29      	ldr	r3, [pc, #164]	; (8006f10 <HAL_RCC_ClockConfig+0x1ec>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0307 	and.w	r3, r3, #7
 8006e72:	683a      	ldr	r2, [r7, #0]
 8006e74:	429a      	cmp	r2, r3
 8006e76:	d210      	bcs.n	8006e9a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e78:	4b25      	ldr	r3, [pc, #148]	; (8006f10 <HAL_RCC_ClockConfig+0x1ec>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f023 0207 	bic.w	r2, r3, #7
 8006e80:	4923      	ldr	r1, [pc, #140]	; (8006f10 <HAL_RCC_ClockConfig+0x1ec>)
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e88:	4b21      	ldr	r3, [pc, #132]	; (8006f10 <HAL_RCC_ClockConfig+0x1ec>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 0307 	and.w	r3, r3, #7
 8006e90:	683a      	ldr	r2, [r7, #0]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d001      	beq.n	8006e9a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e036      	b.n	8006f08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 0304 	and.w	r3, r3, #4
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d008      	beq.n	8006eb8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ea6:	4b1b      	ldr	r3, [pc, #108]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	4918      	ldr	r1, [pc, #96]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 0308 	and.w	r3, r3, #8
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d009      	beq.n	8006ed8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ec4:	4b13      	ldr	r3, [pc, #76]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	691b      	ldr	r3, [r3, #16]
 8006ed0:	00db      	lsls	r3, r3, #3
 8006ed2:	4910      	ldr	r1, [pc, #64]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006ed8:	f000 f824 	bl	8006f24 <HAL_RCC_GetSysClockFreq>
 8006edc:	4602      	mov	r2, r0
 8006ede:	4b0d      	ldr	r3, [pc, #52]	; (8006f14 <HAL_RCC_ClockConfig+0x1f0>)
 8006ee0:	689b      	ldr	r3, [r3, #8]
 8006ee2:	091b      	lsrs	r3, r3, #4
 8006ee4:	f003 030f 	and.w	r3, r3, #15
 8006ee8:	490b      	ldr	r1, [pc, #44]	; (8006f18 <HAL_RCC_ClockConfig+0x1f4>)
 8006eea:	5ccb      	ldrb	r3, [r1, r3]
 8006eec:	f003 031f 	and.w	r3, r3, #31
 8006ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8006ef4:	4a09      	ldr	r2, [pc, #36]	; (8006f1c <HAL_RCC_ClockConfig+0x1f8>)
 8006ef6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006ef8:	4b09      	ldr	r3, [pc, #36]	; (8006f20 <HAL_RCC_ClockConfig+0x1fc>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7fc fe5b 	bl	8003bb8 <HAL_InitTick>
 8006f02:	4603      	mov	r3, r0
 8006f04:	72fb      	strb	r3, [r7, #11]

  return status;
 8006f06:	7afb      	ldrb	r3, [r7, #11]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3710      	adds	r7, #16
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	40022000 	.word	0x40022000
 8006f14:	40021000 	.word	0x40021000
 8006f18:	0800e188 	.word	0x0800e188
 8006f1c:	20000000 	.word	0x20000000
 8006f20:	20000104 	.word	0x20000104

08006f24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b089      	sub	sp, #36	; 0x24
 8006f28:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	61fb      	str	r3, [r7, #28]
 8006f2e:	2300      	movs	r3, #0
 8006f30:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f32:	4b3e      	ldr	r3, [pc, #248]	; (800702c <HAL_RCC_GetSysClockFreq+0x108>)
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	f003 030c 	and.w	r3, r3, #12
 8006f3a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f3c:	4b3b      	ldr	r3, [pc, #236]	; (800702c <HAL_RCC_GetSysClockFreq+0x108>)
 8006f3e:	68db      	ldr	r3, [r3, #12]
 8006f40:	f003 0303 	and.w	r3, r3, #3
 8006f44:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d005      	beq.n	8006f58 <HAL_RCC_GetSysClockFreq+0x34>
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	2b0c      	cmp	r3, #12
 8006f50:	d121      	bne.n	8006f96 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d11e      	bne.n	8006f96 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006f58:	4b34      	ldr	r3, [pc, #208]	; (800702c <HAL_RCC_GetSysClockFreq+0x108>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f003 0308 	and.w	r3, r3, #8
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d107      	bne.n	8006f74 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006f64:	4b31      	ldr	r3, [pc, #196]	; (800702c <HAL_RCC_GetSysClockFreq+0x108>)
 8006f66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f6a:	0a1b      	lsrs	r3, r3, #8
 8006f6c:	f003 030f 	and.w	r3, r3, #15
 8006f70:	61fb      	str	r3, [r7, #28]
 8006f72:	e005      	b.n	8006f80 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006f74:	4b2d      	ldr	r3, [pc, #180]	; (800702c <HAL_RCC_GetSysClockFreq+0x108>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	091b      	lsrs	r3, r3, #4
 8006f7a:	f003 030f 	and.w	r3, r3, #15
 8006f7e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006f80:	4a2b      	ldr	r2, [pc, #172]	; (8007030 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006f82:	69fb      	ldr	r3, [r7, #28]
 8006f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f88:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d10d      	bne.n	8006fac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006f90:	69fb      	ldr	r3, [r7, #28]
 8006f92:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f94:	e00a      	b.n	8006fac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	2b04      	cmp	r3, #4
 8006f9a:	d102      	bne.n	8006fa2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006f9c:	4b25      	ldr	r3, [pc, #148]	; (8007034 <HAL_RCC_GetSysClockFreq+0x110>)
 8006f9e:	61bb      	str	r3, [r7, #24]
 8006fa0:	e004      	b.n	8006fac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	2b08      	cmp	r3, #8
 8006fa6:	d101      	bne.n	8006fac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006fa8:	4b23      	ldr	r3, [pc, #140]	; (8007038 <HAL_RCC_GetSysClockFreq+0x114>)
 8006faa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	2b0c      	cmp	r3, #12
 8006fb0:	d134      	bne.n	800701c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006fb2:	4b1e      	ldr	r3, [pc, #120]	; (800702c <HAL_RCC_GetSysClockFreq+0x108>)
 8006fb4:	68db      	ldr	r3, [r3, #12]
 8006fb6:	f003 0303 	and.w	r3, r3, #3
 8006fba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	2b02      	cmp	r3, #2
 8006fc0:	d003      	beq.n	8006fca <HAL_RCC_GetSysClockFreq+0xa6>
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	2b03      	cmp	r3, #3
 8006fc6:	d003      	beq.n	8006fd0 <HAL_RCC_GetSysClockFreq+0xac>
 8006fc8:	e005      	b.n	8006fd6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006fca:	4b1a      	ldr	r3, [pc, #104]	; (8007034 <HAL_RCC_GetSysClockFreq+0x110>)
 8006fcc:	617b      	str	r3, [r7, #20]
      break;
 8006fce:	e005      	b.n	8006fdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006fd0:	4b19      	ldr	r3, [pc, #100]	; (8007038 <HAL_RCC_GetSysClockFreq+0x114>)
 8006fd2:	617b      	str	r3, [r7, #20]
      break;
 8006fd4:	e002      	b.n	8006fdc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	617b      	str	r3, [r7, #20]
      break;
 8006fda:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006fdc:	4b13      	ldr	r3, [pc, #76]	; (800702c <HAL_RCC_GetSysClockFreq+0x108>)
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	091b      	lsrs	r3, r3, #4
 8006fe2:	f003 0307 	and.w	r3, r3, #7
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006fea:	4b10      	ldr	r3, [pc, #64]	; (800702c <HAL_RCC_GetSysClockFreq+0x108>)
 8006fec:	68db      	ldr	r3, [r3, #12]
 8006fee:	0a1b      	lsrs	r3, r3, #8
 8006ff0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	fb03 f202 	mul.w	r2, r3, r2
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007000:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007002:	4b0a      	ldr	r3, [pc, #40]	; (800702c <HAL_RCC_GetSysClockFreq+0x108>)
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	0e5b      	lsrs	r3, r3, #25
 8007008:	f003 0303 	and.w	r3, r3, #3
 800700c:	3301      	adds	r3, #1
 800700e:	005b      	lsls	r3, r3, #1
 8007010:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	fbb2 f3f3 	udiv	r3, r2, r3
 800701a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800701c:	69bb      	ldr	r3, [r7, #24]
}
 800701e:	4618      	mov	r0, r3
 8007020:	3724      	adds	r7, #36	; 0x24
 8007022:	46bd      	mov	sp, r7
 8007024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007028:	4770      	bx	lr
 800702a:	bf00      	nop
 800702c:	40021000 	.word	0x40021000
 8007030:	0800e1a0 	.word	0x0800e1a0
 8007034:	00f42400 	.word	0x00f42400
 8007038:	007a1200 	.word	0x007a1200

0800703c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800703c:	b480      	push	{r7}
 800703e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007040:	4b03      	ldr	r3, [pc, #12]	; (8007050 <HAL_RCC_GetHCLKFreq+0x14>)
 8007042:	681b      	ldr	r3, [r3, #0]
}
 8007044:	4618      	mov	r0, r3
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop
 8007050:	20000000 	.word	0x20000000

08007054 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007058:	f7ff fff0 	bl	800703c <HAL_RCC_GetHCLKFreq>
 800705c:	4602      	mov	r2, r0
 800705e:	4b06      	ldr	r3, [pc, #24]	; (8007078 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	0a1b      	lsrs	r3, r3, #8
 8007064:	f003 0307 	and.w	r3, r3, #7
 8007068:	4904      	ldr	r1, [pc, #16]	; (800707c <HAL_RCC_GetPCLK1Freq+0x28>)
 800706a:	5ccb      	ldrb	r3, [r1, r3]
 800706c:	f003 031f 	and.w	r3, r3, #31
 8007070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007074:	4618      	mov	r0, r3
 8007076:	bd80      	pop	{r7, pc}
 8007078:	40021000 	.word	0x40021000
 800707c:	0800e198 	.word	0x0800e198

08007080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007084:	f7ff ffda 	bl	800703c <HAL_RCC_GetHCLKFreq>
 8007088:	4602      	mov	r2, r0
 800708a:	4b06      	ldr	r3, [pc, #24]	; (80070a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	0adb      	lsrs	r3, r3, #11
 8007090:	f003 0307 	and.w	r3, r3, #7
 8007094:	4904      	ldr	r1, [pc, #16]	; (80070a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007096:	5ccb      	ldrb	r3, [r1, r3]
 8007098:	f003 031f 	and.w	r3, r3, #31
 800709c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	40021000 	.word	0x40021000
 80070a8:	0800e198 	.word	0x0800e198

080070ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b086      	sub	sp, #24
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80070b4:	2300      	movs	r3, #0
 80070b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80070b8:	4b2a      	ldr	r3, [pc, #168]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d003      	beq.n	80070cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80070c4:	f7ff f9ee 	bl	80064a4 <HAL_PWREx_GetVoltageRange>
 80070c8:	6178      	str	r0, [r7, #20]
 80070ca:	e014      	b.n	80070f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80070cc:	4b25      	ldr	r3, [pc, #148]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070d0:	4a24      	ldr	r2, [pc, #144]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070d6:	6593      	str	r3, [r2, #88]	; 0x58
 80070d8:	4b22      	ldr	r3, [pc, #136]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070e0:	60fb      	str	r3, [r7, #12]
 80070e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80070e4:	f7ff f9de 	bl	80064a4 <HAL_PWREx_GetVoltageRange>
 80070e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80070ea:	4b1e      	ldr	r3, [pc, #120]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070ee:	4a1d      	ldr	r2, [pc, #116]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070f4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070fc:	d10b      	bne.n	8007116 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2b80      	cmp	r3, #128	; 0x80
 8007102:	d919      	bls.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2ba0      	cmp	r3, #160	; 0xa0
 8007108:	d902      	bls.n	8007110 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800710a:	2302      	movs	r3, #2
 800710c:	613b      	str	r3, [r7, #16]
 800710e:	e013      	b.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007110:	2301      	movs	r3, #1
 8007112:	613b      	str	r3, [r7, #16]
 8007114:	e010      	b.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2b80      	cmp	r3, #128	; 0x80
 800711a:	d902      	bls.n	8007122 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800711c:	2303      	movs	r3, #3
 800711e:	613b      	str	r3, [r7, #16]
 8007120:	e00a      	b.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2b80      	cmp	r3, #128	; 0x80
 8007126:	d102      	bne.n	800712e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007128:	2302      	movs	r3, #2
 800712a:	613b      	str	r3, [r7, #16]
 800712c:	e004      	b.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2b70      	cmp	r3, #112	; 0x70
 8007132:	d101      	bne.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007134:	2301      	movs	r3, #1
 8007136:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007138:	4b0b      	ldr	r3, [pc, #44]	; (8007168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f023 0207 	bic.w	r2, r3, #7
 8007140:	4909      	ldr	r1, [pc, #36]	; (8007168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	4313      	orrs	r3, r2
 8007146:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007148:	4b07      	ldr	r3, [pc, #28]	; (8007168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0307 	and.w	r3, r3, #7
 8007150:	693a      	ldr	r2, [r7, #16]
 8007152:	429a      	cmp	r2, r3
 8007154:	d001      	beq.n	800715a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	e000      	b.n	800715c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800715a:	2300      	movs	r3, #0
}
 800715c:	4618      	mov	r0, r3
 800715e:	3718      	adds	r7, #24
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}
 8007164:	40021000 	.word	0x40021000
 8007168:	40022000 	.word	0x40022000

0800716c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b086      	sub	sp, #24
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007174:	2300      	movs	r3, #0
 8007176:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007178:	2300      	movs	r3, #0
 800717a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007184:	2b00      	cmp	r3, #0
 8007186:	d041      	beq.n	800720c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800718c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007190:	d02a      	beq.n	80071e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007192:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007196:	d824      	bhi.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007198:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800719c:	d008      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800719e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80071a2:	d81e      	bhi.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d00a      	beq.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x52>
 80071a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071ac:	d010      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80071ae:	e018      	b.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80071b0:	4b86      	ldr	r3, [pc, #536]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	4a85      	ldr	r2, [pc, #532]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80071bc:	e015      	b.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	3304      	adds	r3, #4
 80071c2:	2100      	movs	r1, #0
 80071c4:	4618      	mov	r0, r3
 80071c6:	f000 fabb 	bl	8007740 <RCCEx_PLLSAI1_Config>
 80071ca:	4603      	mov	r3, r0
 80071cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80071ce:	e00c      	b.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	3320      	adds	r3, #32
 80071d4:	2100      	movs	r1, #0
 80071d6:	4618      	mov	r0, r3
 80071d8:	f000 fba6 	bl	8007928 <RCCEx_PLLSAI2_Config>
 80071dc:	4603      	mov	r3, r0
 80071de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80071e0:	e003      	b.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	74fb      	strb	r3, [r7, #19]
      break;
 80071e6:	e000      	b.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80071e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071ea:	7cfb      	ldrb	r3, [r7, #19]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d10b      	bne.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071f0:	4b76      	ldr	r3, [pc, #472]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80071f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071f6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071fe:	4973      	ldr	r1, [pc, #460]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007200:	4313      	orrs	r3, r2
 8007202:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007206:	e001      	b.n	800720c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007208:	7cfb      	ldrb	r3, [r7, #19]
 800720a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007214:	2b00      	cmp	r3, #0
 8007216:	d041      	beq.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800721c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007220:	d02a      	beq.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8007222:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007226:	d824      	bhi.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007228:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800722c:	d008      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800722e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007232:	d81e      	bhi.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007234:	2b00      	cmp	r3, #0
 8007236:	d00a      	beq.n	800724e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8007238:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800723c:	d010      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800723e:	e018      	b.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007240:	4b62      	ldr	r3, [pc, #392]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	4a61      	ldr	r2, [pc, #388]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007246:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800724a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800724c:	e015      	b.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	3304      	adds	r3, #4
 8007252:	2100      	movs	r1, #0
 8007254:	4618      	mov	r0, r3
 8007256:	f000 fa73 	bl	8007740 <RCCEx_PLLSAI1_Config>
 800725a:	4603      	mov	r3, r0
 800725c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800725e:	e00c      	b.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	3320      	adds	r3, #32
 8007264:	2100      	movs	r1, #0
 8007266:	4618      	mov	r0, r3
 8007268:	f000 fb5e 	bl	8007928 <RCCEx_PLLSAI2_Config>
 800726c:	4603      	mov	r3, r0
 800726e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007270:	e003      	b.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	74fb      	strb	r3, [r7, #19]
      break;
 8007276:	e000      	b.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8007278:	bf00      	nop
    }

    if(ret == HAL_OK)
 800727a:	7cfb      	ldrb	r3, [r7, #19]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d10b      	bne.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007280:	4b52      	ldr	r3, [pc, #328]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007286:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800728e:	494f      	ldr	r1, [pc, #316]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007290:	4313      	orrs	r3, r2
 8007292:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007296:	e001      	b.n	800729c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007298:	7cfb      	ldrb	r3, [r7, #19]
 800729a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f000 80a0 	beq.w	80073ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072aa:	2300      	movs	r3, #0
 80072ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80072ae:	4b47      	ldr	r3, [pc, #284]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d101      	bne.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x152>
 80072ba:	2301      	movs	r3, #1
 80072bc:	e000      	b.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80072be:	2300      	movs	r3, #0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d00d      	beq.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072c4:	4b41      	ldr	r3, [pc, #260]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072c8:	4a40      	ldr	r2, [pc, #256]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072ce:	6593      	str	r3, [r2, #88]	; 0x58
 80072d0:	4b3e      	ldr	r3, [pc, #248]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072d8:	60bb      	str	r3, [r7, #8]
 80072da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072dc:	2301      	movs	r3, #1
 80072de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072e0:	4b3b      	ldr	r3, [pc, #236]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a3a      	ldr	r2, [pc, #232]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80072e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072ec:	f7fc fcb4 	bl	8003c58 <HAL_GetTick>
 80072f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80072f2:	e009      	b.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072f4:	f7fc fcb0 	bl	8003c58 <HAL_GetTick>
 80072f8:	4602      	mov	r2, r0
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	1ad3      	subs	r3, r2, r3
 80072fe:	2b02      	cmp	r3, #2
 8007300:	d902      	bls.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007302:	2303      	movs	r3, #3
 8007304:	74fb      	strb	r3, [r7, #19]
        break;
 8007306:	e005      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007308:	4b31      	ldr	r3, [pc, #196]	; (80073d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007310:	2b00      	cmp	r3, #0
 8007312:	d0ef      	beq.n	80072f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007314:	7cfb      	ldrb	r3, [r7, #19]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d15c      	bne.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800731a:	4b2c      	ldr	r3, [pc, #176]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800731c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007320:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007324:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007326:	697b      	ldr	r3, [r7, #20]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d01f      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	429a      	cmp	r2, r3
 8007336:	d019      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007338:	4b24      	ldr	r3, [pc, #144]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800733a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800733e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007342:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007344:	4b21      	ldr	r3, [pc, #132]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800734a:	4a20      	ldr	r2, [pc, #128]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800734c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007350:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007354:	4b1d      	ldr	r3, [pc, #116]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800735a:	4a1c      	ldr	r2, [pc, #112]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800735c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007360:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007364:	4a19      	ldr	r2, [pc, #100]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	f003 0301 	and.w	r3, r3, #1
 8007372:	2b00      	cmp	r3, #0
 8007374:	d016      	beq.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007376:	f7fc fc6f 	bl	8003c58 <HAL_GetTick>
 800737a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800737c:	e00b      	b.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800737e:	f7fc fc6b 	bl	8003c58 <HAL_GetTick>
 8007382:	4602      	mov	r2, r0
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	f241 3288 	movw	r2, #5000	; 0x1388
 800738c:	4293      	cmp	r3, r2
 800738e:	d902      	bls.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007390:	2303      	movs	r3, #3
 8007392:	74fb      	strb	r3, [r7, #19]
            break;
 8007394:	e006      	b.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007396:	4b0d      	ldr	r3, [pc, #52]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800739c:	f003 0302 	and.w	r3, r3, #2
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d0ec      	beq.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80073a4:	7cfb      	ldrb	r3, [r7, #19]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d10c      	bne.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80073aa:	4b08      	ldr	r3, [pc, #32]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073ba:	4904      	ldr	r1, [pc, #16]	; (80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073bc:	4313      	orrs	r3, r2
 80073be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80073c2:	e009      	b.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80073c4:	7cfb      	ldrb	r3, [r7, #19]
 80073c6:	74bb      	strb	r3, [r7, #18]
 80073c8:	e006      	b.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80073ca:	bf00      	nop
 80073cc:	40021000 	.word	0x40021000
 80073d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073d4:	7cfb      	ldrb	r3, [r7, #19]
 80073d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80073d8:	7c7b      	ldrb	r3, [r7, #17]
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d105      	bne.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073de:	4b9e      	ldr	r3, [pc, #632]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073e2:	4a9d      	ldr	r2, [pc, #628]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073e8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 0301 	and.w	r3, r3, #1
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d00a      	beq.n	800740c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073f6:	4b98      	ldr	r3, [pc, #608]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073fc:	f023 0203 	bic.w	r2, r3, #3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007404:	4994      	ldr	r1, [pc, #592]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007406:	4313      	orrs	r3, r2
 8007408:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f003 0302 	and.w	r3, r3, #2
 8007414:	2b00      	cmp	r3, #0
 8007416:	d00a      	beq.n	800742e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007418:	4b8f      	ldr	r3, [pc, #572]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800741a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800741e:	f023 020c 	bic.w	r2, r3, #12
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007426:	498c      	ldr	r1, [pc, #560]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007428:	4313      	orrs	r3, r2
 800742a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 0304 	and.w	r3, r3, #4
 8007436:	2b00      	cmp	r3, #0
 8007438:	d00a      	beq.n	8007450 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800743a:	4b87      	ldr	r3, [pc, #540]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800743c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007440:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007448:	4983      	ldr	r1, [pc, #524]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800744a:	4313      	orrs	r3, r2
 800744c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f003 0308 	and.w	r3, r3, #8
 8007458:	2b00      	cmp	r3, #0
 800745a:	d00a      	beq.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800745c:	4b7e      	ldr	r3, [pc, #504]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800745e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007462:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800746a:	497b      	ldr	r1, [pc, #492]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800746c:	4313      	orrs	r3, r2
 800746e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f003 0310 	and.w	r3, r3, #16
 800747a:	2b00      	cmp	r3, #0
 800747c:	d00a      	beq.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800747e:	4b76      	ldr	r3, [pc, #472]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007480:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007484:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800748c:	4972      	ldr	r1, [pc, #456]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800748e:	4313      	orrs	r3, r2
 8007490:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0320 	and.w	r3, r3, #32
 800749c:	2b00      	cmp	r3, #0
 800749e:	d00a      	beq.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80074a0:	4b6d      	ldr	r3, [pc, #436]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074a6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ae:	496a      	ldr	r1, [pc, #424]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074b0:	4313      	orrs	r3, r2
 80074b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d00a      	beq.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80074c2:	4b65      	ldr	r3, [pc, #404]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074d0:	4961      	ldr	r1, [pc, #388]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074d2:	4313      	orrs	r3, r2
 80074d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d00a      	beq.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80074e4:	4b5c      	ldr	r3, [pc, #368]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074f2:	4959      	ldr	r1, [pc, #356]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074f4:	4313      	orrs	r3, r2
 80074f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007502:	2b00      	cmp	r3, #0
 8007504:	d00a      	beq.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007506:	4b54      	ldr	r3, [pc, #336]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007508:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800750c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007514:	4950      	ldr	r1, [pc, #320]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007516:	4313      	orrs	r3, r2
 8007518:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00a      	beq.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007528:	4b4b      	ldr	r3, [pc, #300]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800752a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800752e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007536:	4948      	ldr	r1, [pc, #288]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007538:	4313      	orrs	r3, r2
 800753a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00a      	beq.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800754a:	4b43      	ldr	r3, [pc, #268]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800754c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007550:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007558:	493f      	ldr	r1, [pc, #252]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800755a:	4313      	orrs	r3, r2
 800755c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007568:	2b00      	cmp	r3, #0
 800756a:	d028      	beq.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800756c:	4b3a      	ldr	r3, [pc, #232]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800756e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007572:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800757a:	4937      	ldr	r1, [pc, #220]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800757c:	4313      	orrs	r3, r2
 800757e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007586:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800758a:	d106      	bne.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800758c:	4b32      	ldr	r3, [pc, #200]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800758e:	68db      	ldr	r3, [r3, #12]
 8007590:	4a31      	ldr	r2, [pc, #196]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007592:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007596:	60d3      	str	r3, [r2, #12]
 8007598:	e011      	b.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800759e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80075a2:	d10c      	bne.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	3304      	adds	r3, #4
 80075a8:	2101      	movs	r1, #1
 80075aa:	4618      	mov	r0, r3
 80075ac:	f000 f8c8 	bl	8007740 <RCCEx_PLLSAI1_Config>
 80075b0:	4603      	mov	r3, r0
 80075b2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80075b4:	7cfb      	ldrb	r3, [r7, #19]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d001      	beq.n	80075be <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80075ba:	7cfb      	ldrb	r3, [r7, #19]
 80075bc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d028      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80075ca:	4b23      	ldr	r3, [pc, #140]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075d0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075d8:	491f      	ldr	r1, [pc, #124]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075da:	4313      	orrs	r3, r2
 80075dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075e8:	d106      	bne.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075ea:	4b1b      	ldr	r3, [pc, #108]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	4a1a      	ldr	r2, [pc, #104]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075f4:	60d3      	str	r3, [r2, #12]
 80075f6:	e011      	b.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007600:	d10c      	bne.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	3304      	adds	r3, #4
 8007606:	2101      	movs	r1, #1
 8007608:	4618      	mov	r0, r3
 800760a:	f000 f899 	bl	8007740 <RCCEx_PLLSAI1_Config>
 800760e:	4603      	mov	r3, r0
 8007610:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007612:	7cfb      	ldrb	r3, [r7, #19]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d001      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007618:	7cfb      	ldrb	r3, [r7, #19]
 800761a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007624:	2b00      	cmp	r3, #0
 8007626:	d02b      	beq.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007628:	4b0b      	ldr	r3, [pc, #44]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800762a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800762e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007636:	4908      	ldr	r1, [pc, #32]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007638:	4313      	orrs	r3, r2
 800763a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007642:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007646:	d109      	bne.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007648:	4b03      	ldr	r3, [pc, #12]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	4a02      	ldr	r2, [pc, #8]	; (8007658 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800764e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007652:	60d3      	str	r3, [r2, #12]
 8007654:	e014      	b.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8007656:	bf00      	nop
 8007658:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007660:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007664:	d10c      	bne.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	3304      	adds	r3, #4
 800766a:	2101      	movs	r1, #1
 800766c:	4618      	mov	r0, r3
 800766e:	f000 f867 	bl	8007740 <RCCEx_PLLSAI1_Config>
 8007672:	4603      	mov	r3, r0
 8007674:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007676:	7cfb      	ldrb	r3, [r7, #19]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d001      	beq.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800767c:	7cfb      	ldrb	r3, [r7, #19]
 800767e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007688:	2b00      	cmp	r3, #0
 800768a:	d02f      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800768c:	4b2b      	ldr	r3, [pc, #172]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800768e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007692:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800769a:	4928      	ldr	r1, [pc, #160]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800769c:	4313      	orrs	r3, r2
 800769e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80076aa:	d10d      	bne.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	3304      	adds	r3, #4
 80076b0:	2102      	movs	r1, #2
 80076b2:	4618      	mov	r0, r3
 80076b4:	f000 f844 	bl	8007740 <RCCEx_PLLSAI1_Config>
 80076b8:	4603      	mov	r3, r0
 80076ba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80076bc:	7cfb      	ldrb	r3, [r7, #19]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d014      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80076c2:	7cfb      	ldrb	r3, [r7, #19]
 80076c4:	74bb      	strb	r3, [r7, #18]
 80076c6:	e011      	b.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076d0:	d10c      	bne.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	3320      	adds	r3, #32
 80076d6:	2102      	movs	r1, #2
 80076d8:	4618      	mov	r0, r3
 80076da:	f000 f925 	bl	8007928 <RCCEx_PLLSAI2_Config>
 80076de:	4603      	mov	r3, r0
 80076e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80076e2:	7cfb      	ldrb	r3, [r7, #19]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d001      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80076e8:	7cfb      	ldrb	r3, [r7, #19]
 80076ea:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d00a      	beq.n	800770e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80076f8:	4b10      	ldr	r3, [pc, #64]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80076fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076fe:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007706:	490d      	ldr	r1, [pc, #52]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007708:	4313      	orrs	r3, r2
 800770a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00b      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800771a:	4b08      	ldr	r3, [pc, #32]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800771c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007720:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800772a:	4904      	ldr	r1, [pc, #16]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800772c:	4313      	orrs	r3, r2
 800772e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007732:	7cbb      	ldrb	r3, [r7, #18]
}
 8007734:	4618      	mov	r0, r3
 8007736:	3718      	adds	r7, #24
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}
 800773c:	40021000 	.word	0x40021000

08007740 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800774a:	2300      	movs	r3, #0
 800774c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800774e:	4b75      	ldr	r3, [pc, #468]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	f003 0303 	and.w	r3, r3, #3
 8007756:	2b00      	cmp	r3, #0
 8007758:	d018      	beq.n	800778c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800775a:	4b72      	ldr	r3, [pc, #456]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 800775c:	68db      	ldr	r3, [r3, #12]
 800775e:	f003 0203 	and.w	r2, r3, #3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	429a      	cmp	r2, r3
 8007768:	d10d      	bne.n	8007786 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
       ||
 800776e:	2b00      	cmp	r3, #0
 8007770:	d009      	beq.n	8007786 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007772:	4b6c      	ldr	r3, [pc, #432]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007774:	68db      	ldr	r3, [r3, #12]
 8007776:	091b      	lsrs	r3, r3, #4
 8007778:	f003 0307 	and.w	r3, r3, #7
 800777c:	1c5a      	adds	r2, r3, #1
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	685b      	ldr	r3, [r3, #4]
       ||
 8007782:	429a      	cmp	r2, r3
 8007784:	d047      	beq.n	8007816 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	73fb      	strb	r3, [r7, #15]
 800778a:	e044      	b.n	8007816 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2b03      	cmp	r3, #3
 8007792:	d018      	beq.n	80077c6 <RCCEx_PLLSAI1_Config+0x86>
 8007794:	2b03      	cmp	r3, #3
 8007796:	d825      	bhi.n	80077e4 <RCCEx_PLLSAI1_Config+0xa4>
 8007798:	2b01      	cmp	r3, #1
 800779a:	d002      	beq.n	80077a2 <RCCEx_PLLSAI1_Config+0x62>
 800779c:	2b02      	cmp	r3, #2
 800779e:	d009      	beq.n	80077b4 <RCCEx_PLLSAI1_Config+0x74>
 80077a0:	e020      	b.n	80077e4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80077a2:	4b60      	ldr	r3, [pc, #384]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f003 0302 	and.w	r3, r3, #2
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d11d      	bne.n	80077ea <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80077b2:	e01a      	b.n	80077ea <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80077b4:	4b5b      	ldr	r3, [pc, #364]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d116      	bne.n	80077ee <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80077c4:	e013      	b.n	80077ee <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80077c6:	4b57      	ldr	r3, [pc, #348]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d10f      	bne.n	80077f2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80077d2:	4b54      	ldr	r3, [pc, #336]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d109      	bne.n	80077f2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80077e2:	e006      	b.n	80077f2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	73fb      	strb	r3, [r7, #15]
      break;
 80077e8:	e004      	b.n	80077f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80077ea:	bf00      	nop
 80077ec:	e002      	b.n	80077f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80077ee:	bf00      	nop
 80077f0:	e000      	b.n	80077f4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80077f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80077f4:	7bfb      	ldrb	r3, [r7, #15]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10d      	bne.n	8007816 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80077fa:	4b4a      	ldr	r3, [pc, #296]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6819      	ldr	r1, [r3, #0]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	3b01      	subs	r3, #1
 800780c:	011b      	lsls	r3, r3, #4
 800780e:	430b      	orrs	r3, r1
 8007810:	4944      	ldr	r1, [pc, #272]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007812:	4313      	orrs	r3, r2
 8007814:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007816:	7bfb      	ldrb	r3, [r7, #15]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d17d      	bne.n	8007918 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800781c:	4b41      	ldr	r3, [pc, #260]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a40      	ldr	r2, [pc, #256]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007822:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007826:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007828:	f7fc fa16 	bl	8003c58 <HAL_GetTick>
 800782c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800782e:	e009      	b.n	8007844 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007830:	f7fc fa12 	bl	8003c58 <HAL_GetTick>
 8007834:	4602      	mov	r2, r0
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	1ad3      	subs	r3, r2, r3
 800783a:	2b02      	cmp	r3, #2
 800783c:	d902      	bls.n	8007844 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800783e:	2303      	movs	r3, #3
 8007840:	73fb      	strb	r3, [r7, #15]
        break;
 8007842:	e005      	b.n	8007850 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007844:	4b37      	ldr	r3, [pc, #220]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1ef      	bne.n	8007830 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007850:	7bfb      	ldrb	r3, [r7, #15]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d160      	bne.n	8007918 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d111      	bne.n	8007880 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800785c:	4b31      	ldr	r3, [pc, #196]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007864:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	6892      	ldr	r2, [r2, #8]
 800786c:	0211      	lsls	r1, r2, #8
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	68d2      	ldr	r2, [r2, #12]
 8007872:	0912      	lsrs	r2, r2, #4
 8007874:	0452      	lsls	r2, r2, #17
 8007876:	430a      	orrs	r2, r1
 8007878:	492a      	ldr	r1, [pc, #168]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 800787a:	4313      	orrs	r3, r2
 800787c:	610b      	str	r3, [r1, #16]
 800787e:	e027      	b.n	80078d0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	2b01      	cmp	r3, #1
 8007884:	d112      	bne.n	80078ac <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007886:	4b27      	ldr	r3, [pc, #156]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800788e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	6892      	ldr	r2, [r2, #8]
 8007896:	0211      	lsls	r1, r2, #8
 8007898:	687a      	ldr	r2, [r7, #4]
 800789a:	6912      	ldr	r2, [r2, #16]
 800789c:	0852      	lsrs	r2, r2, #1
 800789e:	3a01      	subs	r2, #1
 80078a0:	0552      	lsls	r2, r2, #21
 80078a2:	430a      	orrs	r2, r1
 80078a4:	491f      	ldr	r1, [pc, #124]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078a6:	4313      	orrs	r3, r2
 80078a8:	610b      	str	r3, [r1, #16]
 80078aa:	e011      	b.n	80078d0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80078ac:	4b1d      	ldr	r3, [pc, #116]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078ae:	691b      	ldr	r3, [r3, #16]
 80078b0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80078b4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80078b8:	687a      	ldr	r2, [r7, #4]
 80078ba:	6892      	ldr	r2, [r2, #8]
 80078bc:	0211      	lsls	r1, r2, #8
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	6952      	ldr	r2, [r2, #20]
 80078c2:	0852      	lsrs	r2, r2, #1
 80078c4:	3a01      	subs	r2, #1
 80078c6:	0652      	lsls	r2, r2, #25
 80078c8:	430a      	orrs	r2, r1
 80078ca:	4916      	ldr	r1, [pc, #88]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078cc:	4313      	orrs	r3, r2
 80078ce:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80078d0:	4b14      	ldr	r3, [pc, #80]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a13      	ldr	r2, [pc, #76]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80078da:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078dc:	f7fc f9bc 	bl	8003c58 <HAL_GetTick>
 80078e0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80078e2:	e009      	b.n	80078f8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80078e4:	f7fc f9b8 	bl	8003c58 <HAL_GetTick>
 80078e8:	4602      	mov	r2, r0
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	1ad3      	subs	r3, r2, r3
 80078ee:	2b02      	cmp	r3, #2
 80078f0:	d902      	bls.n	80078f8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80078f2:	2303      	movs	r3, #3
 80078f4:	73fb      	strb	r3, [r7, #15]
          break;
 80078f6:	e005      	b.n	8007904 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80078f8:	4b0a      	ldr	r3, [pc, #40]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007900:	2b00      	cmp	r3, #0
 8007902:	d0ef      	beq.n	80078e4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007904:	7bfb      	ldrb	r3, [r7, #15]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d106      	bne.n	8007918 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800790a:	4b06      	ldr	r3, [pc, #24]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 800790c:	691a      	ldr	r2, [r3, #16]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	699b      	ldr	r3, [r3, #24]
 8007912:	4904      	ldr	r1, [pc, #16]	; (8007924 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007914:	4313      	orrs	r3, r2
 8007916:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007918:	7bfb      	ldrb	r3, [r7, #15]
}
 800791a:	4618      	mov	r0, r3
 800791c:	3710      	adds	r7, #16
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
 8007922:	bf00      	nop
 8007924:	40021000 	.word	0x40021000

08007928 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007932:	2300      	movs	r3, #0
 8007934:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007936:	4b6a      	ldr	r3, [pc, #424]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	f003 0303 	and.w	r3, r3, #3
 800793e:	2b00      	cmp	r3, #0
 8007940:	d018      	beq.n	8007974 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007942:	4b67      	ldr	r3, [pc, #412]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	f003 0203 	and.w	r2, r3, #3
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	429a      	cmp	r2, r3
 8007950:	d10d      	bne.n	800796e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
       ||
 8007956:	2b00      	cmp	r3, #0
 8007958:	d009      	beq.n	800796e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800795a:	4b61      	ldr	r3, [pc, #388]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800795c:	68db      	ldr	r3, [r3, #12]
 800795e:	091b      	lsrs	r3, r3, #4
 8007960:	f003 0307 	and.w	r3, r3, #7
 8007964:	1c5a      	adds	r2, r3, #1
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	685b      	ldr	r3, [r3, #4]
       ||
 800796a:	429a      	cmp	r2, r3
 800796c:	d047      	beq.n	80079fe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	73fb      	strb	r3, [r7, #15]
 8007972:	e044      	b.n	80079fe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2b03      	cmp	r3, #3
 800797a:	d018      	beq.n	80079ae <RCCEx_PLLSAI2_Config+0x86>
 800797c:	2b03      	cmp	r3, #3
 800797e:	d825      	bhi.n	80079cc <RCCEx_PLLSAI2_Config+0xa4>
 8007980:	2b01      	cmp	r3, #1
 8007982:	d002      	beq.n	800798a <RCCEx_PLLSAI2_Config+0x62>
 8007984:	2b02      	cmp	r3, #2
 8007986:	d009      	beq.n	800799c <RCCEx_PLLSAI2_Config+0x74>
 8007988:	e020      	b.n	80079cc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800798a:	4b55      	ldr	r3, [pc, #340]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 0302 	and.w	r3, r3, #2
 8007992:	2b00      	cmp	r3, #0
 8007994:	d11d      	bne.n	80079d2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800799a:	e01a      	b.n	80079d2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800799c:	4b50      	ldr	r3, [pc, #320]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d116      	bne.n	80079d6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80079a8:	2301      	movs	r3, #1
 80079aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80079ac:	e013      	b.n	80079d6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80079ae:	4b4c      	ldr	r3, [pc, #304]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d10f      	bne.n	80079da <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80079ba:	4b49      	ldr	r3, [pc, #292]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d109      	bne.n	80079da <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80079ca:	e006      	b.n	80079da <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	73fb      	strb	r3, [r7, #15]
      break;
 80079d0:	e004      	b.n	80079dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80079d2:	bf00      	nop
 80079d4:	e002      	b.n	80079dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80079d6:	bf00      	nop
 80079d8:	e000      	b.n	80079dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80079da:	bf00      	nop
    }

    if(status == HAL_OK)
 80079dc:	7bfb      	ldrb	r3, [r7, #15]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d10d      	bne.n	80079fe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80079e2:	4b3f      	ldr	r3, [pc, #252]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80079e4:	68db      	ldr	r3, [r3, #12]
 80079e6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6819      	ldr	r1, [r3, #0]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	3b01      	subs	r3, #1
 80079f4:	011b      	lsls	r3, r3, #4
 80079f6:	430b      	orrs	r3, r1
 80079f8:	4939      	ldr	r1, [pc, #228]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80079fa:	4313      	orrs	r3, r2
 80079fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80079fe:	7bfb      	ldrb	r3, [r7, #15]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d167      	bne.n	8007ad4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007a04:	4b36      	ldr	r3, [pc, #216]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a35      	ldr	r2, [pc, #212]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a10:	f7fc f922 	bl	8003c58 <HAL_GetTick>
 8007a14:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007a16:	e009      	b.n	8007a2c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007a18:	f7fc f91e 	bl	8003c58 <HAL_GetTick>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	1ad3      	subs	r3, r2, r3
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d902      	bls.n	8007a2c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007a26:	2303      	movs	r3, #3
 8007a28:	73fb      	strb	r3, [r7, #15]
        break;
 8007a2a:	e005      	b.n	8007a38 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007a2c:	4b2c      	ldr	r3, [pc, #176]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d1ef      	bne.n	8007a18 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007a38:	7bfb      	ldrb	r3, [r7, #15]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d14a      	bne.n	8007ad4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d111      	bne.n	8007a68 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007a44:	4b26      	ldr	r3, [pc, #152]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a46:	695b      	ldr	r3, [r3, #20]
 8007a48:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007a4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	6892      	ldr	r2, [r2, #8]
 8007a54:	0211      	lsls	r1, r2, #8
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	68d2      	ldr	r2, [r2, #12]
 8007a5a:	0912      	lsrs	r2, r2, #4
 8007a5c:	0452      	lsls	r2, r2, #17
 8007a5e:	430a      	orrs	r2, r1
 8007a60:	491f      	ldr	r1, [pc, #124]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a62:	4313      	orrs	r3, r2
 8007a64:	614b      	str	r3, [r1, #20]
 8007a66:	e011      	b.n	8007a8c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007a68:	4b1d      	ldr	r3, [pc, #116]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a6a:	695b      	ldr	r3, [r3, #20]
 8007a6c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007a70:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	6892      	ldr	r2, [r2, #8]
 8007a78:	0211      	lsls	r1, r2, #8
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	6912      	ldr	r2, [r2, #16]
 8007a7e:	0852      	lsrs	r2, r2, #1
 8007a80:	3a01      	subs	r2, #1
 8007a82:	0652      	lsls	r2, r2, #25
 8007a84:	430a      	orrs	r2, r1
 8007a86:	4916      	ldr	r1, [pc, #88]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007a8c:	4b14      	ldr	r3, [pc, #80]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a13      	ldr	r2, [pc, #76]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a96:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a98:	f7fc f8de 	bl	8003c58 <HAL_GetTick>
 8007a9c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007a9e:	e009      	b.n	8007ab4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007aa0:	f7fc f8da 	bl	8003c58 <HAL_GetTick>
 8007aa4:	4602      	mov	r2, r0
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	1ad3      	subs	r3, r2, r3
 8007aaa:	2b02      	cmp	r3, #2
 8007aac:	d902      	bls.n	8007ab4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007aae:	2303      	movs	r3, #3
 8007ab0:	73fb      	strb	r3, [r7, #15]
          break;
 8007ab2:	e005      	b.n	8007ac0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007ab4:	4b0a      	ldr	r3, [pc, #40]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d0ef      	beq.n	8007aa0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007ac0:	7bfb      	ldrb	r3, [r7, #15]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d106      	bne.n	8007ad4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007ac6:	4b06      	ldr	r3, [pc, #24]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ac8:	695a      	ldr	r2, [r3, #20]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	695b      	ldr	r3, [r3, #20]
 8007ace:	4904      	ldr	r1, [pc, #16]	; (8007ae0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3710      	adds	r7, #16
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}
 8007ade:	bf00      	nop
 8007ae0:	40021000 	.word	0x40021000

08007ae4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d101      	bne.n	8007af6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007af2:	2301      	movs	r3, #1
 8007af4:	e049      	b.n	8007b8a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007afc:	b2db      	uxtb	r3, r3
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d106      	bne.n	8007b10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f7fb fb7c 	bl	8003208 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2202      	movs	r2, #2
 8007b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	3304      	adds	r3, #4
 8007b20:	4619      	mov	r1, r3
 8007b22:	4610      	mov	r0, r2
 8007b24:	f000 feec 	bl	8008900 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2201      	movs	r2, #1
 8007b54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2201      	movs	r2, #1
 8007b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b88:	2300      	movs	r3, #0
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3708      	adds	r7, #8
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}

08007b92 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007b92:	b580      	push	{r7, lr}
 8007b94:	b082      	sub	sp, #8
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d101      	bne.n	8007ba4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	e049      	b.n	8007c38 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d106      	bne.n	8007bbe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f000 f841 	bl	8007c40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2202      	movs	r2, #2
 8007bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681a      	ldr	r2, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	3304      	adds	r3, #4
 8007bce:	4619      	mov	r1, r3
 8007bd0:	4610      	mov	r0, r2
 8007bd2:	f000 fe95 	bl	8008900 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2201      	movs	r2, #1
 8007bda:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2201      	movs	r2, #1
 8007be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2201      	movs	r2, #1
 8007bea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2201      	movs	r2, #1
 8007c02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2201      	movs	r2, #1
 8007c12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2201      	movs	r2, #1
 8007c1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2201      	movs	r2, #1
 8007c22:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2201      	movs	r2, #1
 8007c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3708      	adds	r7, #8
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b083      	sub	sp, #12
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007c48:	bf00      	nop
 8007c4a:	370c      	adds	r7, #12
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d109      	bne.n	8007c78 <HAL_TIM_PWM_Start+0x24>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	2b01      	cmp	r3, #1
 8007c6e:	bf14      	ite	ne
 8007c70:	2301      	movne	r3, #1
 8007c72:	2300      	moveq	r3, #0
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	e03c      	b.n	8007cf2 <HAL_TIM_PWM_Start+0x9e>
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	2b04      	cmp	r3, #4
 8007c7c:	d109      	bne.n	8007c92 <HAL_TIM_PWM_Start+0x3e>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	2b01      	cmp	r3, #1
 8007c88:	bf14      	ite	ne
 8007c8a:	2301      	movne	r3, #1
 8007c8c:	2300      	moveq	r3, #0
 8007c8e:	b2db      	uxtb	r3, r3
 8007c90:	e02f      	b.n	8007cf2 <HAL_TIM_PWM_Start+0x9e>
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	2b08      	cmp	r3, #8
 8007c96:	d109      	bne.n	8007cac <HAL_TIM_PWM_Start+0x58>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	bf14      	ite	ne
 8007ca4:	2301      	movne	r3, #1
 8007ca6:	2300      	moveq	r3, #0
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	e022      	b.n	8007cf2 <HAL_TIM_PWM_Start+0x9e>
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	2b0c      	cmp	r3, #12
 8007cb0:	d109      	bne.n	8007cc6 <HAL_TIM_PWM_Start+0x72>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007cb8:	b2db      	uxtb	r3, r3
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	bf14      	ite	ne
 8007cbe:	2301      	movne	r3, #1
 8007cc0:	2300      	moveq	r3, #0
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	e015      	b.n	8007cf2 <HAL_TIM_PWM_Start+0x9e>
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	2b10      	cmp	r3, #16
 8007cca:	d109      	bne.n	8007ce0 <HAL_TIM_PWM_Start+0x8c>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	bf14      	ite	ne
 8007cd8:	2301      	movne	r3, #1
 8007cda:	2300      	moveq	r3, #0
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	e008      	b.n	8007cf2 <HAL_TIM_PWM_Start+0x9e>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	bf14      	ite	ne
 8007cec:	2301      	movne	r3, #1
 8007cee:	2300      	moveq	r3, #0
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d001      	beq.n	8007cfa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e09c      	b.n	8007e34 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d104      	bne.n	8007d0a <HAL_TIM_PWM_Start+0xb6>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2202      	movs	r2, #2
 8007d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d08:	e023      	b.n	8007d52 <HAL_TIM_PWM_Start+0xfe>
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	2b04      	cmp	r3, #4
 8007d0e:	d104      	bne.n	8007d1a <HAL_TIM_PWM_Start+0xc6>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2202      	movs	r2, #2
 8007d14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d18:	e01b      	b.n	8007d52 <HAL_TIM_PWM_Start+0xfe>
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	2b08      	cmp	r3, #8
 8007d1e:	d104      	bne.n	8007d2a <HAL_TIM_PWM_Start+0xd6>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2202      	movs	r2, #2
 8007d24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d28:	e013      	b.n	8007d52 <HAL_TIM_PWM_Start+0xfe>
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	2b0c      	cmp	r3, #12
 8007d2e:	d104      	bne.n	8007d3a <HAL_TIM_PWM_Start+0xe6>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2202      	movs	r2, #2
 8007d34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007d38:	e00b      	b.n	8007d52 <HAL_TIM_PWM_Start+0xfe>
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	2b10      	cmp	r3, #16
 8007d3e:	d104      	bne.n	8007d4a <HAL_TIM_PWM_Start+0xf6>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2202      	movs	r2, #2
 8007d44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d48:	e003      	b.n	8007d52 <HAL_TIM_PWM_Start+0xfe>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2202      	movs	r2, #2
 8007d4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	2201      	movs	r2, #1
 8007d58:	6839      	ldr	r1, [r7, #0]
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f001 fafe 	bl	800935c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a35      	ldr	r2, [pc, #212]	; (8007e3c <HAL_TIM_PWM_Start+0x1e8>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d013      	beq.n	8007d92 <HAL_TIM_PWM_Start+0x13e>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a34      	ldr	r2, [pc, #208]	; (8007e40 <HAL_TIM_PWM_Start+0x1ec>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d00e      	beq.n	8007d92 <HAL_TIM_PWM_Start+0x13e>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a32      	ldr	r2, [pc, #200]	; (8007e44 <HAL_TIM_PWM_Start+0x1f0>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d009      	beq.n	8007d92 <HAL_TIM_PWM_Start+0x13e>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a31      	ldr	r2, [pc, #196]	; (8007e48 <HAL_TIM_PWM_Start+0x1f4>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d004      	beq.n	8007d92 <HAL_TIM_PWM_Start+0x13e>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a2f      	ldr	r2, [pc, #188]	; (8007e4c <HAL_TIM_PWM_Start+0x1f8>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d101      	bne.n	8007d96 <HAL_TIM_PWM_Start+0x142>
 8007d92:	2301      	movs	r3, #1
 8007d94:	e000      	b.n	8007d98 <HAL_TIM_PWM_Start+0x144>
 8007d96:	2300      	movs	r3, #0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d007      	beq.n	8007dac <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007daa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a22      	ldr	r2, [pc, #136]	; (8007e3c <HAL_TIM_PWM_Start+0x1e8>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d01d      	beq.n	8007df2 <HAL_TIM_PWM_Start+0x19e>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dbe:	d018      	beq.n	8007df2 <HAL_TIM_PWM_Start+0x19e>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a22      	ldr	r2, [pc, #136]	; (8007e50 <HAL_TIM_PWM_Start+0x1fc>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d013      	beq.n	8007df2 <HAL_TIM_PWM_Start+0x19e>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a21      	ldr	r2, [pc, #132]	; (8007e54 <HAL_TIM_PWM_Start+0x200>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d00e      	beq.n	8007df2 <HAL_TIM_PWM_Start+0x19e>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a1f      	ldr	r2, [pc, #124]	; (8007e58 <HAL_TIM_PWM_Start+0x204>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d009      	beq.n	8007df2 <HAL_TIM_PWM_Start+0x19e>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a17      	ldr	r2, [pc, #92]	; (8007e40 <HAL_TIM_PWM_Start+0x1ec>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d004      	beq.n	8007df2 <HAL_TIM_PWM_Start+0x19e>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a15      	ldr	r2, [pc, #84]	; (8007e44 <HAL_TIM_PWM_Start+0x1f0>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d115      	bne.n	8007e1e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	689a      	ldr	r2, [r3, #8]
 8007df8:	4b18      	ldr	r3, [pc, #96]	; (8007e5c <HAL_TIM_PWM_Start+0x208>)
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2b06      	cmp	r3, #6
 8007e02:	d015      	beq.n	8007e30 <HAL_TIM_PWM_Start+0x1dc>
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e0a:	d011      	beq.n	8007e30 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f042 0201 	orr.w	r2, r2, #1
 8007e1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e1c:	e008      	b.n	8007e30 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f042 0201 	orr.w	r2, r2, #1
 8007e2c:	601a      	str	r2, [r3, #0]
 8007e2e:	e000      	b.n	8007e32 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3710      	adds	r7, #16
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	40012c00 	.word	0x40012c00
 8007e40:	40013400 	.word	0x40013400
 8007e44:	40014000 	.word	0x40014000
 8007e48:	40014400 	.word	0x40014400
 8007e4c:	40014800 	.word	0x40014800
 8007e50:	40000400 	.word	0x40000400
 8007e54:	40000800 	.word	0x40000800
 8007e58:	40000c00 	.word	0x40000c00
 8007e5c:	00010007 	.word	0x00010007

08007e60 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b082      	sub	sp, #8
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d101      	bne.n	8007e72 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e049      	b.n	8007f06 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e78:	b2db      	uxtb	r3, r3
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d106      	bne.n	8007e8c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 f841 	bl	8007f0e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2202      	movs	r2, #2
 8007e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	3304      	adds	r3, #4
 8007e9c:	4619      	mov	r1, r3
 8007e9e:	4610      	mov	r0, r2
 8007ea0:	f000 fd2e 	bl	8008900 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2201      	movs	r2, #1
 8007ef0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f04:	2300      	movs	r3, #0
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3708      	adds	r7, #8
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}

08007f0e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007f0e:	b480      	push	{r7}
 8007f10:	b083      	sub	sp, #12
 8007f12:	af00      	add	r7, sp, #0
 8007f14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007f16:	bf00      	nop
 8007f18:	370c      	adds	r7, #12
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f20:	4770      	bx	lr
	...

08007f24 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b084      	sub	sp, #16
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d104      	bne.n	8007f3e <HAL_TIM_IC_Start+0x1a>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	e023      	b.n	8007f86 <HAL_TIM_IC_Start+0x62>
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	2b04      	cmp	r3, #4
 8007f42:	d104      	bne.n	8007f4e <HAL_TIM_IC_Start+0x2a>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007f4a:	b2db      	uxtb	r3, r3
 8007f4c:	e01b      	b.n	8007f86 <HAL_TIM_IC_Start+0x62>
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	2b08      	cmp	r3, #8
 8007f52:	d104      	bne.n	8007f5e <HAL_TIM_IC_Start+0x3a>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	e013      	b.n	8007f86 <HAL_TIM_IC_Start+0x62>
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	2b0c      	cmp	r3, #12
 8007f62:	d104      	bne.n	8007f6e <HAL_TIM_IC_Start+0x4a>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	e00b      	b.n	8007f86 <HAL_TIM_IC_Start+0x62>
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	2b10      	cmp	r3, #16
 8007f72:	d104      	bne.n	8007f7e <HAL_TIM_IC_Start+0x5a>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	e003      	b.n	8007f86 <HAL_TIM_IC_Start+0x62>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d104      	bne.n	8007f98 <HAL_TIM_IC_Start+0x74>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	e013      	b.n	8007fc0 <HAL_TIM_IC_Start+0x9c>
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	2b04      	cmp	r3, #4
 8007f9c:	d104      	bne.n	8007fa8 <HAL_TIM_IC_Start+0x84>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	e00b      	b.n	8007fc0 <HAL_TIM_IC_Start+0x9c>
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	2b08      	cmp	r3, #8
 8007fac:	d104      	bne.n	8007fb8 <HAL_TIM_IC_Start+0x94>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007fb4:	b2db      	uxtb	r3, r3
 8007fb6:	e003      	b.n	8007fc0 <HAL_TIM_IC_Start+0x9c>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fc2:	7bfb      	ldrb	r3, [r7, #15]
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d102      	bne.n	8007fce <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007fc8:	7bbb      	ldrb	r3, [r7, #14]
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	d001      	beq.n	8007fd2 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e092      	b.n	80080f8 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d104      	bne.n	8007fe2 <HAL_TIM_IC_Start+0xbe>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2202      	movs	r2, #2
 8007fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fe0:	e023      	b.n	800802a <HAL_TIM_IC_Start+0x106>
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	2b04      	cmp	r3, #4
 8007fe6:	d104      	bne.n	8007ff2 <HAL_TIM_IC_Start+0xce>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2202      	movs	r2, #2
 8007fec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ff0:	e01b      	b.n	800802a <HAL_TIM_IC_Start+0x106>
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	2b08      	cmp	r3, #8
 8007ff6:	d104      	bne.n	8008002 <HAL_TIM_IC_Start+0xde>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2202      	movs	r2, #2
 8007ffc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008000:	e013      	b.n	800802a <HAL_TIM_IC_Start+0x106>
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	2b0c      	cmp	r3, #12
 8008006:	d104      	bne.n	8008012 <HAL_TIM_IC_Start+0xee>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2202      	movs	r2, #2
 800800c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008010:	e00b      	b.n	800802a <HAL_TIM_IC_Start+0x106>
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	2b10      	cmp	r3, #16
 8008016:	d104      	bne.n	8008022 <HAL_TIM_IC_Start+0xfe>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2202      	movs	r2, #2
 800801c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008020:	e003      	b.n	800802a <HAL_TIM_IC_Start+0x106>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2202      	movs	r2, #2
 8008026:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d104      	bne.n	800803a <HAL_TIM_IC_Start+0x116>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2202      	movs	r2, #2
 8008034:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008038:	e013      	b.n	8008062 <HAL_TIM_IC_Start+0x13e>
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	2b04      	cmp	r3, #4
 800803e:	d104      	bne.n	800804a <HAL_TIM_IC_Start+0x126>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2202      	movs	r2, #2
 8008044:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008048:	e00b      	b.n	8008062 <HAL_TIM_IC_Start+0x13e>
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	2b08      	cmp	r3, #8
 800804e:	d104      	bne.n	800805a <HAL_TIM_IC_Start+0x136>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2202      	movs	r2, #2
 8008054:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008058:	e003      	b.n	8008062 <HAL_TIM_IC_Start+0x13e>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2202      	movs	r2, #2
 800805e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	2201      	movs	r2, #1
 8008068:	6839      	ldr	r1, [r7, #0]
 800806a:	4618      	mov	r0, r3
 800806c:	f001 f976 	bl	800935c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a22      	ldr	r2, [pc, #136]	; (8008100 <HAL_TIM_IC_Start+0x1dc>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d01d      	beq.n	80080b6 <HAL_TIM_IC_Start+0x192>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008082:	d018      	beq.n	80080b6 <HAL_TIM_IC_Start+0x192>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a1e      	ldr	r2, [pc, #120]	; (8008104 <HAL_TIM_IC_Start+0x1e0>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d013      	beq.n	80080b6 <HAL_TIM_IC_Start+0x192>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a1d      	ldr	r2, [pc, #116]	; (8008108 <HAL_TIM_IC_Start+0x1e4>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d00e      	beq.n	80080b6 <HAL_TIM_IC_Start+0x192>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a1b      	ldr	r2, [pc, #108]	; (800810c <HAL_TIM_IC_Start+0x1e8>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d009      	beq.n	80080b6 <HAL_TIM_IC_Start+0x192>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a1a      	ldr	r2, [pc, #104]	; (8008110 <HAL_TIM_IC_Start+0x1ec>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d004      	beq.n	80080b6 <HAL_TIM_IC_Start+0x192>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a18      	ldr	r2, [pc, #96]	; (8008114 <HAL_TIM_IC_Start+0x1f0>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d115      	bne.n	80080e2 <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	689a      	ldr	r2, [r3, #8]
 80080bc:	4b16      	ldr	r3, [pc, #88]	; (8008118 <HAL_TIM_IC_Start+0x1f4>)
 80080be:	4013      	ands	r3, r2
 80080c0:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	2b06      	cmp	r3, #6
 80080c6:	d015      	beq.n	80080f4 <HAL_TIM_IC_Start+0x1d0>
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080ce:	d011      	beq.n	80080f4 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f042 0201 	orr.w	r2, r2, #1
 80080de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080e0:	e008      	b.n	80080f4 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f042 0201 	orr.w	r2, r2, #1
 80080f0:	601a      	str	r2, [r3, #0]
 80080f2:	e000      	b.n	80080f6 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080f4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80080f6:	2300      	movs	r3, #0
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3710      	adds	r7, #16
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}
 8008100:	40012c00 	.word	0x40012c00
 8008104:	40000400 	.word	0x40000400
 8008108:	40000800 	.word	0x40000800
 800810c:	40000c00 	.word	0x40000c00
 8008110:	40013400 	.word	0x40013400
 8008114:	40014000 	.word	0x40014000
 8008118:	00010007 	.word	0x00010007

0800811c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b084      	sub	sp, #16
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	691b      	ldr	r3, [r3, #16]
 8008132:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	f003 0302 	and.w	r3, r3, #2
 800813a:	2b00      	cmp	r3, #0
 800813c:	d020      	beq.n	8008180 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	f003 0302 	and.w	r3, r3, #2
 8008144:	2b00      	cmp	r3, #0
 8008146:	d01b      	beq.n	8008180 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f06f 0202 	mvn.w	r2, #2
 8008150:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2201      	movs	r2, #1
 8008156:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	f003 0303 	and.w	r3, r3, #3
 8008162:	2b00      	cmp	r3, #0
 8008164:	d003      	beq.n	800816e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 fbac 	bl	80088c4 <HAL_TIM_IC_CaptureCallback>
 800816c:	e005      	b.n	800817a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f000 fb9e 	bl	80088b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008174:	6878      	ldr	r0, [r7, #4]
 8008176:	f000 fbaf 	bl	80088d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2200      	movs	r2, #0
 800817e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	f003 0304 	and.w	r3, r3, #4
 8008186:	2b00      	cmp	r3, #0
 8008188:	d020      	beq.n	80081cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f003 0304 	and.w	r3, r3, #4
 8008190:	2b00      	cmp	r3, #0
 8008192:	d01b      	beq.n	80081cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f06f 0204 	mvn.w	r2, #4
 800819c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2202      	movs	r2, #2
 80081a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	699b      	ldr	r3, [r3, #24]
 80081aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d003      	beq.n	80081ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 fb86 	bl	80088c4 <HAL_TIM_IC_CaptureCallback>
 80081b8:	e005      	b.n	80081c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 fb78 	bl	80088b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f000 fb89 	bl	80088d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	f003 0308 	and.w	r3, r3, #8
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d020      	beq.n	8008218 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	f003 0308 	and.w	r3, r3, #8
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d01b      	beq.n	8008218 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f06f 0208 	mvn.w	r2, #8
 80081e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2204      	movs	r2, #4
 80081ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	69db      	ldr	r3, [r3, #28]
 80081f6:	f003 0303 	and.w	r3, r3, #3
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d003      	beq.n	8008206 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 fb60 	bl	80088c4 <HAL_TIM_IC_CaptureCallback>
 8008204:	e005      	b.n	8008212 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f000 fb52 	bl	80088b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 fb63 	bl	80088d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	f003 0310 	and.w	r3, r3, #16
 800821e:	2b00      	cmp	r3, #0
 8008220:	d020      	beq.n	8008264 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f003 0310 	and.w	r3, r3, #16
 8008228:	2b00      	cmp	r3, #0
 800822a:	d01b      	beq.n	8008264 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f06f 0210 	mvn.w	r2, #16
 8008234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2208      	movs	r2, #8
 800823a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	69db      	ldr	r3, [r3, #28]
 8008242:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008246:	2b00      	cmp	r3, #0
 8008248:	d003      	beq.n	8008252 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f000 fb3a 	bl	80088c4 <HAL_TIM_IC_CaptureCallback>
 8008250:	e005      	b.n	800825e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 fb2c 	bl	80088b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 fb3d 	bl	80088d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	f003 0301 	and.w	r3, r3, #1
 800826a:	2b00      	cmp	r3, #0
 800826c:	d00c      	beq.n	8008288 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	f003 0301 	and.w	r3, r3, #1
 8008274:	2b00      	cmp	r3, #0
 8008276:	d007      	beq.n	8008288 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f06f 0201 	mvn.w	r2, #1
 8008280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 fb0a 	bl	800889c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00c      	beq.n	80082ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008298:	2b00      	cmp	r3, #0
 800829a:	d007      	beq.n	80082ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80082a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f001 f98e 	bl	80095c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d00c      	beq.n	80082d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d007      	beq.n	80082d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80082c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f001 f986 	bl	80095dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d00c      	beq.n	80082f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d007      	beq.n	80082f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80082ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 fafc 	bl	80088ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	f003 0320 	and.w	r3, r3, #32
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00c      	beq.n	8008318 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	f003 0320 	and.w	r3, r3, #32
 8008304:	2b00      	cmp	r3, #0
 8008306:	d007      	beq.n	8008318 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f06f 0220 	mvn.w	r2, #32
 8008310:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f001 f94e 	bl	80095b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008318:	bf00      	nop
 800831a:	3710      	adds	r7, #16
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}

08008320 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b086      	sub	sp, #24
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800832c:	2300      	movs	r3, #0
 800832e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008336:	2b01      	cmp	r3, #1
 8008338:	d101      	bne.n	800833e <HAL_TIM_IC_ConfigChannel+0x1e>
 800833a:	2302      	movs	r3, #2
 800833c:	e088      	b.n	8008450 <HAL_TIM_IC_ConfigChannel+0x130>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2201      	movs	r2, #1
 8008342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d11b      	bne.n	8008384 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800835c:	f000 fe40 	bl	8008fe0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	699a      	ldr	r2, [r3, #24]
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f022 020c 	bic.w	r2, r2, #12
 800836e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	6999      	ldr	r1, [r3, #24]
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	689a      	ldr	r2, [r3, #8]
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	430a      	orrs	r2, r1
 8008380:	619a      	str	r2, [r3, #24]
 8008382:	e060      	b.n	8008446 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2b04      	cmp	r3, #4
 8008388:	d11c      	bne.n	80083c4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800839a:	f000 febe 	bl	800911a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	699a      	ldr	r2, [r3, #24]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80083ac:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	6999      	ldr	r1, [r3, #24]
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	021a      	lsls	r2, r3, #8
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	430a      	orrs	r2, r1
 80083c0:	619a      	str	r2, [r3, #24]
 80083c2:	e040      	b.n	8008446 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2b08      	cmp	r3, #8
 80083c8:	d11b      	bne.n	8008402 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80083da:	f000 ff0b 	bl	80091f4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	69da      	ldr	r2, [r3, #28]
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f022 020c 	bic.w	r2, r2, #12
 80083ec:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	69d9      	ldr	r1, [r3, #28]
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	689a      	ldr	r2, [r3, #8]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	430a      	orrs	r2, r1
 80083fe:	61da      	str	r2, [r3, #28]
 8008400:	e021      	b.n	8008446 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2b0c      	cmp	r3, #12
 8008406:	d11c      	bne.n	8008442 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008418:	f000 ff28 	bl	800926c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	69da      	ldr	r2, [r3, #28]
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800842a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	69d9      	ldr	r1, [r3, #28]
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	021a      	lsls	r2, r3, #8
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	430a      	orrs	r2, r1
 800843e:	61da      	str	r2, [r3, #28]
 8008440:	e001      	b.n	8008446 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008442:	2301      	movs	r3, #1
 8008444:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2200      	movs	r2, #0
 800844a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800844e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008450:	4618      	mov	r0, r3
 8008452:	3718      	adds	r7, #24
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b086      	sub	sp, #24
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008464:	2300      	movs	r3, #0
 8008466:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800846e:	2b01      	cmp	r3, #1
 8008470:	d101      	bne.n	8008476 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008472:	2302      	movs	r3, #2
 8008474:	e0ff      	b.n	8008676 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2201      	movs	r2, #1
 800847a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2b14      	cmp	r3, #20
 8008482:	f200 80f0 	bhi.w	8008666 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008486:	a201      	add	r2, pc, #4	; (adr r2, 800848c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800848c:	080084e1 	.word	0x080084e1
 8008490:	08008667 	.word	0x08008667
 8008494:	08008667 	.word	0x08008667
 8008498:	08008667 	.word	0x08008667
 800849c:	08008521 	.word	0x08008521
 80084a0:	08008667 	.word	0x08008667
 80084a4:	08008667 	.word	0x08008667
 80084a8:	08008667 	.word	0x08008667
 80084ac:	08008563 	.word	0x08008563
 80084b0:	08008667 	.word	0x08008667
 80084b4:	08008667 	.word	0x08008667
 80084b8:	08008667 	.word	0x08008667
 80084bc:	080085a3 	.word	0x080085a3
 80084c0:	08008667 	.word	0x08008667
 80084c4:	08008667 	.word	0x08008667
 80084c8:	08008667 	.word	0x08008667
 80084cc:	080085e5 	.word	0x080085e5
 80084d0:	08008667 	.word	0x08008667
 80084d4:	08008667 	.word	0x08008667
 80084d8:	08008667 	.word	0x08008667
 80084dc:	08008625 	.word	0x08008625
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	68b9      	ldr	r1, [r7, #8]
 80084e6:	4618      	mov	r0, r3
 80084e8:	f000 faa4 	bl	8008a34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	699a      	ldr	r2, [r3, #24]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f042 0208 	orr.w	r2, r2, #8
 80084fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	699a      	ldr	r2, [r3, #24]
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f022 0204 	bic.w	r2, r2, #4
 800850a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	6999      	ldr	r1, [r3, #24]
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	691a      	ldr	r2, [r3, #16]
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	430a      	orrs	r2, r1
 800851c:	619a      	str	r2, [r3, #24]
      break;
 800851e:	e0a5      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68b9      	ldr	r1, [r7, #8]
 8008526:	4618      	mov	r0, r3
 8008528:	f000 fb14 	bl	8008b54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	699a      	ldr	r2, [r3, #24]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800853a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	699a      	ldr	r2, [r3, #24]
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800854a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	6999      	ldr	r1, [r3, #24]
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	691b      	ldr	r3, [r3, #16]
 8008556:	021a      	lsls	r2, r3, #8
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	430a      	orrs	r2, r1
 800855e:	619a      	str	r2, [r3, #24]
      break;
 8008560:	e084      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	68b9      	ldr	r1, [r7, #8]
 8008568:	4618      	mov	r0, r3
 800856a:	f000 fb7d 	bl	8008c68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	69da      	ldr	r2, [r3, #28]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f042 0208 	orr.w	r2, r2, #8
 800857c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	69da      	ldr	r2, [r3, #28]
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f022 0204 	bic.w	r2, r2, #4
 800858c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	69d9      	ldr	r1, [r3, #28]
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	691a      	ldr	r2, [r3, #16]
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	430a      	orrs	r2, r1
 800859e:	61da      	str	r2, [r3, #28]
      break;
 80085a0:	e064      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	68b9      	ldr	r1, [r7, #8]
 80085a8:	4618      	mov	r0, r3
 80085aa:	f000 fbe5 	bl	8008d78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	69da      	ldr	r2, [r3, #28]
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	69da      	ldr	r2, [r3, #28]
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	69d9      	ldr	r1, [r3, #28]
 80085d4:	68bb      	ldr	r3, [r7, #8]
 80085d6:	691b      	ldr	r3, [r3, #16]
 80085d8:	021a      	lsls	r2, r3, #8
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	430a      	orrs	r2, r1
 80085e0:	61da      	str	r2, [r3, #28]
      break;
 80085e2:	e043      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	68b9      	ldr	r1, [r7, #8]
 80085ea:	4618      	mov	r0, r3
 80085ec:	f000 fc2e 	bl	8008e4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f042 0208 	orr.w	r2, r2, #8
 80085fe:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f022 0204 	bic.w	r2, r2, #4
 800860e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	691a      	ldr	r2, [r3, #16]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	430a      	orrs	r2, r1
 8008620:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008622:	e023      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	68b9      	ldr	r1, [r7, #8]
 800862a:	4618      	mov	r0, r3
 800862c:	f000 fc72 	bl	8008f14 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800863e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800864e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	691b      	ldr	r3, [r3, #16]
 800865a:	021a      	lsls	r2, r3, #8
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	430a      	orrs	r2, r1
 8008662:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008664:	e002      	b.n	800866c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008666:	2301      	movs	r3, #1
 8008668:	75fb      	strb	r3, [r7, #23]
      break;
 800866a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008674:	7dfb      	ldrb	r3, [r7, #23]
}
 8008676:	4618      	mov	r0, r3
 8008678:	3718      	adds	r7, #24
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop

08008680 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800868a:	2300      	movs	r3, #0
 800868c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008694:	2b01      	cmp	r3, #1
 8008696:	d101      	bne.n	800869c <HAL_TIM_ConfigClockSource+0x1c>
 8008698:	2302      	movs	r3, #2
 800869a:	e0b6      	b.n	800880a <HAL_TIM_ConfigClockSource+0x18a>
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2201      	movs	r2, #1
 80086a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2202      	movs	r2, #2
 80086a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80086ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80086be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80086c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	68ba      	ldr	r2, [r7, #8]
 80086ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086d8:	d03e      	beq.n	8008758 <HAL_TIM_ConfigClockSource+0xd8>
 80086da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086de:	f200 8087 	bhi.w	80087f0 <HAL_TIM_ConfigClockSource+0x170>
 80086e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086e6:	f000 8086 	beq.w	80087f6 <HAL_TIM_ConfigClockSource+0x176>
 80086ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086ee:	d87f      	bhi.n	80087f0 <HAL_TIM_ConfigClockSource+0x170>
 80086f0:	2b70      	cmp	r3, #112	; 0x70
 80086f2:	d01a      	beq.n	800872a <HAL_TIM_ConfigClockSource+0xaa>
 80086f4:	2b70      	cmp	r3, #112	; 0x70
 80086f6:	d87b      	bhi.n	80087f0 <HAL_TIM_ConfigClockSource+0x170>
 80086f8:	2b60      	cmp	r3, #96	; 0x60
 80086fa:	d050      	beq.n	800879e <HAL_TIM_ConfigClockSource+0x11e>
 80086fc:	2b60      	cmp	r3, #96	; 0x60
 80086fe:	d877      	bhi.n	80087f0 <HAL_TIM_ConfigClockSource+0x170>
 8008700:	2b50      	cmp	r3, #80	; 0x50
 8008702:	d03c      	beq.n	800877e <HAL_TIM_ConfigClockSource+0xfe>
 8008704:	2b50      	cmp	r3, #80	; 0x50
 8008706:	d873      	bhi.n	80087f0 <HAL_TIM_ConfigClockSource+0x170>
 8008708:	2b40      	cmp	r3, #64	; 0x40
 800870a:	d058      	beq.n	80087be <HAL_TIM_ConfigClockSource+0x13e>
 800870c:	2b40      	cmp	r3, #64	; 0x40
 800870e:	d86f      	bhi.n	80087f0 <HAL_TIM_ConfigClockSource+0x170>
 8008710:	2b30      	cmp	r3, #48	; 0x30
 8008712:	d064      	beq.n	80087de <HAL_TIM_ConfigClockSource+0x15e>
 8008714:	2b30      	cmp	r3, #48	; 0x30
 8008716:	d86b      	bhi.n	80087f0 <HAL_TIM_ConfigClockSource+0x170>
 8008718:	2b20      	cmp	r3, #32
 800871a:	d060      	beq.n	80087de <HAL_TIM_ConfigClockSource+0x15e>
 800871c:	2b20      	cmp	r3, #32
 800871e:	d867      	bhi.n	80087f0 <HAL_TIM_ConfigClockSource+0x170>
 8008720:	2b00      	cmp	r3, #0
 8008722:	d05c      	beq.n	80087de <HAL_TIM_ConfigClockSource+0x15e>
 8008724:	2b10      	cmp	r3, #16
 8008726:	d05a      	beq.n	80087de <HAL_TIM_ConfigClockSource+0x15e>
 8008728:	e062      	b.n	80087f0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800873a:	f000 fdef 	bl	800931c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800874c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	68ba      	ldr	r2, [r7, #8]
 8008754:	609a      	str	r2, [r3, #8]
      break;
 8008756:	e04f      	b.n	80087f8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008768:	f000 fdd8 	bl	800931c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	689a      	ldr	r2, [r3, #8]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800877a:	609a      	str	r2, [r3, #8]
      break;
 800877c:	e03c      	b.n	80087f8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800878a:	461a      	mov	r2, r3
 800878c:	f000 fc96 	bl	80090bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	2150      	movs	r1, #80	; 0x50
 8008796:	4618      	mov	r0, r3
 8008798:	f000 fda5 	bl	80092e6 <TIM_ITRx_SetConfig>
      break;
 800879c:	e02c      	b.n	80087f8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80087aa:	461a      	mov	r2, r3
 80087ac:	f000 fcf2 	bl	8009194 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	2160      	movs	r1, #96	; 0x60
 80087b6:	4618      	mov	r0, r3
 80087b8:	f000 fd95 	bl	80092e6 <TIM_ITRx_SetConfig>
      break;
 80087bc:	e01c      	b.n	80087f8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80087ca:	461a      	mov	r2, r3
 80087cc:	f000 fc76 	bl	80090bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2140      	movs	r1, #64	; 0x40
 80087d6:	4618      	mov	r0, r3
 80087d8:	f000 fd85 	bl	80092e6 <TIM_ITRx_SetConfig>
      break;
 80087dc:	e00c      	b.n	80087f8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681a      	ldr	r2, [r3, #0]
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4619      	mov	r1, r3
 80087e8:	4610      	mov	r0, r2
 80087ea:	f000 fd7c 	bl	80092e6 <TIM_ITRx_SetConfig>
      break;
 80087ee:	e003      	b.n	80087f8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	73fb      	strb	r3, [r7, #15]
      break;
 80087f4:	e000      	b.n	80087f8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80087f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2201      	movs	r2, #1
 80087fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008808:	7bfb      	ldrb	r3, [r7, #15]
}
 800880a:	4618      	mov	r0, r3
 800880c:	3710      	adds	r7, #16
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
	...

08008814 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008814:	b480      	push	{r7}
 8008816:	b085      	sub	sp, #20
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800881e:	2300      	movs	r3, #0
 8008820:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	2b0c      	cmp	r3, #12
 8008826:	d831      	bhi.n	800888c <HAL_TIM_ReadCapturedValue+0x78>
 8008828:	a201      	add	r2, pc, #4	; (adr r2, 8008830 <HAL_TIM_ReadCapturedValue+0x1c>)
 800882a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800882e:	bf00      	nop
 8008830:	08008865 	.word	0x08008865
 8008834:	0800888d 	.word	0x0800888d
 8008838:	0800888d 	.word	0x0800888d
 800883c:	0800888d 	.word	0x0800888d
 8008840:	0800886f 	.word	0x0800886f
 8008844:	0800888d 	.word	0x0800888d
 8008848:	0800888d 	.word	0x0800888d
 800884c:	0800888d 	.word	0x0800888d
 8008850:	08008879 	.word	0x08008879
 8008854:	0800888d 	.word	0x0800888d
 8008858:	0800888d 	.word	0x0800888d
 800885c:	0800888d 	.word	0x0800888d
 8008860:	08008883 	.word	0x08008883
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800886a:	60fb      	str	r3, [r7, #12]

      break;
 800886c:	e00f      	b.n	800888e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008874:	60fb      	str	r3, [r7, #12]

      break;
 8008876:	e00a      	b.n	800888e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800887e:	60fb      	str	r3, [r7, #12]

      break;
 8008880:	e005      	b.n	800888e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008888:	60fb      	str	r3, [r7, #12]

      break;
 800888a:	e000      	b.n	800888e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800888c:	bf00      	nop
  }

  return tmpreg;
 800888e:	68fb      	ldr	r3, [r7, #12]
}
 8008890:	4618      	mov	r0, r3
 8008892:	3714      	adds	r7, #20
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80088a4:	bf00      	nop
 80088a6:	370c      	adds	r7, #12
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr

080088b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80088b8:	bf00      	nop
 80088ba:	370c      	adds	r7, #12
 80088bc:	46bd      	mov	sp, r7
 80088be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c2:	4770      	bx	lr

080088c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80088cc:	bf00      	nop
 80088ce:	370c      	adds	r7, #12
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr

080088d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80088d8:	b480      	push	{r7}
 80088da:	b083      	sub	sp, #12
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80088e0:	bf00      	nop
 80088e2:	370c      	adds	r7, #12
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr

080088ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80088f4:	bf00      	nop
 80088f6:	370c      	adds	r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008900:	b480      	push	{r7}
 8008902:	b085      	sub	sp, #20
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
 8008908:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	4a40      	ldr	r2, [pc, #256]	; (8008a14 <TIM_Base_SetConfig+0x114>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d013      	beq.n	8008940 <TIM_Base_SetConfig+0x40>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800891e:	d00f      	beq.n	8008940 <TIM_Base_SetConfig+0x40>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	4a3d      	ldr	r2, [pc, #244]	; (8008a18 <TIM_Base_SetConfig+0x118>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d00b      	beq.n	8008940 <TIM_Base_SetConfig+0x40>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	4a3c      	ldr	r2, [pc, #240]	; (8008a1c <TIM_Base_SetConfig+0x11c>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d007      	beq.n	8008940 <TIM_Base_SetConfig+0x40>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	4a3b      	ldr	r2, [pc, #236]	; (8008a20 <TIM_Base_SetConfig+0x120>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d003      	beq.n	8008940 <TIM_Base_SetConfig+0x40>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	4a3a      	ldr	r2, [pc, #232]	; (8008a24 <TIM_Base_SetConfig+0x124>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d108      	bne.n	8008952 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008946:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	68fa      	ldr	r2, [r7, #12]
 800894e:	4313      	orrs	r3, r2
 8008950:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	4a2f      	ldr	r2, [pc, #188]	; (8008a14 <TIM_Base_SetConfig+0x114>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d01f      	beq.n	800899a <TIM_Base_SetConfig+0x9a>
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008960:	d01b      	beq.n	800899a <TIM_Base_SetConfig+0x9a>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	4a2c      	ldr	r2, [pc, #176]	; (8008a18 <TIM_Base_SetConfig+0x118>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d017      	beq.n	800899a <TIM_Base_SetConfig+0x9a>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	4a2b      	ldr	r2, [pc, #172]	; (8008a1c <TIM_Base_SetConfig+0x11c>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d013      	beq.n	800899a <TIM_Base_SetConfig+0x9a>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	4a2a      	ldr	r2, [pc, #168]	; (8008a20 <TIM_Base_SetConfig+0x120>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d00f      	beq.n	800899a <TIM_Base_SetConfig+0x9a>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4a29      	ldr	r2, [pc, #164]	; (8008a24 <TIM_Base_SetConfig+0x124>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d00b      	beq.n	800899a <TIM_Base_SetConfig+0x9a>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	4a28      	ldr	r2, [pc, #160]	; (8008a28 <TIM_Base_SetConfig+0x128>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d007      	beq.n	800899a <TIM_Base_SetConfig+0x9a>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	4a27      	ldr	r2, [pc, #156]	; (8008a2c <TIM_Base_SetConfig+0x12c>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d003      	beq.n	800899a <TIM_Base_SetConfig+0x9a>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	4a26      	ldr	r2, [pc, #152]	; (8008a30 <TIM_Base_SetConfig+0x130>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d108      	bne.n	80089ac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	68db      	ldr	r3, [r3, #12]
 80089a6:	68fa      	ldr	r2, [r7, #12]
 80089a8:	4313      	orrs	r3, r2
 80089aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	695b      	ldr	r3, [r3, #20]
 80089b6:	4313      	orrs	r3, r2
 80089b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	68fa      	ldr	r2, [r7, #12]
 80089be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	689a      	ldr	r2, [r3, #8]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	4a10      	ldr	r2, [pc, #64]	; (8008a14 <TIM_Base_SetConfig+0x114>)
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d00f      	beq.n	80089f8 <TIM_Base_SetConfig+0xf8>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	4a12      	ldr	r2, [pc, #72]	; (8008a24 <TIM_Base_SetConfig+0x124>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d00b      	beq.n	80089f8 <TIM_Base_SetConfig+0xf8>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	4a11      	ldr	r2, [pc, #68]	; (8008a28 <TIM_Base_SetConfig+0x128>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d007      	beq.n	80089f8 <TIM_Base_SetConfig+0xf8>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	4a10      	ldr	r2, [pc, #64]	; (8008a2c <TIM_Base_SetConfig+0x12c>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d003      	beq.n	80089f8 <TIM_Base_SetConfig+0xf8>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	4a0f      	ldr	r2, [pc, #60]	; (8008a30 <TIM_Base_SetConfig+0x130>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d103      	bne.n	8008a00 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	691a      	ldr	r2, [r3, #16]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2201      	movs	r2, #1
 8008a04:	615a      	str	r2, [r3, #20]
}
 8008a06:	bf00      	nop
 8008a08:	3714      	adds	r7, #20
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a10:	4770      	bx	lr
 8008a12:	bf00      	nop
 8008a14:	40012c00 	.word	0x40012c00
 8008a18:	40000400 	.word	0x40000400
 8008a1c:	40000800 	.word	0x40000800
 8008a20:	40000c00 	.word	0x40000c00
 8008a24:	40013400 	.word	0x40013400
 8008a28:	40014000 	.word	0x40014000
 8008a2c:	40014400 	.word	0x40014400
 8008a30:	40014800 	.word	0x40014800

08008a34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b087      	sub	sp, #28
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
 8008a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6a1b      	ldr	r3, [r3, #32]
 8008a42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6a1b      	ldr	r3, [r3, #32]
 8008a48:	f023 0201 	bic.w	r2, r3, #1
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	699b      	ldr	r3, [r3, #24]
 8008a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f023 0303 	bic.w	r3, r3, #3
 8008a6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	68fa      	ldr	r2, [r7, #12]
 8008a76:	4313      	orrs	r3, r2
 8008a78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	f023 0302 	bic.w	r3, r3, #2
 8008a80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	689b      	ldr	r3, [r3, #8]
 8008a86:	697a      	ldr	r2, [r7, #20]
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	4a2c      	ldr	r2, [pc, #176]	; (8008b40 <TIM_OC1_SetConfig+0x10c>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d00f      	beq.n	8008ab4 <TIM_OC1_SetConfig+0x80>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a2b      	ldr	r2, [pc, #172]	; (8008b44 <TIM_OC1_SetConfig+0x110>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d00b      	beq.n	8008ab4 <TIM_OC1_SetConfig+0x80>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	4a2a      	ldr	r2, [pc, #168]	; (8008b48 <TIM_OC1_SetConfig+0x114>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d007      	beq.n	8008ab4 <TIM_OC1_SetConfig+0x80>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4a29      	ldr	r2, [pc, #164]	; (8008b4c <TIM_OC1_SetConfig+0x118>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d003      	beq.n	8008ab4 <TIM_OC1_SetConfig+0x80>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	4a28      	ldr	r2, [pc, #160]	; (8008b50 <TIM_OC1_SetConfig+0x11c>)
 8008ab0:	4293      	cmp	r3, r2
 8008ab2:	d10c      	bne.n	8008ace <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	f023 0308 	bic.w	r3, r3, #8
 8008aba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	68db      	ldr	r3, [r3, #12]
 8008ac0:	697a      	ldr	r2, [r7, #20]
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	f023 0304 	bic.w	r3, r3, #4
 8008acc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	4a1b      	ldr	r2, [pc, #108]	; (8008b40 <TIM_OC1_SetConfig+0x10c>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d00f      	beq.n	8008af6 <TIM_OC1_SetConfig+0xc2>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	4a1a      	ldr	r2, [pc, #104]	; (8008b44 <TIM_OC1_SetConfig+0x110>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d00b      	beq.n	8008af6 <TIM_OC1_SetConfig+0xc2>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a19      	ldr	r2, [pc, #100]	; (8008b48 <TIM_OC1_SetConfig+0x114>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d007      	beq.n	8008af6 <TIM_OC1_SetConfig+0xc2>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	4a18      	ldr	r2, [pc, #96]	; (8008b4c <TIM_OC1_SetConfig+0x118>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d003      	beq.n	8008af6 <TIM_OC1_SetConfig+0xc2>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	4a17      	ldr	r2, [pc, #92]	; (8008b50 <TIM_OC1_SetConfig+0x11c>)
 8008af2:	4293      	cmp	r3, r2
 8008af4:	d111      	bne.n	8008b1a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008af6:	693b      	ldr	r3, [r7, #16]
 8008af8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008afc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008b04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	695b      	ldr	r3, [r3, #20]
 8008b0a:	693a      	ldr	r2, [r7, #16]
 8008b0c:	4313      	orrs	r3, r2
 8008b0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	699b      	ldr	r3, [r3, #24]
 8008b14:	693a      	ldr	r2, [r7, #16]
 8008b16:	4313      	orrs	r3, r2
 8008b18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	693a      	ldr	r2, [r7, #16]
 8008b1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	68fa      	ldr	r2, [r7, #12]
 8008b24:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	685a      	ldr	r2, [r3, #4]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	697a      	ldr	r2, [r7, #20]
 8008b32:	621a      	str	r2, [r3, #32]
}
 8008b34:	bf00      	nop
 8008b36:	371c      	adds	r7, #28
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr
 8008b40:	40012c00 	.word	0x40012c00
 8008b44:	40013400 	.word	0x40013400
 8008b48:	40014000 	.word	0x40014000
 8008b4c:	40014400 	.word	0x40014400
 8008b50:	40014800 	.word	0x40014800

08008b54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b087      	sub	sp, #28
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
 8008b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6a1b      	ldr	r3, [r3, #32]
 8008b62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6a1b      	ldr	r3, [r3, #32]
 8008b68:	f023 0210 	bic.w	r2, r3, #16
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	685b      	ldr	r3, [r3, #4]
 8008b74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	699b      	ldr	r3, [r3, #24]
 8008b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008b82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	021b      	lsls	r3, r3, #8
 8008b96:	68fa      	ldr	r2, [r7, #12]
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b9c:	697b      	ldr	r3, [r7, #20]
 8008b9e:	f023 0320 	bic.w	r3, r3, #32
 8008ba2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	011b      	lsls	r3, r3, #4
 8008baa:	697a      	ldr	r2, [r7, #20]
 8008bac:	4313      	orrs	r3, r2
 8008bae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	4a28      	ldr	r2, [pc, #160]	; (8008c54 <TIM_OC2_SetConfig+0x100>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d003      	beq.n	8008bc0 <TIM_OC2_SetConfig+0x6c>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	4a27      	ldr	r2, [pc, #156]	; (8008c58 <TIM_OC2_SetConfig+0x104>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d10d      	bne.n	8008bdc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008bc0:	697b      	ldr	r3, [r7, #20]
 8008bc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008bc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	68db      	ldr	r3, [r3, #12]
 8008bcc:	011b      	lsls	r3, r3, #4
 8008bce:	697a      	ldr	r2, [r7, #20]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bda:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	4a1d      	ldr	r2, [pc, #116]	; (8008c54 <TIM_OC2_SetConfig+0x100>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d00f      	beq.n	8008c04 <TIM_OC2_SetConfig+0xb0>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	4a1c      	ldr	r2, [pc, #112]	; (8008c58 <TIM_OC2_SetConfig+0x104>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d00b      	beq.n	8008c04 <TIM_OC2_SetConfig+0xb0>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	4a1b      	ldr	r2, [pc, #108]	; (8008c5c <TIM_OC2_SetConfig+0x108>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d007      	beq.n	8008c04 <TIM_OC2_SetConfig+0xb0>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	4a1a      	ldr	r2, [pc, #104]	; (8008c60 <TIM_OC2_SetConfig+0x10c>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d003      	beq.n	8008c04 <TIM_OC2_SetConfig+0xb0>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	4a19      	ldr	r2, [pc, #100]	; (8008c64 <TIM_OC2_SetConfig+0x110>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d113      	bne.n	8008c2c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008c0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008c0c:	693b      	ldr	r3, [r7, #16]
 8008c0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	695b      	ldr	r3, [r3, #20]
 8008c18:	009b      	lsls	r3, r3, #2
 8008c1a:	693a      	ldr	r2, [r7, #16]
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	699b      	ldr	r3, [r3, #24]
 8008c24:	009b      	lsls	r3, r3, #2
 8008c26:	693a      	ldr	r2, [r7, #16]
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	693a      	ldr	r2, [r7, #16]
 8008c30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	685a      	ldr	r2, [r3, #4]
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	697a      	ldr	r2, [r7, #20]
 8008c44:	621a      	str	r2, [r3, #32]
}
 8008c46:	bf00      	nop
 8008c48:	371c      	adds	r7, #28
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr
 8008c52:	bf00      	nop
 8008c54:	40012c00 	.word	0x40012c00
 8008c58:	40013400 	.word	0x40013400
 8008c5c:	40014000 	.word	0x40014000
 8008c60:	40014400 	.word	0x40014400
 8008c64:	40014800 	.word	0x40014800

08008c68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b087      	sub	sp, #28
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6a1b      	ldr	r3, [r3, #32]
 8008c76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6a1b      	ldr	r3, [r3, #32]
 8008c7c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	69db      	ldr	r3, [r3, #28]
 8008c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f023 0303 	bic.w	r3, r3, #3
 8008ca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68fa      	ldr	r2, [r7, #12]
 8008caa:	4313      	orrs	r3, r2
 8008cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008cb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	021b      	lsls	r3, r3, #8
 8008cbc:	697a      	ldr	r2, [r7, #20]
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a27      	ldr	r2, [pc, #156]	; (8008d64 <TIM_OC3_SetConfig+0xfc>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d003      	beq.n	8008cd2 <TIM_OC3_SetConfig+0x6a>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	4a26      	ldr	r2, [pc, #152]	; (8008d68 <TIM_OC3_SetConfig+0x100>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d10d      	bne.n	8008cee <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008cd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	68db      	ldr	r3, [r3, #12]
 8008cde:	021b      	lsls	r3, r3, #8
 8008ce0:	697a      	ldr	r2, [r7, #20]
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008cec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	4a1c      	ldr	r2, [pc, #112]	; (8008d64 <TIM_OC3_SetConfig+0xfc>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d00f      	beq.n	8008d16 <TIM_OC3_SetConfig+0xae>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	4a1b      	ldr	r2, [pc, #108]	; (8008d68 <TIM_OC3_SetConfig+0x100>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d00b      	beq.n	8008d16 <TIM_OC3_SetConfig+0xae>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	4a1a      	ldr	r2, [pc, #104]	; (8008d6c <TIM_OC3_SetConfig+0x104>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d007      	beq.n	8008d16 <TIM_OC3_SetConfig+0xae>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	4a19      	ldr	r2, [pc, #100]	; (8008d70 <TIM_OC3_SetConfig+0x108>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d003      	beq.n	8008d16 <TIM_OC3_SetConfig+0xae>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	4a18      	ldr	r2, [pc, #96]	; (8008d74 <TIM_OC3_SetConfig+0x10c>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d113      	bne.n	8008d3e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	695b      	ldr	r3, [r3, #20]
 8008d2a:	011b      	lsls	r3, r3, #4
 8008d2c:	693a      	ldr	r2, [r7, #16]
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	699b      	ldr	r3, [r3, #24]
 8008d36:	011b      	lsls	r3, r3, #4
 8008d38:	693a      	ldr	r2, [r7, #16]
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	693a      	ldr	r2, [r7, #16]
 8008d42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	68fa      	ldr	r2, [r7, #12]
 8008d48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	685a      	ldr	r2, [r3, #4]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	697a      	ldr	r2, [r7, #20]
 8008d56:	621a      	str	r2, [r3, #32]
}
 8008d58:	bf00      	nop
 8008d5a:	371c      	adds	r7, #28
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d62:	4770      	bx	lr
 8008d64:	40012c00 	.word	0x40012c00
 8008d68:	40013400 	.word	0x40013400
 8008d6c:	40014000 	.word	0x40014000
 8008d70:	40014400 	.word	0x40014400
 8008d74:	40014800 	.word	0x40014800

08008d78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b087      	sub	sp, #28
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6a1b      	ldr	r3, [r3, #32]
 8008d86:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6a1b      	ldr	r3, [r3, #32]
 8008d8c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	69db      	ldr	r3, [r3, #28]
 8008d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008da6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008db2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	021b      	lsls	r3, r3, #8
 8008dba:	68fa      	ldr	r2, [r7, #12]
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008dc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	689b      	ldr	r3, [r3, #8]
 8008dcc:	031b      	lsls	r3, r3, #12
 8008dce:	693a      	ldr	r2, [r7, #16]
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4a18      	ldr	r2, [pc, #96]	; (8008e38 <TIM_OC4_SetConfig+0xc0>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d00f      	beq.n	8008dfc <TIM_OC4_SetConfig+0x84>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4a17      	ldr	r2, [pc, #92]	; (8008e3c <TIM_OC4_SetConfig+0xc4>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d00b      	beq.n	8008dfc <TIM_OC4_SetConfig+0x84>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4a16      	ldr	r2, [pc, #88]	; (8008e40 <TIM_OC4_SetConfig+0xc8>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d007      	beq.n	8008dfc <TIM_OC4_SetConfig+0x84>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4a15      	ldr	r2, [pc, #84]	; (8008e44 <TIM_OC4_SetConfig+0xcc>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d003      	beq.n	8008dfc <TIM_OC4_SetConfig+0x84>
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	4a14      	ldr	r2, [pc, #80]	; (8008e48 <TIM_OC4_SetConfig+0xd0>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d109      	bne.n	8008e10 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e02:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	695b      	ldr	r3, [r3, #20]
 8008e08:	019b      	lsls	r3, r3, #6
 8008e0a:	697a      	ldr	r2, [r7, #20]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	697a      	ldr	r2, [r7, #20]
 8008e14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	685a      	ldr	r2, [r3, #4]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	693a      	ldr	r2, [r7, #16]
 8008e28:	621a      	str	r2, [r3, #32]
}
 8008e2a:	bf00      	nop
 8008e2c:	371c      	adds	r7, #28
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
 8008e36:	bf00      	nop
 8008e38:	40012c00 	.word	0x40012c00
 8008e3c:	40013400 	.word	0x40013400
 8008e40:	40014000 	.word	0x40014000
 8008e44:	40014400 	.word	0x40014400
 8008e48:	40014800 	.word	0x40014800

08008e4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b087      	sub	sp, #28
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
 8008e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6a1b      	ldr	r3, [r3, #32]
 8008e5a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6a1b      	ldr	r3, [r3, #32]
 8008e60:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008e90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	041b      	lsls	r3, r3, #16
 8008e98:	693a      	ldr	r2, [r7, #16]
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4a17      	ldr	r2, [pc, #92]	; (8008f00 <TIM_OC5_SetConfig+0xb4>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d00f      	beq.n	8008ec6 <TIM_OC5_SetConfig+0x7a>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a16      	ldr	r2, [pc, #88]	; (8008f04 <TIM_OC5_SetConfig+0xb8>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d00b      	beq.n	8008ec6 <TIM_OC5_SetConfig+0x7a>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	4a15      	ldr	r2, [pc, #84]	; (8008f08 <TIM_OC5_SetConfig+0xbc>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d007      	beq.n	8008ec6 <TIM_OC5_SetConfig+0x7a>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4a14      	ldr	r2, [pc, #80]	; (8008f0c <TIM_OC5_SetConfig+0xc0>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d003      	beq.n	8008ec6 <TIM_OC5_SetConfig+0x7a>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a13      	ldr	r2, [pc, #76]	; (8008f10 <TIM_OC5_SetConfig+0xc4>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d109      	bne.n	8008eda <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ecc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	695b      	ldr	r3, [r3, #20]
 8008ed2:	021b      	lsls	r3, r3, #8
 8008ed4:	697a      	ldr	r2, [r7, #20]
 8008ed6:	4313      	orrs	r3, r2
 8008ed8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	697a      	ldr	r2, [r7, #20]
 8008ede:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	68fa      	ldr	r2, [r7, #12]
 8008ee4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	685a      	ldr	r2, [r3, #4]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	693a      	ldr	r2, [r7, #16]
 8008ef2:	621a      	str	r2, [r3, #32]
}
 8008ef4:	bf00      	nop
 8008ef6:	371c      	adds	r7, #28
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr
 8008f00:	40012c00 	.word	0x40012c00
 8008f04:	40013400 	.word	0x40013400
 8008f08:	40014000 	.word	0x40014000
 8008f0c:	40014400 	.word	0x40014400
 8008f10:	40014800 	.word	0x40014800

08008f14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b087      	sub	sp, #28
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
 8008f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6a1b      	ldr	r3, [r3, #32]
 8008f22:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6a1b      	ldr	r3, [r3, #32]
 8008f28:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008f42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	021b      	lsls	r3, r3, #8
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	4313      	orrs	r3, r2
 8008f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008f54:	693b      	ldr	r3, [r7, #16]
 8008f56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008f5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	689b      	ldr	r3, [r3, #8]
 8008f60:	051b      	lsls	r3, r3, #20
 8008f62:	693a      	ldr	r2, [r7, #16]
 8008f64:	4313      	orrs	r3, r2
 8008f66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	4a18      	ldr	r2, [pc, #96]	; (8008fcc <TIM_OC6_SetConfig+0xb8>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d00f      	beq.n	8008f90 <TIM_OC6_SetConfig+0x7c>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	4a17      	ldr	r2, [pc, #92]	; (8008fd0 <TIM_OC6_SetConfig+0xbc>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d00b      	beq.n	8008f90 <TIM_OC6_SetConfig+0x7c>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	4a16      	ldr	r2, [pc, #88]	; (8008fd4 <TIM_OC6_SetConfig+0xc0>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d007      	beq.n	8008f90 <TIM_OC6_SetConfig+0x7c>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	4a15      	ldr	r2, [pc, #84]	; (8008fd8 <TIM_OC6_SetConfig+0xc4>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d003      	beq.n	8008f90 <TIM_OC6_SetConfig+0x7c>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	4a14      	ldr	r2, [pc, #80]	; (8008fdc <TIM_OC6_SetConfig+0xc8>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d109      	bne.n	8008fa4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008f96:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	695b      	ldr	r3, [r3, #20]
 8008f9c:	029b      	lsls	r3, r3, #10
 8008f9e:	697a      	ldr	r2, [r7, #20]
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	697a      	ldr	r2, [r7, #20]
 8008fa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	68fa      	ldr	r2, [r7, #12]
 8008fae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	685a      	ldr	r2, [r3, #4]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	693a      	ldr	r2, [r7, #16]
 8008fbc:	621a      	str	r2, [r3, #32]
}
 8008fbe:	bf00      	nop
 8008fc0:	371c      	adds	r7, #28
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc8:	4770      	bx	lr
 8008fca:	bf00      	nop
 8008fcc:	40012c00 	.word	0x40012c00
 8008fd0:	40013400 	.word	0x40013400
 8008fd4:	40014000 	.word	0x40014000
 8008fd8:	40014400 	.word	0x40014400
 8008fdc:	40014800 	.word	0x40014800

08008fe0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b087      	sub	sp, #28
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	60f8      	str	r0, [r7, #12]
 8008fe8:	60b9      	str	r1, [r7, #8]
 8008fea:	607a      	str	r2, [r7, #4]
 8008fec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	6a1b      	ldr	r3, [r3, #32]
 8008ff2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	6a1b      	ldr	r3, [r3, #32]
 8008ff8:	f023 0201 	bic.w	r2, r3, #1
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	699b      	ldr	r3, [r3, #24]
 8009004:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	4a26      	ldr	r2, [pc, #152]	; (80090a4 <TIM_TI1_SetConfig+0xc4>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d017      	beq.n	800903e <TIM_TI1_SetConfig+0x5e>
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009014:	d013      	beq.n	800903e <TIM_TI1_SetConfig+0x5e>
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	4a23      	ldr	r2, [pc, #140]	; (80090a8 <TIM_TI1_SetConfig+0xc8>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d00f      	beq.n	800903e <TIM_TI1_SetConfig+0x5e>
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	4a22      	ldr	r2, [pc, #136]	; (80090ac <TIM_TI1_SetConfig+0xcc>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d00b      	beq.n	800903e <TIM_TI1_SetConfig+0x5e>
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	4a21      	ldr	r2, [pc, #132]	; (80090b0 <TIM_TI1_SetConfig+0xd0>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d007      	beq.n	800903e <TIM_TI1_SetConfig+0x5e>
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	4a20      	ldr	r2, [pc, #128]	; (80090b4 <TIM_TI1_SetConfig+0xd4>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d003      	beq.n	800903e <TIM_TI1_SetConfig+0x5e>
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	4a1f      	ldr	r2, [pc, #124]	; (80090b8 <TIM_TI1_SetConfig+0xd8>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d101      	bne.n	8009042 <TIM_TI1_SetConfig+0x62>
 800903e:	2301      	movs	r3, #1
 8009040:	e000      	b.n	8009044 <TIM_TI1_SetConfig+0x64>
 8009042:	2300      	movs	r3, #0
 8009044:	2b00      	cmp	r3, #0
 8009046:	d008      	beq.n	800905a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	f023 0303 	bic.w	r3, r3, #3
 800904e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009050:	697a      	ldr	r2, [r7, #20]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	4313      	orrs	r3, r2
 8009056:	617b      	str	r3, [r7, #20]
 8009058:	e003      	b.n	8009062 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	f043 0301 	orr.w	r3, r3, #1
 8009060:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009068:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	011b      	lsls	r3, r3, #4
 800906e:	b2db      	uxtb	r3, r3
 8009070:	697a      	ldr	r2, [r7, #20]
 8009072:	4313      	orrs	r3, r2
 8009074:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	f023 030a 	bic.w	r3, r3, #10
 800907c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	f003 030a 	and.w	r3, r3, #10
 8009084:	693a      	ldr	r2, [r7, #16]
 8009086:	4313      	orrs	r3, r2
 8009088:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	697a      	ldr	r2, [r7, #20]
 800908e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	693a      	ldr	r2, [r7, #16]
 8009094:	621a      	str	r2, [r3, #32]
}
 8009096:	bf00      	nop
 8009098:	371c      	adds	r7, #28
 800909a:	46bd      	mov	sp, r7
 800909c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop
 80090a4:	40012c00 	.word	0x40012c00
 80090a8:	40000400 	.word	0x40000400
 80090ac:	40000800 	.word	0x40000800
 80090b0:	40000c00 	.word	0x40000c00
 80090b4:	40013400 	.word	0x40013400
 80090b8:	40014000 	.word	0x40014000

080090bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80090bc:	b480      	push	{r7}
 80090be:	b087      	sub	sp, #28
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	6a1b      	ldr	r3, [r3, #32]
 80090cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	6a1b      	ldr	r3, [r3, #32]
 80090d2:	f023 0201 	bic.w	r2, r3, #1
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	699b      	ldr	r3, [r3, #24]
 80090de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80090e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	011b      	lsls	r3, r3, #4
 80090ec:	693a      	ldr	r2, [r7, #16]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	f023 030a 	bic.w	r3, r3, #10
 80090f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80090fa:	697a      	ldr	r2, [r7, #20]
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	4313      	orrs	r3, r2
 8009100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	693a      	ldr	r2, [r7, #16]
 8009106:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	697a      	ldr	r2, [r7, #20]
 800910c:	621a      	str	r2, [r3, #32]
}
 800910e:	bf00      	nop
 8009110:	371c      	adds	r7, #28
 8009112:	46bd      	mov	sp, r7
 8009114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009118:	4770      	bx	lr

0800911a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800911a:	b480      	push	{r7}
 800911c:	b087      	sub	sp, #28
 800911e:	af00      	add	r7, sp, #0
 8009120:	60f8      	str	r0, [r7, #12]
 8009122:	60b9      	str	r1, [r7, #8]
 8009124:	607a      	str	r2, [r7, #4]
 8009126:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	6a1b      	ldr	r3, [r3, #32]
 800912c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	6a1b      	ldr	r3, [r3, #32]
 8009132:	f023 0210 	bic.w	r2, r3, #16
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	699b      	ldr	r3, [r3, #24]
 800913e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009146:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	021b      	lsls	r3, r3, #8
 800914c:	693a      	ldr	r2, [r7, #16]
 800914e:	4313      	orrs	r3, r2
 8009150:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009158:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	031b      	lsls	r3, r3, #12
 800915e:	b29b      	uxth	r3, r3
 8009160:	693a      	ldr	r2, [r7, #16]
 8009162:	4313      	orrs	r3, r2
 8009164:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800916c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	011b      	lsls	r3, r3, #4
 8009172:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009176:	697a      	ldr	r2, [r7, #20]
 8009178:	4313      	orrs	r3, r2
 800917a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	693a      	ldr	r2, [r7, #16]
 8009180:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	697a      	ldr	r2, [r7, #20]
 8009186:	621a      	str	r2, [r3, #32]
}
 8009188:	bf00      	nop
 800918a:	371c      	adds	r7, #28
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr

08009194 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009194:	b480      	push	{r7}
 8009196:	b087      	sub	sp, #28
 8009198:	af00      	add	r7, sp, #0
 800919a:	60f8      	str	r0, [r7, #12]
 800919c:	60b9      	str	r1, [r7, #8]
 800919e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	6a1b      	ldr	r3, [r3, #32]
 80091a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	6a1b      	ldr	r3, [r3, #32]
 80091aa:	f023 0210 	bic.w	r2, r3, #16
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	699b      	ldr	r3, [r3, #24]
 80091b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80091be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	031b      	lsls	r3, r3, #12
 80091c4:	693a      	ldr	r2, [r7, #16]
 80091c6:	4313      	orrs	r3, r2
 80091c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80091d0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	011b      	lsls	r3, r3, #4
 80091d6:	697a      	ldr	r2, [r7, #20]
 80091d8:	4313      	orrs	r3, r2
 80091da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	693a      	ldr	r2, [r7, #16]
 80091e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	697a      	ldr	r2, [r7, #20]
 80091e6:	621a      	str	r2, [r3, #32]
}
 80091e8:	bf00      	nop
 80091ea:	371c      	adds	r7, #28
 80091ec:	46bd      	mov	sp, r7
 80091ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f2:	4770      	bx	lr

080091f4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b087      	sub	sp, #28
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	607a      	str	r2, [r7, #4]
 8009200:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	6a1b      	ldr	r3, [r3, #32]
 8009206:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	6a1b      	ldr	r3, [r3, #32]
 800920c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	69db      	ldr	r3, [r3, #28]
 8009218:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	f023 0303 	bic.w	r3, r3, #3
 8009220:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8009222:	693a      	ldr	r2, [r7, #16]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	4313      	orrs	r3, r2
 8009228:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009230:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009232:	683b      	ldr	r3, [r7, #0]
 8009234:	011b      	lsls	r3, r3, #4
 8009236:	b2db      	uxtb	r3, r3
 8009238:	693a      	ldr	r2, [r7, #16]
 800923a:	4313      	orrs	r3, r2
 800923c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8009244:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	021b      	lsls	r3, r3, #8
 800924a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800924e:	697a      	ldr	r2, [r7, #20]
 8009250:	4313      	orrs	r3, r2
 8009252:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	693a      	ldr	r2, [r7, #16]
 8009258:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	697a      	ldr	r2, [r7, #20]
 800925e:	621a      	str	r2, [r3, #32]
}
 8009260:	bf00      	nop
 8009262:	371c      	adds	r7, #28
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800926c:	b480      	push	{r7}
 800926e:	b087      	sub	sp, #28
 8009270:	af00      	add	r7, sp, #0
 8009272:	60f8      	str	r0, [r7, #12]
 8009274:	60b9      	str	r1, [r7, #8]
 8009276:	607a      	str	r2, [r7, #4]
 8009278:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	6a1b      	ldr	r3, [r3, #32]
 800927e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	6a1b      	ldr	r3, [r3, #32]
 8009284:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	69db      	ldr	r3, [r3, #28]
 8009290:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009298:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	021b      	lsls	r3, r3, #8
 800929e:	693a      	ldr	r2, [r7, #16]
 80092a0:	4313      	orrs	r3, r2
 80092a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80092a4:	693b      	ldr	r3, [r7, #16]
 80092a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80092aa:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	031b      	lsls	r3, r3, #12
 80092b0:	b29b      	uxth	r3, r3
 80092b2:	693a      	ldr	r2, [r7, #16]
 80092b4:	4313      	orrs	r3, r2
 80092b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80092be:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	031b      	lsls	r3, r3, #12
 80092c4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80092c8:	697a      	ldr	r2, [r7, #20]
 80092ca:	4313      	orrs	r3, r2
 80092cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	693a      	ldr	r2, [r7, #16]
 80092d2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	621a      	str	r2, [r3, #32]
}
 80092da:	bf00      	nop
 80092dc:	371c      	adds	r7, #28
 80092de:	46bd      	mov	sp, r7
 80092e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e4:	4770      	bx	lr

080092e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80092e6:	b480      	push	{r7}
 80092e8:	b085      	sub	sp, #20
 80092ea:	af00      	add	r7, sp, #0
 80092ec:	6078      	str	r0, [r7, #4]
 80092ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	689b      	ldr	r3, [r3, #8]
 80092f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80092fe:	683a      	ldr	r2, [r7, #0]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	4313      	orrs	r3, r2
 8009304:	f043 0307 	orr.w	r3, r3, #7
 8009308:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	68fa      	ldr	r2, [r7, #12]
 800930e:	609a      	str	r2, [r3, #8]
}
 8009310:	bf00      	nop
 8009312:	3714      	adds	r7, #20
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr

0800931c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800931c:	b480      	push	{r7}
 800931e:	b087      	sub	sp, #28
 8009320:	af00      	add	r7, sp, #0
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	607a      	str	r2, [r7, #4]
 8009328:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	689b      	ldr	r3, [r3, #8]
 800932e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009336:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	021a      	lsls	r2, r3, #8
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	431a      	orrs	r2, r3
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	4313      	orrs	r3, r2
 8009344:	697a      	ldr	r2, [r7, #20]
 8009346:	4313      	orrs	r3, r2
 8009348:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	697a      	ldr	r2, [r7, #20]
 800934e:	609a      	str	r2, [r3, #8]
}
 8009350:	bf00      	nop
 8009352:	371c      	adds	r7, #28
 8009354:	46bd      	mov	sp, r7
 8009356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935a:	4770      	bx	lr

0800935c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800935c:	b480      	push	{r7}
 800935e:	b087      	sub	sp, #28
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	60b9      	str	r1, [r7, #8]
 8009366:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	f003 031f 	and.w	r3, r3, #31
 800936e:	2201      	movs	r2, #1
 8009370:	fa02 f303 	lsl.w	r3, r2, r3
 8009374:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6a1a      	ldr	r2, [r3, #32]
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	43db      	mvns	r3, r3
 800937e:	401a      	ands	r2, r3
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6a1a      	ldr	r2, [r3, #32]
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	f003 031f 	and.w	r3, r3, #31
 800938e:	6879      	ldr	r1, [r7, #4]
 8009390:	fa01 f303 	lsl.w	r3, r1, r3
 8009394:	431a      	orrs	r2, r3
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	621a      	str	r2, [r3, #32]
}
 800939a:	bf00      	nop
 800939c:	371c      	adds	r7, #28
 800939e:	46bd      	mov	sp, r7
 80093a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a4:	4770      	bx	lr
	...

080093a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80093a8:	b480      	push	{r7}
 80093aa:	b085      	sub	sp, #20
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093b8:	2b01      	cmp	r3, #1
 80093ba:	d101      	bne.n	80093c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80093bc:	2302      	movs	r3, #2
 80093be:	e068      	b.n	8009492 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2201      	movs	r2, #1
 80093c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2202      	movs	r2, #2
 80093cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	689b      	ldr	r3, [r3, #8]
 80093de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4a2e      	ldr	r2, [pc, #184]	; (80094a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d004      	beq.n	80093f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a2d      	ldr	r2, [pc, #180]	; (80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d108      	bne.n	8009406 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80093fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	68fa      	ldr	r2, [r7, #12]
 8009402:	4313      	orrs	r3, r2
 8009404:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800940c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	68fa      	ldr	r2, [r7, #12]
 8009414:	4313      	orrs	r3, r2
 8009416:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	68fa      	ldr	r2, [r7, #12]
 800941e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4a1e      	ldr	r2, [pc, #120]	; (80094a0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d01d      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009432:	d018      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4a1b      	ldr	r2, [pc, #108]	; (80094a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d013      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4a1a      	ldr	r2, [pc, #104]	; (80094ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d00e      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4a18      	ldr	r2, [pc, #96]	; (80094b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d009      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4a13      	ldr	r2, [pc, #76]	; (80094a4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d004      	beq.n	8009466 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	4a14      	ldr	r2, [pc, #80]	; (80094b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d10c      	bne.n	8009480 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800946c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	689b      	ldr	r3, [r3, #8]
 8009472:	68ba      	ldr	r2, [r7, #8]
 8009474:	4313      	orrs	r3, r2
 8009476:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68ba      	ldr	r2, [r7, #8]
 800947e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2201      	movs	r2, #1
 8009484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2200      	movs	r2, #0
 800948c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009490:	2300      	movs	r3, #0
}
 8009492:	4618      	mov	r0, r3
 8009494:	3714      	adds	r7, #20
 8009496:	46bd      	mov	sp, r7
 8009498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949c:	4770      	bx	lr
 800949e:	bf00      	nop
 80094a0:	40012c00 	.word	0x40012c00
 80094a4:	40013400 	.word	0x40013400
 80094a8:	40000400 	.word	0x40000400
 80094ac:	40000800 	.word	0x40000800
 80094b0:	40000c00 	.word	0x40000c00
 80094b4:	40014000 	.word	0x40014000

080094b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80094c2:	2300      	movs	r3, #0
 80094c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	d101      	bne.n	80094d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80094d0:	2302      	movs	r3, #2
 80094d2:	e065      	b.n	80095a0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	68db      	ldr	r3, [r3, #12]
 80094e6:	4313      	orrs	r3, r2
 80094e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	4313      	orrs	r3, r2
 80094f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	685b      	ldr	r3, [r3, #4]
 8009502:	4313      	orrs	r3, r2
 8009504:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4313      	orrs	r3, r2
 8009512:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	691b      	ldr	r3, [r3, #16]
 800951e:	4313      	orrs	r3, r2
 8009520:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	695b      	ldr	r3, [r3, #20]
 800952c:	4313      	orrs	r3, r2
 800952e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800953a:	4313      	orrs	r3, r2
 800953c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	699b      	ldr	r3, [r3, #24]
 8009548:	041b      	lsls	r3, r3, #16
 800954a:	4313      	orrs	r3, r2
 800954c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	4a16      	ldr	r2, [pc, #88]	; (80095ac <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d004      	beq.n	8009562 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a14      	ldr	r2, [pc, #80]	; (80095b0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d115      	bne.n	800958e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800956c:	051b      	lsls	r3, r3, #20
 800956e:	4313      	orrs	r3, r2
 8009570:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	69db      	ldr	r3, [r3, #28]
 800957c:	4313      	orrs	r3, r2
 800957e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	6a1b      	ldr	r3, [r3, #32]
 800958a:	4313      	orrs	r3, r2
 800958c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	68fa      	ldr	r2, [r7, #12]
 8009594:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2200      	movs	r2, #0
 800959a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800959e:	2300      	movs	r3, #0
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3714      	adds	r7, #20
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr
 80095ac:	40012c00 	.word	0x40012c00
 80095b0:	40013400 	.word	0x40013400

080095b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80095b4:	b480      	push	{r7}
 80095b6:	b083      	sub	sp, #12
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80095bc:	bf00      	nop
 80095be:	370c      	adds	r7, #12
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr

080095c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b083      	sub	sp, #12
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80095d0:	bf00      	nop
 80095d2:	370c      	adds	r7, #12
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr

080095dc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80095dc:	b480      	push	{r7}
 80095de:	b083      	sub	sp, #12
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80095e4:	bf00      	nop
 80095e6:	370c      	adds	r7, #12
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b082      	sub	sp, #8
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d101      	bne.n	8009602 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80095fe:	2301      	movs	r3, #1
 8009600:	e040      	b.n	8009684 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009606:	2b00      	cmp	r3, #0
 8009608:	d106      	bne.n	8009618 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2200      	movs	r2, #0
 800960e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f7f9 ff7e 	bl	8003514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2224      	movs	r2, #36	; 0x24
 800961c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f022 0201 	bic.w	r2, r2, #1
 800962c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009632:	2b00      	cmp	r3, #0
 8009634:	d002      	beq.n	800963c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f001 f866 	bl	800a708 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 fdab 	bl	800a198 <UART_SetConfig>
 8009642:	4603      	mov	r3, r0
 8009644:	2b01      	cmp	r3, #1
 8009646:	d101      	bne.n	800964c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009648:	2301      	movs	r3, #1
 800964a:	e01b      	b.n	8009684 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	685a      	ldr	r2, [r3, #4]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800965a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	689a      	ldr	r2, [r3, #8]
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800966a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	681a      	ldr	r2, [r3, #0]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f042 0201 	orr.w	r2, r2, #1
 800967a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f001 f8e5 	bl	800a84c <UART_CheckIdleState>
 8009682:	4603      	mov	r3, r0
}
 8009684:	4618      	mov	r0, r3
 8009686:	3708      	adds	r7, #8
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b082      	sub	sp, #8
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d101      	bne.n	800969e <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800969a:	2301      	movs	r3, #1
 800969c:	e048      	b.n	8009730 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d106      	bne.n	80096b4 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2200      	movs	r2, #0
 80096aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	f7f9 ff30 	bl	8003514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2224      	movs	r2, #36	; 0x24
 80096b8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	681a      	ldr	r2, [r3, #0]
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f022 0201 	bic.w	r2, r2, #1
 80096c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d002      	beq.n	80096d8 <HAL_HalfDuplex_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f001 f818 	bl	800a708 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f000 fd5d 	bl	800a198 <UART_SetConfig>
 80096de:	4603      	mov	r3, r0
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	d101      	bne.n	80096e8 <HAL_HalfDuplex_Init+0x5c>
  {
    return HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e023      	b.n	8009730 <HAL_HalfDuplex_Init+0xa4>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	685a      	ldr	r2, [r3, #4]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80096f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	689a      	ldr	r2, [r3, #8]
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8009706:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	689a      	ldr	r2, [r3, #8]
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f042 0208 	orr.w	r2, r2, #8
 8009716:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	681a      	ldr	r2, [r3, #0]
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	f042 0201 	orr.w	r2, r2, #1
 8009726:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f001 f88f 	bl	800a84c <UART_CheckIdleState>
 800972e:	4603      	mov	r3, r0
}
 8009730:	4618      	mov	r0, r3
 8009732:	3708      	adds	r7, #8
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b08a      	sub	sp, #40	; 0x28
 800973c:	af02      	add	r7, sp, #8
 800973e:	60f8      	str	r0, [r7, #12]
 8009740:	60b9      	str	r1, [r7, #8]
 8009742:	603b      	str	r3, [r7, #0]
 8009744:	4613      	mov	r3, r2
 8009746:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800974c:	2b20      	cmp	r3, #32
 800974e:	d178      	bne.n	8009842 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d002      	beq.n	800975c <HAL_UART_Transmit+0x24>
 8009756:	88fb      	ldrh	r3, [r7, #6]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d101      	bne.n	8009760 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800975c:	2301      	movs	r3, #1
 800975e:	e071      	b.n	8009844 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2200      	movs	r2, #0
 8009764:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2221      	movs	r2, #33	; 0x21
 800976c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800976e:	f7fa fa73 	bl	8003c58 <HAL_GetTick>
 8009772:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	88fa      	ldrh	r2, [r7, #6]
 8009778:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	88fa      	ldrh	r2, [r7, #6]
 8009780:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	689b      	ldr	r3, [r3, #8]
 8009788:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800978c:	d108      	bne.n	80097a0 <HAL_UART_Transmit+0x68>
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	691b      	ldr	r3, [r3, #16]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d104      	bne.n	80097a0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009796:	2300      	movs	r3, #0
 8009798:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	61bb      	str	r3, [r7, #24]
 800979e:	e003      	b.n	80097a8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80097a4:	2300      	movs	r3, #0
 80097a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80097a8:	e030      	b.n	800980c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	9300      	str	r3, [sp, #0]
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	2200      	movs	r2, #0
 80097b2:	2180      	movs	r1, #128	; 0x80
 80097b4:	68f8      	ldr	r0, [r7, #12]
 80097b6:	f001 f8f1 	bl	800a99c <UART_WaitOnFlagUntilTimeout>
 80097ba:	4603      	mov	r3, r0
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d004      	beq.n	80097ca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	2220      	movs	r2, #32
 80097c4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80097c6:	2303      	movs	r3, #3
 80097c8:	e03c      	b.n	8009844 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80097ca:	69fb      	ldr	r3, [r7, #28]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d10b      	bne.n	80097e8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80097d0:	69bb      	ldr	r3, [r7, #24]
 80097d2:	881a      	ldrh	r2, [r3, #0]
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80097dc:	b292      	uxth	r2, r2
 80097de:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80097e0:	69bb      	ldr	r3, [r7, #24]
 80097e2:	3302      	adds	r3, #2
 80097e4:	61bb      	str	r3, [r7, #24]
 80097e6:	e008      	b.n	80097fa <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80097e8:	69fb      	ldr	r3, [r7, #28]
 80097ea:	781a      	ldrb	r2, [r3, #0]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	b292      	uxth	r2, r2
 80097f2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80097f4:	69fb      	ldr	r3, [r7, #28]
 80097f6:	3301      	adds	r3, #1
 80097f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009800:	b29b      	uxth	r3, r3
 8009802:	3b01      	subs	r3, #1
 8009804:	b29a      	uxth	r2, r3
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009812:	b29b      	uxth	r3, r3
 8009814:	2b00      	cmp	r3, #0
 8009816:	d1c8      	bne.n	80097aa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	9300      	str	r3, [sp, #0]
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	2200      	movs	r2, #0
 8009820:	2140      	movs	r1, #64	; 0x40
 8009822:	68f8      	ldr	r0, [r7, #12]
 8009824:	f001 f8ba 	bl	800a99c <UART_WaitOnFlagUntilTimeout>
 8009828:	4603      	mov	r3, r0
 800982a:	2b00      	cmp	r3, #0
 800982c:	d004      	beq.n	8009838 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2220      	movs	r2, #32
 8009832:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8009834:	2303      	movs	r3, #3
 8009836:	e005      	b.n	8009844 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2220      	movs	r2, #32
 800983c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800983e:	2300      	movs	r3, #0
 8009840:	e000      	b.n	8009844 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8009842:	2302      	movs	r3, #2
  }
}
 8009844:	4618      	mov	r0, r3
 8009846:	3720      	adds	r7, #32
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}

0800984c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b08a      	sub	sp, #40	; 0x28
 8009850:	af02      	add	r7, sp, #8
 8009852:	60f8      	str	r0, [r7, #12]
 8009854:	60b9      	str	r1, [r7, #8]
 8009856:	603b      	str	r3, [r7, #0]
 8009858:	4613      	mov	r3, r2
 800985a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009862:	2b20      	cmp	r3, #32
 8009864:	f040 80b6 	bne.w	80099d4 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d002      	beq.n	8009874 <HAL_UART_Receive+0x28>
 800986e:	88fb      	ldrh	r3, [r7, #6]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d101      	bne.n	8009878 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8009874:	2301      	movs	r3, #1
 8009876:	e0ae      	b.n	80099d6 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2200      	movs	r2, #0
 800987c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2222      	movs	r2, #34	; 0x22
 8009884:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	2200      	movs	r2, #0
 800988c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800988e:	f7fa f9e3 	bl	8003c58 <HAL_GetTick>
 8009892:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	88fa      	ldrh	r2, [r7, #6]
 8009898:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	88fa      	ldrh	r2, [r7, #6]
 80098a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098ac:	d10e      	bne.n	80098cc <HAL_UART_Receive+0x80>
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	691b      	ldr	r3, [r3, #16]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d105      	bne.n	80098c2 <HAL_UART_Receive+0x76>
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f240 12ff 	movw	r2, #511	; 0x1ff
 80098bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80098c0:	e02d      	b.n	800991e <HAL_UART_Receive+0xd2>
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	22ff      	movs	r2, #255	; 0xff
 80098c6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80098ca:	e028      	b.n	800991e <HAL_UART_Receive+0xd2>
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	689b      	ldr	r3, [r3, #8]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d10d      	bne.n	80098f0 <HAL_UART_Receive+0xa4>
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	691b      	ldr	r3, [r3, #16]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d104      	bne.n	80098e6 <HAL_UART_Receive+0x9a>
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	22ff      	movs	r2, #255	; 0xff
 80098e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80098e4:	e01b      	b.n	800991e <HAL_UART_Receive+0xd2>
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	227f      	movs	r2, #127	; 0x7f
 80098ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80098ee:	e016      	b.n	800991e <HAL_UART_Receive+0xd2>
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	689b      	ldr	r3, [r3, #8]
 80098f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80098f8:	d10d      	bne.n	8009916 <HAL_UART_Receive+0xca>
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	691b      	ldr	r3, [r3, #16]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d104      	bne.n	800990c <HAL_UART_Receive+0xc0>
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	227f      	movs	r2, #127	; 0x7f
 8009906:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800990a:	e008      	b.n	800991e <HAL_UART_Receive+0xd2>
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	223f      	movs	r2, #63	; 0x3f
 8009910:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009914:	e003      	b.n	800991e <HAL_UART_Receive+0xd2>
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	2200      	movs	r2, #0
 800991a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009924:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	689b      	ldr	r3, [r3, #8]
 800992a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800992e:	d108      	bne.n	8009942 <HAL_UART_Receive+0xf6>
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	691b      	ldr	r3, [r3, #16]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d104      	bne.n	8009942 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8009938:	2300      	movs	r3, #0
 800993a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	61bb      	str	r3, [r7, #24]
 8009940:	e003      	b.n	800994a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009946:	2300      	movs	r3, #0
 8009948:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800994a:	e037      	b.n	80099bc <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	9300      	str	r3, [sp, #0]
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	2200      	movs	r2, #0
 8009954:	2120      	movs	r1, #32
 8009956:	68f8      	ldr	r0, [r7, #12]
 8009958:	f001 f820 	bl	800a99c <UART_WaitOnFlagUntilTimeout>
 800995c:	4603      	mov	r3, r0
 800995e:	2b00      	cmp	r3, #0
 8009960:	d005      	beq.n	800996e <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2220      	movs	r2, #32
 8009966:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800996a:	2303      	movs	r3, #3
 800996c:	e033      	b.n	80099d6 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 800996e:	69fb      	ldr	r3, [r7, #28]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d10c      	bne.n	800998e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800997a:	b29a      	uxth	r2, r3
 800997c:	8a7b      	ldrh	r3, [r7, #18]
 800997e:	4013      	ands	r3, r2
 8009980:	b29a      	uxth	r2, r3
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009986:	69bb      	ldr	r3, [r7, #24]
 8009988:	3302      	adds	r3, #2
 800998a:	61bb      	str	r3, [r7, #24]
 800998c:	e00d      	b.n	80099aa <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009994:	b29b      	uxth	r3, r3
 8009996:	b2da      	uxtb	r2, r3
 8009998:	8a7b      	ldrh	r3, [r7, #18]
 800999a:	b2db      	uxtb	r3, r3
 800999c:	4013      	ands	r3, r2
 800999e:	b2da      	uxtb	r2, r3
 80099a0:	69fb      	ldr	r3, [r7, #28]
 80099a2:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80099a4:	69fb      	ldr	r3, [r7, #28]
 80099a6:	3301      	adds	r3, #1
 80099a8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	3b01      	subs	r3, #1
 80099b4:	b29a      	uxth	r2, r3
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80099c2:	b29b      	uxth	r3, r3
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d1c1      	bne.n	800994c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2220      	movs	r2, #32
 80099cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 80099d0:	2300      	movs	r3, #0
 80099d2:	e000      	b.n	80099d6 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80099d4:	2302      	movs	r3, #2
  }
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3720      	adds	r7, #32
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}
	...

080099e0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b08a      	sub	sp, #40	; 0x28
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	60f8      	str	r0, [r7, #12]
 80099e8:	60b9      	str	r1, [r7, #8]
 80099ea:	4613      	mov	r3, r2
 80099ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80099f4:	2b20      	cmp	r3, #32
 80099f6:	d137      	bne.n	8009a68 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d002      	beq.n	8009a04 <HAL_UART_Receive_IT+0x24>
 80099fe:	88fb      	ldrh	r3, [r7, #6]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d101      	bne.n	8009a08 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009a04:	2301      	movs	r3, #1
 8009a06:	e030      	b.n	8009a6a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	4a18      	ldr	r2, [pc, #96]	; (8009a74 <HAL_UART_Receive_IT+0x94>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d01f      	beq.n	8009a58 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d018      	beq.n	8009a58 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	e853 3f00 	ldrex	r3, [r3]
 8009a32:	613b      	str	r3, [r7, #16]
   return(result);
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009a3a:	627b      	str	r3, [r7, #36]	; 0x24
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	461a      	mov	r2, r3
 8009a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a44:	623b      	str	r3, [r7, #32]
 8009a46:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a48:	69f9      	ldr	r1, [r7, #28]
 8009a4a:	6a3a      	ldr	r2, [r7, #32]
 8009a4c:	e841 2300 	strex	r3, r2, [r1]
 8009a50:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a52:	69bb      	ldr	r3, [r7, #24]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d1e6      	bne.n	8009a26 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009a58:	88fb      	ldrh	r3, [r7, #6]
 8009a5a:	461a      	mov	r2, r3
 8009a5c:	68b9      	ldr	r1, [r7, #8]
 8009a5e:	68f8      	ldr	r0, [r7, #12]
 8009a60:	f001 f804 	bl	800aa6c <UART_Start_Receive_IT>
 8009a64:	4603      	mov	r3, r0
 8009a66:	e000      	b.n	8009a6a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009a68:	2302      	movs	r3, #2
  }
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3728      	adds	r7, #40	; 0x28
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
 8009a72:	bf00      	nop
 8009a74:	40008000 	.word	0x40008000

08009a78 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b08a      	sub	sp, #40	; 0x28
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	4613      	mov	r3, r2
 8009a84:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009a8a:	2b20      	cmp	r3, #32
 8009a8c:	d165      	bne.n	8009b5a <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d002      	beq.n	8009a9a <HAL_UART_Transmit_DMA+0x22>
 8009a94:	88fb      	ldrh	r3, [r7, #6]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d101      	bne.n	8009a9e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	e05e      	b.n	8009b5c <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	68ba      	ldr	r2, [r7, #8]
 8009aa2:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	88fa      	ldrh	r2, [r7, #6]
 8009aa8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	88fa      	ldrh	r2, [r7, #6]
 8009ab0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	2221      	movs	r2, #33	; 0x21
 8009ac0:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d027      	beq.n	8009b1a <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ace:	4a25      	ldr	r2, [pc, #148]	; (8009b64 <HAL_UART_Transmit_DMA+0xec>)
 8009ad0:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ad6:	4a24      	ldr	r2, [pc, #144]	; (8009b68 <HAL_UART_Transmit_DMA+0xf0>)
 8009ad8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ade:	4a23      	ldr	r2, [pc, #140]	; (8009b6c <HAL_UART_Transmit_DMA+0xf4>)
 8009ae0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009af2:	4619      	mov	r1, r3
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	3328      	adds	r3, #40	; 0x28
 8009afa:	461a      	mov	r2, r3
 8009afc:	88fb      	ldrh	r3, [r7, #6]
 8009afe:	f7fc f805 	bl	8005b0c <HAL_DMA_Start_IT>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d008      	beq.n	8009b1a <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	2210      	movs	r2, #16
 8009b0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	2220      	movs	r2, #32
 8009b14:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8009b16:	2301      	movs	r3, #1
 8009b18:	e020      	b.n	8009b5c <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2240      	movs	r2, #64	; 0x40
 8009b20:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	3308      	adds	r3, #8
 8009b28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	e853 3f00 	ldrex	r3, [r3]
 8009b30:	613b      	str	r3, [r7, #16]
   return(result);
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b38:	627b      	str	r3, [r7, #36]	; 0x24
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	3308      	adds	r3, #8
 8009b40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b42:	623a      	str	r2, [r7, #32]
 8009b44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b46:	69f9      	ldr	r1, [r7, #28]
 8009b48:	6a3a      	ldr	r2, [r7, #32]
 8009b4a:	e841 2300 	strex	r3, r2, [r1]
 8009b4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b50:	69bb      	ldr	r3, [r7, #24]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d1e5      	bne.n	8009b22 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8009b56:	2300      	movs	r3, #0
 8009b58:	e000      	b.n	8009b5c <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8009b5a:	2302      	movs	r3, #2
  }
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	3728      	adds	r7, #40	; 0x28
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}
 8009b64:	0800ad0d 	.word	0x0800ad0d
 8009b68:	0800ada7 	.word	0x0800ada7
 8009b6c:	0800adc3 	.word	0x0800adc3

08009b70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b0ba      	sub	sp, #232	; 0xe8
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	69db      	ldr	r3, [r3, #28]
 8009b7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	689b      	ldr	r3, [r3, #8]
 8009b92:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009b96:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009b9a:	f640 030f 	movw	r3, #2063	; 0x80f
 8009b9e:	4013      	ands	r3, r2
 8009ba0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009ba4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d115      	bne.n	8009bd8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009bac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bb0:	f003 0320 	and.w	r3, r3, #32
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d00f      	beq.n	8009bd8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009bb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bbc:	f003 0320 	and.w	r3, r3, #32
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d009      	beq.n	8009bd8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	f000 82ae 	beq.w	800a12a <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	4798      	blx	r3
      }
      return;
 8009bd6:	e2a8      	b.n	800a12a <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8009bd8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	f000 8117 	beq.w	8009e10 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009be2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009be6:	f003 0301 	and.w	r3, r3, #1
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d106      	bne.n	8009bfc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009bee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009bf2:	4b85      	ldr	r3, [pc, #532]	; (8009e08 <HAL_UART_IRQHandler+0x298>)
 8009bf4:	4013      	ands	r3, r2
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	f000 810a 	beq.w	8009e10 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009bfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c00:	f003 0301 	and.w	r3, r3, #1
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d011      	beq.n	8009c2c <HAL_UART_IRQHandler+0xbc>
 8009c08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d00b      	beq.n	8009c2c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	2201      	movs	r2, #1
 8009c1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c22:	f043 0201 	orr.w	r2, r3, #1
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c30:	f003 0302 	and.w	r3, r3, #2
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d011      	beq.n	8009c5c <HAL_UART_IRQHandler+0xec>
 8009c38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c3c:	f003 0301 	and.w	r3, r3, #1
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d00b      	beq.n	8009c5c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	2202      	movs	r2, #2
 8009c4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c52:	f043 0204 	orr.w	r2, r3, #4
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c60:	f003 0304 	and.w	r3, r3, #4
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d011      	beq.n	8009c8c <HAL_UART_IRQHandler+0x11c>
 8009c68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009c6c:	f003 0301 	and.w	r3, r3, #1
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d00b      	beq.n	8009c8c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	2204      	movs	r2, #4
 8009c7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c82:	f043 0202 	orr.w	r2, r3, #2
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c90:	f003 0308 	and.w	r3, r3, #8
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d017      	beq.n	8009cc8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c9c:	f003 0320 	and.w	r3, r3, #32
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d105      	bne.n	8009cb0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009ca4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ca8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d00b      	beq.n	8009cc8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	2208      	movs	r2, #8
 8009cb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009cbe:	f043 0208 	orr.w	r2, r3, #8
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ccc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d012      	beq.n	8009cfa <HAL_UART_IRQHandler+0x18a>
 8009cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cd8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d00c      	beq.n	8009cfa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009ce8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009cf0:	f043 0220 	orr.w	r2, r3, #32
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	f000 8214 	beq.w	800a12e <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d0a:	f003 0320 	and.w	r3, r3, #32
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d00d      	beq.n	8009d2e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009d12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d16:	f003 0320 	and.w	r3, r3, #32
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d007      	beq.n	8009d2e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d003      	beq.n	8009d2e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009d34:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	689b      	ldr	r3, [r3, #8]
 8009d3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d42:	2b40      	cmp	r3, #64	; 0x40
 8009d44:	d005      	beq.n	8009d52 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009d46:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009d4a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d04f      	beq.n	8009df2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 ff76 	bl	800ac44 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	689b      	ldr	r3, [r3, #8]
 8009d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d62:	2b40      	cmp	r3, #64	; 0x40
 8009d64:	d141      	bne.n	8009dea <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	3308      	adds	r3, #8
 8009d6c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d70:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009d74:	e853 3f00 	ldrex	r3, [r3]
 8009d78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009d7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009d80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	3308      	adds	r3, #8
 8009d8e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009d92:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009d96:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009d9e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009da2:	e841 2300 	strex	r3, r2, [r1]
 8009da6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009daa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d1d9      	bne.n	8009d66 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d013      	beq.n	8009de2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009dbe:	4a13      	ldr	r2, [pc, #76]	; (8009e0c <HAL_UART_IRQHandler+0x29c>)
 8009dc0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f7fb ff3e 	bl	8005c48 <HAL_DMA_Abort_IT>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d017      	beq.n	8009e02 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dd8:	687a      	ldr	r2, [r7, #4]
 8009dda:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009ddc:	4610      	mov	r0, r2
 8009dde:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009de0:	e00f      	b.n	8009e02 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f000 f9c2 	bl	800a16c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009de8:	e00b      	b.n	8009e02 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 f9be 	bl	800a16c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009df0:	e007      	b.n	8009e02 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f000 f9ba 	bl	800a16c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8009e00:	e195      	b.n	800a12e <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e02:	bf00      	nop
    return;
 8009e04:	e193      	b.n	800a12e <HAL_UART_IRQHandler+0x5be>
 8009e06:	bf00      	nop
 8009e08:	04000120 	.word	0x04000120
 8009e0c:	0800ae41 	.word	0x0800ae41

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009e14:	2b01      	cmp	r3, #1
 8009e16:	f040 814e 	bne.w	800a0b6 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e1e:	f003 0310 	and.w	r3, r3, #16
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	f000 8147 	beq.w	800a0b6 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009e28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e2c:	f003 0310 	and.w	r3, r3, #16
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	f000 8140 	beq.w	800a0b6 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	2210      	movs	r2, #16
 8009e3c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	689b      	ldr	r3, [r3, #8]
 8009e44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e48:	2b40      	cmp	r3, #64	; 0x40
 8009e4a:	f040 80b8 	bne.w	8009fbe <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	685b      	ldr	r3, [r3, #4]
 8009e56:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009e5a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	f000 8167 	beq.w	800a132 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009e6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e6e:	429a      	cmp	r2, r3
 8009e70:	f080 815f 	bcs.w	800a132 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009e7a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f003 0320 	and.w	r3, r3, #32
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f040 8086 	bne.w	8009f9c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e98:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009e9c:	e853 3f00 	ldrex	r3, [r3]
 8009ea0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009ea4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ea8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009eac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	461a      	mov	r2, r3
 8009eb6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009eba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009ebe:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ec2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009ec6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009eca:	e841 2300 	strex	r3, r2, [r1]
 8009ece:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009ed2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d1da      	bne.n	8009e90 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	3308      	adds	r3, #8
 8009ee0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ee2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ee4:	e853 3f00 	ldrex	r3, [r3]
 8009ee8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009eea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009eec:	f023 0301 	bic.w	r3, r3, #1
 8009ef0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	3308      	adds	r3, #8
 8009efa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009efe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009f02:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f04:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009f06:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009f0a:	e841 2300 	strex	r3, r2, [r1]
 8009f0e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009f10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d1e1      	bne.n	8009eda <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	3308      	adds	r3, #8
 8009f1c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f20:	e853 3f00 	ldrex	r3, [r3]
 8009f24:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009f26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f2c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	3308      	adds	r3, #8
 8009f36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009f3a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009f3c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009f40:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009f42:	e841 2300 	strex	r3, r2, [r1]
 8009f46:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009f48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d1e3      	bne.n	8009f16 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2220      	movs	r2, #32
 8009f52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f64:	e853 3f00 	ldrex	r3, [r3]
 8009f68:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009f6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f6c:	f023 0310 	bic.w	r3, r3, #16
 8009f70:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	461a      	mov	r2, r3
 8009f7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009f7e:	65bb      	str	r3, [r7, #88]	; 0x58
 8009f80:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f82:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009f84:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009f86:	e841 2300 	strex	r3, r2, [r1]
 8009f8a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009f8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d1e4      	bne.n	8009f5c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009f96:	4618      	mov	r0, r3
 8009f98:	f7fb fe18 	bl	8005bcc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2202      	movs	r2, #2
 8009fa0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009fae:	b29b      	uxth	r3, r3
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	4619      	mov	r1, r3
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f000 f8e2 	bl	800a180 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009fbc:	e0b9      	b.n	800a132 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009fca:	b29b      	uxth	r3, r3
 8009fcc:	1ad3      	subs	r3, r2, r3
 8009fce:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009fd8:	b29b      	uxth	r3, r3
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	f000 80ab 	beq.w	800a136 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8009fe0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	f000 80a6 	beq.w	800a136 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ff2:	e853 3f00 	ldrex	r3, [r3]
 8009ff6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ffa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009ffe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	461a      	mov	r2, r3
 800a008:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a00c:	647b      	str	r3, [r7, #68]	; 0x44
 800a00e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a010:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a012:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a014:	e841 2300 	strex	r3, r2, [r1]
 800a018:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a01a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d1e4      	bne.n	8009fea <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	3308      	adds	r3, #8
 800a026:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a02a:	e853 3f00 	ldrex	r3, [r3]
 800a02e:	623b      	str	r3, [r7, #32]
   return(result);
 800a030:	6a3b      	ldr	r3, [r7, #32]
 800a032:	f023 0301 	bic.w	r3, r3, #1
 800a036:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	3308      	adds	r3, #8
 800a040:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a044:	633a      	str	r2, [r7, #48]	; 0x30
 800a046:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a048:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a04a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a04c:	e841 2300 	strex	r3, r2, [r1]
 800a050:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a054:	2b00      	cmp	r3, #0
 800a056:	d1e3      	bne.n	800a020 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2220      	movs	r2, #32
 800a05c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2200      	movs	r2, #0
 800a064:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2200      	movs	r2, #0
 800a06a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	e853 3f00 	ldrex	r3, [r3]
 800a078:	60fb      	str	r3, [r7, #12]
   return(result);
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	f023 0310 	bic.w	r3, r3, #16
 800a080:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	461a      	mov	r2, r3
 800a08a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a08e:	61fb      	str	r3, [r7, #28]
 800a090:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a092:	69b9      	ldr	r1, [r7, #24]
 800a094:	69fa      	ldr	r2, [r7, #28]
 800a096:	e841 2300 	strex	r3, r2, [r1]
 800a09a:	617b      	str	r3, [r7, #20]
   return(result);
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d1e4      	bne.n	800a06c <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2202      	movs	r2, #2
 800a0a6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a0a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a0ac:	4619      	mov	r1, r3
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 f866 	bl	800a180 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a0b4:	e03f      	b.n	800a136 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a0b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d00e      	beq.n	800a0e0 <HAL_UART_IRQHandler+0x570>
 800a0c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a0c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d008      	beq.n	800a0e0 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a0d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f001 f8ad 	bl	800b238 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a0de:	e02d      	b.n	800a13c <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a0e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d00e      	beq.n	800a10a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a0ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d008      	beq.n	800a10a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d01c      	beq.n	800a13a <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	4798      	blx	r3
    }
    return;
 800a108:	e017      	b.n	800a13a <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a10a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a10e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a112:	2b00      	cmp	r3, #0
 800a114:	d012      	beq.n	800a13c <HAL_UART_IRQHandler+0x5cc>
 800a116:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a11a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d00c      	beq.n	800a13c <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f000 fea2 	bl	800ae6c <UART_EndTransmit_IT>
    return;
 800a128:	e008      	b.n	800a13c <HAL_UART_IRQHandler+0x5cc>
      return;
 800a12a:	bf00      	nop
 800a12c:	e006      	b.n	800a13c <HAL_UART_IRQHandler+0x5cc>
    return;
 800a12e:	bf00      	nop
 800a130:	e004      	b.n	800a13c <HAL_UART_IRQHandler+0x5cc>
      return;
 800a132:	bf00      	nop
 800a134:	e002      	b.n	800a13c <HAL_UART_IRQHandler+0x5cc>
      return;
 800a136:	bf00      	nop
 800a138:	e000      	b.n	800a13c <HAL_UART_IRQHandler+0x5cc>
    return;
 800a13a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800a13c:	37e8      	adds	r7, #232	; 0xe8
 800a13e:	46bd      	mov	sp, r7
 800a140:	bd80      	pop	{r7, pc}
 800a142:	bf00      	nop

0800a144 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a144:	b480      	push	{r7}
 800a146:	b083      	sub	sp, #12
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a14c:	bf00      	nop
 800a14e:	370c      	adds	r7, #12
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr

0800a158 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a158:	b480      	push	{r7}
 800a15a:	b083      	sub	sp, #12
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a160:	bf00      	nop
 800a162:	370c      	adds	r7, #12
 800a164:	46bd      	mov	sp, r7
 800a166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16a:	4770      	bx	lr

0800a16c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a16c:	b480      	push	{r7}
 800a16e:	b083      	sub	sp, #12
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a174:	bf00      	nop
 800a176:	370c      	adds	r7, #12
 800a178:	46bd      	mov	sp, r7
 800a17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17e:	4770      	bx	lr

0800a180 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a180:	b480      	push	{r7}
 800a182:	b083      	sub	sp, #12
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	460b      	mov	r3, r1
 800a18a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a18c:	bf00      	nop
 800a18e:	370c      	adds	r7, #12
 800a190:	46bd      	mov	sp, r7
 800a192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a196:	4770      	bx	lr

0800a198 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a198:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a19c:	b08a      	sub	sp, #40	; 0x28
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	689a      	ldr	r2, [r3, #8]
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	691b      	ldr	r3, [r3, #16]
 800a1b0:	431a      	orrs	r2, r3
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	695b      	ldr	r3, [r3, #20]
 800a1b6:	431a      	orrs	r2, r3
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	69db      	ldr	r3, [r3, #28]
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	681a      	ldr	r2, [r3, #0]
 800a1c6:	4ba4      	ldr	r3, [pc, #656]	; (800a458 <UART_SetConfig+0x2c0>)
 800a1c8:	4013      	ands	r3, r2
 800a1ca:	68fa      	ldr	r2, [r7, #12]
 800a1cc:	6812      	ldr	r2, [r2, #0]
 800a1ce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a1d0:	430b      	orrs	r3, r1
 800a1d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	685b      	ldr	r3, [r3, #4]
 800a1da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	68da      	ldr	r2, [r3, #12]
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	430a      	orrs	r2, r1
 800a1e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	699b      	ldr	r3, [r3, #24]
 800a1ee:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	4a99      	ldr	r2, [pc, #612]	; (800a45c <UART_SetConfig+0x2c4>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d004      	beq.n	800a204 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	6a1b      	ldr	r3, [r3, #32]
 800a1fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a200:	4313      	orrs	r3, r2
 800a202:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	689b      	ldr	r3, [r3, #8]
 800a20a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a214:	430a      	orrs	r2, r1
 800a216:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	4a90      	ldr	r2, [pc, #576]	; (800a460 <UART_SetConfig+0x2c8>)
 800a21e:	4293      	cmp	r3, r2
 800a220:	d126      	bne.n	800a270 <UART_SetConfig+0xd8>
 800a222:	4b90      	ldr	r3, [pc, #576]	; (800a464 <UART_SetConfig+0x2cc>)
 800a224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a228:	f003 0303 	and.w	r3, r3, #3
 800a22c:	2b03      	cmp	r3, #3
 800a22e:	d81b      	bhi.n	800a268 <UART_SetConfig+0xd0>
 800a230:	a201      	add	r2, pc, #4	; (adr r2, 800a238 <UART_SetConfig+0xa0>)
 800a232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a236:	bf00      	nop
 800a238:	0800a249 	.word	0x0800a249
 800a23c:	0800a259 	.word	0x0800a259
 800a240:	0800a251 	.word	0x0800a251
 800a244:	0800a261 	.word	0x0800a261
 800a248:	2301      	movs	r3, #1
 800a24a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a24e:	e116      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a250:	2302      	movs	r3, #2
 800a252:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a256:	e112      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a258:	2304      	movs	r3, #4
 800a25a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a25e:	e10e      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a260:	2308      	movs	r3, #8
 800a262:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a266:	e10a      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a268:	2310      	movs	r3, #16
 800a26a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a26e:	e106      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a7c      	ldr	r2, [pc, #496]	; (800a468 <UART_SetConfig+0x2d0>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d138      	bne.n	800a2ec <UART_SetConfig+0x154>
 800a27a:	4b7a      	ldr	r3, [pc, #488]	; (800a464 <UART_SetConfig+0x2cc>)
 800a27c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a280:	f003 030c 	and.w	r3, r3, #12
 800a284:	2b0c      	cmp	r3, #12
 800a286:	d82d      	bhi.n	800a2e4 <UART_SetConfig+0x14c>
 800a288:	a201      	add	r2, pc, #4	; (adr r2, 800a290 <UART_SetConfig+0xf8>)
 800a28a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a28e:	bf00      	nop
 800a290:	0800a2c5 	.word	0x0800a2c5
 800a294:	0800a2e5 	.word	0x0800a2e5
 800a298:	0800a2e5 	.word	0x0800a2e5
 800a29c:	0800a2e5 	.word	0x0800a2e5
 800a2a0:	0800a2d5 	.word	0x0800a2d5
 800a2a4:	0800a2e5 	.word	0x0800a2e5
 800a2a8:	0800a2e5 	.word	0x0800a2e5
 800a2ac:	0800a2e5 	.word	0x0800a2e5
 800a2b0:	0800a2cd 	.word	0x0800a2cd
 800a2b4:	0800a2e5 	.word	0x0800a2e5
 800a2b8:	0800a2e5 	.word	0x0800a2e5
 800a2bc:	0800a2e5 	.word	0x0800a2e5
 800a2c0:	0800a2dd 	.word	0x0800a2dd
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2ca:	e0d8      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a2cc:	2302      	movs	r3, #2
 800a2ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2d2:	e0d4      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a2d4:	2304      	movs	r3, #4
 800a2d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2da:	e0d0      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a2dc:	2308      	movs	r3, #8
 800a2de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2e2:	e0cc      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a2e4:	2310      	movs	r3, #16
 800a2e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2ea:	e0c8      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a5e      	ldr	r2, [pc, #376]	; (800a46c <UART_SetConfig+0x2d4>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d125      	bne.n	800a342 <UART_SetConfig+0x1aa>
 800a2f6:	4b5b      	ldr	r3, [pc, #364]	; (800a464 <UART_SetConfig+0x2cc>)
 800a2f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2fc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a300:	2b30      	cmp	r3, #48	; 0x30
 800a302:	d016      	beq.n	800a332 <UART_SetConfig+0x19a>
 800a304:	2b30      	cmp	r3, #48	; 0x30
 800a306:	d818      	bhi.n	800a33a <UART_SetConfig+0x1a2>
 800a308:	2b20      	cmp	r3, #32
 800a30a:	d00a      	beq.n	800a322 <UART_SetConfig+0x18a>
 800a30c:	2b20      	cmp	r3, #32
 800a30e:	d814      	bhi.n	800a33a <UART_SetConfig+0x1a2>
 800a310:	2b00      	cmp	r3, #0
 800a312:	d002      	beq.n	800a31a <UART_SetConfig+0x182>
 800a314:	2b10      	cmp	r3, #16
 800a316:	d008      	beq.n	800a32a <UART_SetConfig+0x192>
 800a318:	e00f      	b.n	800a33a <UART_SetConfig+0x1a2>
 800a31a:	2300      	movs	r3, #0
 800a31c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a320:	e0ad      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a322:	2302      	movs	r3, #2
 800a324:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a328:	e0a9      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a32a:	2304      	movs	r3, #4
 800a32c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a330:	e0a5      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a332:	2308      	movs	r3, #8
 800a334:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a338:	e0a1      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a33a:	2310      	movs	r3, #16
 800a33c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a340:	e09d      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4a4a      	ldr	r2, [pc, #296]	; (800a470 <UART_SetConfig+0x2d8>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d125      	bne.n	800a398 <UART_SetConfig+0x200>
 800a34c:	4b45      	ldr	r3, [pc, #276]	; (800a464 <UART_SetConfig+0x2cc>)
 800a34e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a352:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a356:	2bc0      	cmp	r3, #192	; 0xc0
 800a358:	d016      	beq.n	800a388 <UART_SetConfig+0x1f0>
 800a35a:	2bc0      	cmp	r3, #192	; 0xc0
 800a35c:	d818      	bhi.n	800a390 <UART_SetConfig+0x1f8>
 800a35e:	2b80      	cmp	r3, #128	; 0x80
 800a360:	d00a      	beq.n	800a378 <UART_SetConfig+0x1e0>
 800a362:	2b80      	cmp	r3, #128	; 0x80
 800a364:	d814      	bhi.n	800a390 <UART_SetConfig+0x1f8>
 800a366:	2b00      	cmp	r3, #0
 800a368:	d002      	beq.n	800a370 <UART_SetConfig+0x1d8>
 800a36a:	2b40      	cmp	r3, #64	; 0x40
 800a36c:	d008      	beq.n	800a380 <UART_SetConfig+0x1e8>
 800a36e:	e00f      	b.n	800a390 <UART_SetConfig+0x1f8>
 800a370:	2300      	movs	r3, #0
 800a372:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a376:	e082      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a378:	2302      	movs	r3, #2
 800a37a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a37e:	e07e      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a380:	2304      	movs	r3, #4
 800a382:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a386:	e07a      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a388:	2308      	movs	r3, #8
 800a38a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a38e:	e076      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a390:	2310      	movs	r3, #16
 800a392:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a396:	e072      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a35      	ldr	r2, [pc, #212]	; (800a474 <UART_SetConfig+0x2dc>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d12a      	bne.n	800a3f8 <UART_SetConfig+0x260>
 800a3a2:	4b30      	ldr	r3, [pc, #192]	; (800a464 <UART_SetConfig+0x2cc>)
 800a3a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a3ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a3b0:	d01a      	beq.n	800a3e8 <UART_SetConfig+0x250>
 800a3b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a3b6:	d81b      	bhi.n	800a3f0 <UART_SetConfig+0x258>
 800a3b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3bc:	d00c      	beq.n	800a3d8 <UART_SetConfig+0x240>
 800a3be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3c2:	d815      	bhi.n	800a3f0 <UART_SetConfig+0x258>
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d003      	beq.n	800a3d0 <UART_SetConfig+0x238>
 800a3c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3cc:	d008      	beq.n	800a3e0 <UART_SetConfig+0x248>
 800a3ce:	e00f      	b.n	800a3f0 <UART_SetConfig+0x258>
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a3d6:	e052      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a3d8:	2302      	movs	r3, #2
 800a3da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a3de:	e04e      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a3e0:	2304      	movs	r3, #4
 800a3e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a3e6:	e04a      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a3e8:	2308      	movs	r3, #8
 800a3ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a3ee:	e046      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a3f0:	2310      	movs	r3, #16
 800a3f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a3f6:	e042      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	4a17      	ldr	r2, [pc, #92]	; (800a45c <UART_SetConfig+0x2c4>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d13a      	bne.n	800a478 <UART_SetConfig+0x2e0>
 800a402:	4b18      	ldr	r3, [pc, #96]	; (800a464 <UART_SetConfig+0x2cc>)
 800a404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a408:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a40c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a410:	d01a      	beq.n	800a448 <UART_SetConfig+0x2b0>
 800a412:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a416:	d81b      	bhi.n	800a450 <UART_SetConfig+0x2b8>
 800a418:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a41c:	d00c      	beq.n	800a438 <UART_SetConfig+0x2a0>
 800a41e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a422:	d815      	bhi.n	800a450 <UART_SetConfig+0x2b8>
 800a424:	2b00      	cmp	r3, #0
 800a426:	d003      	beq.n	800a430 <UART_SetConfig+0x298>
 800a428:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a42c:	d008      	beq.n	800a440 <UART_SetConfig+0x2a8>
 800a42e:	e00f      	b.n	800a450 <UART_SetConfig+0x2b8>
 800a430:	2300      	movs	r3, #0
 800a432:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a436:	e022      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a438:	2302      	movs	r3, #2
 800a43a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a43e:	e01e      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a440:	2304      	movs	r3, #4
 800a442:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a446:	e01a      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a448:	2308      	movs	r3, #8
 800a44a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a44e:	e016      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a450:	2310      	movs	r3, #16
 800a452:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a456:	e012      	b.n	800a47e <UART_SetConfig+0x2e6>
 800a458:	efff69f3 	.word	0xefff69f3
 800a45c:	40008000 	.word	0x40008000
 800a460:	40013800 	.word	0x40013800
 800a464:	40021000 	.word	0x40021000
 800a468:	40004400 	.word	0x40004400
 800a46c:	40004800 	.word	0x40004800
 800a470:	40004c00 	.word	0x40004c00
 800a474:	40005000 	.word	0x40005000
 800a478:	2310      	movs	r3, #16
 800a47a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	4a9f      	ldr	r2, [pc, #636]	; (800a700 <UART_SetConfig+0x568>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d17a      	bne.n	800a57e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a488:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a48c:	2b08      	cmp	r3, #8
 800a48e:	d824      	bhi.n	800a4da <UART_SetConfig+0x342>
 800a490:	a201      	add	r2, pc, #4	; (adr r2, 800a498 <UART_SetConfig+0x300>)
 800a492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a496:	bf00      	nop
 800a498:	0800a4bd 	.word	0x0800a4bd
 800a49c:	0800a4db 	.word	0x0800a4db
 800a4a0:	0800a4c5 	.word	0x0800a4c5
 800a4a4:	0800a4db 	.word	0x0800a4db
 800a4a8:	0800a4cb 	.word	0x0800a4cb
 800a4ac:	0800a4db 	.word	0x0800a4db
 800a4b0:	0800a4db 	.word	0x0800a4db
 800a4b4:	0800a4db 	.word	0x0800a4db
 800a4b8:	0800a4d3 	.word	0x0800a4d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4bc:	f7fc fdca 	bl	8007054 <HAL_RCC_GetPCLK1Freq>
 800a4c0:	61f8      	str	r0, [r7, #28]
        break;
 800a4c2:	e010      	b.n	800a4e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a4c4:	4b8f      	ldr	r3, [pc, #572]	; (800a704 <UART_SetConfig+0x56c>)
 800a4c6:	61fb      	str	r3, [r7, #28]
        break;
 800a4c8:	e00d      	b.n	800a4e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a4ca:	f7fc fd2b 	bl	8006f24 <HAL_RCC_GetSysClockFreq>
 800a4ce:	61f8      	str	r0, [r7, #28]
        break;
 800a4d0:	e009      	b.n	800a4e6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4d6:	61fb      	str	r3, [r7, #28]
        break;
 800a4d8:	e005      	b.n	800a4e6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a4de:	2301      	movs	r3, #1
 800a4e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a4e4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a4e6:	69fb      	ldr	r3, [r7, #28]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	f000 80fb 	beq.w	800a6e4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	685a      	ldr	r2, [r3, #4]
 800a4f2:	4613      	mov	r3, r2
 800a4f4:	005b      	lsls	r3, r3, #1
 800a4f6:	4413      	add	r3, r2
 800a4f8:	69fa      	ldr	r2, [r7, #28]
 800a4fa:	429a      	cmp	r2, r3
 800a4fc:	d305      	bcc.n	800a50a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	685b      	ldr	r3, [r3, #4]
 800a502:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a504:	69fa      	ldr	r2, [r7, #28]
 800a506:	429a      	cmp	r2, r3
 800a508:	d903      	bls.n	800a512 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800a50a:	2301      	movs	r3, #1
 800a50c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a510:	e0e8      	b.n	800a6e4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a512:	69fb      	ldr	r3, [r7, #28]
 800a514:	2200      	movs	r2, #0
 800a516:	461c      	mov	r4, r3
 800a518:	4615      	mov	r5, r2
 800a51a:	f04f 0200 	mov.w	r2, #0
 800a51e:	f04f 0300 	mov.w	r3, #0
 800a522:	022b      	lsls	r3, r5, #8
 800a524:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a528:	0222      	lsls	r2, r4, #8
 800a52a:	68f9      	ldr	r1, [r7, #12]
 800a52c:	6849      	ldr	r1, [r1, #4]
 800a52e:	0849      	lsrs	r1, r1, #1
 800a530:	2000      	movs	r0, #0
 800a532:	4688      	mov	r8, r1
 800a534:	4681      	mov	r9, r0
 800a536:	eb12 0a08 	adds.w	sl, r2, r8
 800a53a:	eb43 0b09 	adc.w	fp, r3, r9
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	685b      	ldr	r3, [r3, #4]
 800a542:	2200      	movs	r2, #0
 800a544:	603b      	str	r3, [r7, #0]
 800a546:	607a      	str	r2, [r7, #4]
 800a548:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a54c:	4650      	mov	r0, sl
 800a54e:	4659      	mov	r1, fp
 800a550:	f7f6 fb7a 	bl	8000c48 <__aeabi_uldivmod>
 800a554:	4602      	mov	r2, r0
 800a556:	460b      	mov	r3, r1
 800a558:	4613      	mov	r3, r2
 800a55a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a55c:	69bb      	ldr	r3, [r7, #24]
 800a55e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a562:	d308      	bcc.n	800a576 <UART_SetConfig+0x3de>
 800a564:	69bb      	ldr	r3, [r7, #24]
 800a566:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a56a:	d204      	bcs.n	800a576 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	69ba      	ldr	r2, [r7, #24]
 800a572:	60da      	str	r2, [r3, #12]
 800a574:	e0b6      	b.n	800a6e4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800a576:	2301      	movs	r3, #1
 800a578:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a57c:	e0b2      	b.n	800a6e4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	69db      	ldr	r3, [r3, #28]
 800a582:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a586:	d15e      	bne.n	800a646 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800a588:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a58c:	2b08      	cmp	r3, #8
 800a58e:	d828      	bhi.n	800a5e2 <UART_SetConfig+0x44a>
 800a590:	a201      	add	r2, pc, #4	; (adr r2, 800a598 <UART_SetConfig+0x400>)
 800a592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a596:	bf00      	nop
 800a598:	0800a5bd 	.word	0x0800a5bd
 800a59c:	0800a5c5 	.word	0x0800a5c5
 800a5a0:	0800a5cd 	.word	0x0800a5cd
 800a5a4:	0800a5e3 	.word	0x0800a5e3
 800a5a8:	0800a5d3 	.word	0x0800a5d3
 800a5ac:	0800a5e3 	.word	0x0800a5e3
 800a5b0:	0800a5e3 	.word	0x0800a5e3
 800a5b4:	0800a5e3 	.word	0x0800a5e3
 800a5b8:	0800a5db 	.word	0x0800a5db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a5bc:	f7fc fd4a 	bl	8007054 <HAL_RCC_GetPCLK1Freq>
 800a5c0:	61f8      	str	r0, [r7, #28]
        break;
 800a5c2:	e014      	b.n	800a5ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a5c4:	f7fc fd5c 	bl	8007080 <HAL_RCC_GetPCLK2Freq>
 800a5c8:	61f8      	str	r0, [r7, #28]
        break;
 800a5ca:	e010      	b.n	800a5ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a5cc:	4b4d      	ldr	r3, [pc, #308]	; (800a704 <UART_SetConfig+0x56c>)
 800a5ce:	61fb      	str	r3, [r7, #28]
        break;
 800a5d0:	e00d      	b.n	800a5ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a5d2:	f7fc fca7 	bl	8006f24 <HAL_RCC_GetSysClockFreq>
 800a5d6:	61f8      	str	r0, [r7, #28]
        break;
 800a5d8:	e009      	b.n	800a5ee <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a5da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a5de:	61fb      	str	r3, [r7, #28]
        break;
 800a5e0:	e005      	b.n	800a5ee <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a5ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a5ee:	69fb      	ldr	r3, [r7, #28]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d077      	beq.n	800a6e4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a5f4:	69fb      	ldr	r3, [r7, #28]
 800a5f6:	005a      	lsls	r2, r3, #1
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	085b      	lsrs	r3, r3, #1
 800a5fe:	441a      	add	r2, r3
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	685b      	ldr	r3, [r3, #4]
 800a604:	fbb2 f3f3 	udiv	r3, r2, r3
 800a608:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a60a:	69bb      	ldr	r3, [r7, #24]
 800a60c:	2b0f      	cmp	r3, #15
 800a60e:	d916      	bls.n	800a63e <UART_SetConfig+0x4a6>
 800a610:	69bb      	ldr	r3, [r7, #24]
 800a612:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a616:	d212      	bcs.n	800a63e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a618:	69bb      	ldr	r3, [r7, #24]
 800a61a:	b29b      	uxth	r3, r3
 800a61c:	f023 030f 	bic.w	r3, r3, #15
 800a620:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a622:	69bb      	ldr	r3, [r7, #24]
 800a624:	085b      	lsrs	r3, r3, #1
 800a626:	b29b      	uxth	r3, r3
 800a628:	f003 0307 	and.w	r3, r3, #7
 800a62c:	b29a      	uxth	r2, r3
 800a62e:	8afb      	ldrh	r3, [r7, #22]
 800a630:	4313      	orrs	r3, r2
 800a632:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	8afa      	ldrh	r2, [r7, #22]
 800a63a:	60da      	str	r2, [r3, #12]
 800a63c:	e052      	b.n	800a6e4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a63e:	2301      	movs	r3, #1
 800a640:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a644:	e04e      	b.n	800a6e4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a646:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a64a:	2b08      	cmp	r3, #8
 800a64c:	d827      	bhi.n	800a69e <UART_SetConfig+0x506>
 800a64e:	a201      	add	r2, pc, #4	; (adr r2, 800a654 <UART_SetConfig+0x4bc>)
 800a650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a654:	0800a679 	.word	0x0800a679
 800a658:	0800a681 	.word	0x0800a681
 800a65c:	0800a689 	.word	0x0800a689
 800a660:	0800a69f 	.word	0x0800a69f
 800a664:	0800a68f 	.word	0x0800a68f
 800a668:	0800a69f 	.word	0x0800a69f
 800a66c:	0800a69f 	.word	0x0800a69f
 800a670:	0800a69f 	.word	0x0800a69f
 800a674:	0800a697 	.word	0x0800a697
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a678:	f7fc fcec 	bl	8007054 <HAL_RCC_GetPCLK1Freq>
 800a67c:	61f8      	str	r0, [r7, #28]
        break;
 800a67e:	e014      	b.n	800a6aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a680:	f7fc fcfe 	bl	8007080 <HAL_RCC_GetPCLK2Freq>
 800a684:	61f8      	str	r0, [r7, #28]
        break;
 800a686:	e010      	b.n	800a6aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a688:	4b1e      	ldr	r3, [pc, #120]	; (800a704 <UART_SetConfig+0x56c>)
 800a68a:	61fb      	str	r3, [r7, #28]
        break;
 800a68c:	e00d      	b.n	800a6aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a68e:	f7fc fc49 	bl	8006f24 <HAL_RCC_GetSysClockFreq>
 800a692:	61f8      	str	r0, [r7, #28]
        break;
 800a694:	e009      	b.n	800a6aa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a696:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a69a:	61fb      	str	r3, [r7, #28]
        break;
 800a69c:	e005      	b.n	800a6aa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800a69e:	2300      	movs	r3, #0
 800a6a0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a6a8:	bf00      	nop
    }

    if (pclk != 0U)
 800a6aa:	69fb      	ldr	r3, [r7, #28]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d019      	beq.n	800a6e4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	685b      	ldr	r3, [r3, #4]
 800a6b4:	085a      	lsrs	r2, r3, #1
 800a6b6:	69fb      	ldr	r3, [r7, #28]
 800a6b8:	441a      	add	r2, r3
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6c2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a6c4:	69bb      	ldr	r3, [r7, #24]
 800a6c6:	2b0f      	cmp	r3, #15
 800a6c8:	d909      	bls.n	800a6de <UART_SetConfig+0x546>
 800a6ca:	69bb      	ldr	r3, [r7, #24]
 800a6cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a6d0:	d205      	bcs.n	800a6de <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a6d2:	69bb      	ldr	r3, [r7, #24]
 800a6d4:	b29a      	uxth	r2, r3
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	60da      	str	r2, [r3, #12]
 800a6dc:	e002      	b.n	800a6e4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a6de:	2301      	movs	r3, #1
 800a6e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800a6f0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3728      	adds	r7, #40	; 0x28
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a6fe:	bf00      	nop
 800a700:	40008000 	.word	0x40008000
 800a704:	00f42400 	.word	0x00f42400

0800a708 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a708:	b480      	push	{r7}
 800a70a:	b083      	sub	sp, #12
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a714:	f003 0308 	and.w	r3, r3, #8
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d00a      	beq.n	800a732 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	430a      	orrs	r2, r1
 800a730:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a736:	f003 0301 	and.w	r3, r3, #1
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d00a      	beq.n	800a754 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	685b      	ldr	r3, [r3, #4]
 800a744:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	430a      	orrs	r2, r1
 800a752:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a758:	f003 0302 	and.w	r3, r3, #2
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d00a      	beq.n	800a776 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	430a      	orrs	r2, r1
 800a774:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a77a:	f003 0304 	and.w	r3, r3, #4
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d00a      	beq.n	800a798 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	685b      	ldr	r3, [r3, #4]
 800a788:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	430a      	orrs	r2, r1
 800a796:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a79c:	f003 0310 	and.w	r3, r3, #16
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d00a      	beq.n	800a7ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	430a      	orrs	r2, r1
 800a7b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7be:	f003 0320 	and.w	r3, r3, #32
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d00a      	beq.n	800a7dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	689b      	ldr	r3, [r3, #8]
 800a7cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	430a      	orrs	r2, r1
 800a7da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d01a      	beq.n	800a81e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	685b      	ldr	r3, [r3, #4]
 800a7ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	430a      	orrs	r2, r1
 800a7fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a802:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a806:	d10a      	bne.n	800a81e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	685b      	ldr	r3, [r3, #4]
 800a80e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	430a      	orrs	r2, r1
 800a81c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a826:	2b00      	cmp	r3, #0
 800a828:	d00a      	beq.n	800a840 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	685b      	ldr	r3, [r3, #4]
 800a830:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	430a      	orrs	r2, r1
 800a83e:	605a      	str	r2, [r3, #4]
  }
}
 800a840:	bf00      	nop
 800a842:	370c      	adds	r7, #12
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b098      	sub	sp, #96	; 0x60
 800a850:	af02      	add	r7, sp, #8
 800a852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	2200      	movs	r2, #0
 800a858:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a85c:	f7f9 f9fc 	bl	8003c58 <HAL_GetTick>
 800a860:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f003 0308 	and.w	r3, r3, #8
 800a86c:	2b08      	cmp	r3, #8
 800a86e:	d12e      	bne.n	800a8ce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a870:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a874:	9300      	str	r3, [sp, #0]
 800a876:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a878:	2200      	movs	r2, #0
 800a87a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a87e:	6878      	ldr	r0, [r7, #4]
 800a880:	f000 f88c 	bl	800a99c <UART_WaitOnFlagUntilTimeout>
 800a884:	4603      	mov	r3, r0
 800a886:	2b00      	cmp	r3, #0
 800a888:	d021      	beq.n	800a8ce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a892:	e853 3f00 	ldrex	r3, [r3]
 800a896:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a898:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a89a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a89e:	653b      	str	r3, [r7, #80]	; 0x50
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a8a8:	647b      	str	r3, [r7, #68]	; 0x44
 800a8aa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a8ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a8b0:	e841 2300 	strex	r3, r2, [r1]
 800a8b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a8b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d1e6      	bne.n	800a88a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2220      	movs	r2, #32
 800a8c0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a8ca:	2303      	movs	r3, #3
 800a8cc:	e062      	b.n	800a994 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f003 0304 	and.w	r3, r3, #4
 800a8d8:	2b04      	cmp	r3, #4
 800a8da:	d149      	bne.n	800a970 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a8dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a8e0:	9300      	str	r3, [sp, #0]
 800a8e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f000 f856 	bl	800a99c <UART_WaitOnFlagUntilTimeout>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d03c      	beq.n	800a970 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8fe:	e853 3f00 	ldrex	r3, [r3]
 800a902:	623b      	str	r3, [r7, #32]
   return(result);
 800a904:	6a3b      	ldr	r3, [r7, #32]
 800a906:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a90a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	461a      	mov	r2, r3
 800a912:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a914:	633b      	str	r3, [r7, #48]	; 0x30
 800a916:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a918:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a91a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a91c:	e841 2300 	strex	r3, r2, [r1]
 800a920:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a924:	2b00      	cmp	r3, #0
 800a926:	d1e6      	bne.n	800a8f6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	3308      	adds	r3, #8
 800a92e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a930:	693b      	ldr	r3, [r7, #16]
 800a932:	e853 3f00 	ldrex	r3, [r3]
 800a936:	60fb      	str	r3, [r7, #12]
   return(result);
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	f023 0301 	bic.w	r3, r3, #1
 800a93e:	64bb      	str	r3, [r7, #72]	; 0x48
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	3308      	adds	r3, #8
 800a946:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a948:	61fa      	str	r2, [r7, #28]
 800a94a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a94c:	69b9      	ldr	r1, [r7, #24]
 800a94e:	69fa      	ldr	r2, [r7, #28]
 800a950:	e841 2300 	strex	r3, r2, [r1]
 800a954:	617b      	str	r3, [r7, #20]
   return(result);
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d1e5      	bne.n	800a928 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2220      	movs	r2, #32
 800a960:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2200      	movs	r2, #0
 800a968:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a96c:	2303      	movs	r3, #3
 800a96e:	e011      	b.n	800a994 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2220      	movs	r2, #32
 800a974:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2220      	movs	r2, #32
 800a97a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2200      	movs	r2, #0
 800a982:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2200      	movs	r2, #0
 800a988:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2200      	movs	r2, #0
 800a98e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800a992:	2300      	movs	r3, #0
}
 800a994:	4618      	mov	r0, r3
 800a996:	3758      	adds	r7, #88	; 0x58
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}

0800a99c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	60b9      	str	r1, [r7, #8]
 800a9a6:	603b      	str	r3, [r7, #0]
 800a9a8:	4613      	mov	r3, r2
 800a9aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9ac:	e049      	b.n	800aa42 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a9ae:	69bb      	ldr	r3, [r7, #24]
 800a9b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9b4:	d045      	beq.n	800aa42 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a9b6:	f7f9 f94f 	bl	8003c58 <HAL_GetTick>
 800a9ba:	4602      	mov	r2, r0
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	1ad3      	subs	r3, r2, r3
 800a9c0:	69ba      	ldr	r2, [r7, #24]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	d302      	bcc.n	800a9cc <UART_WaitOnFlagUntilTimeout+0x30>
 800a9c6:	69bb      	ldr	r3, [r7, #24]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d101      	bne.n	800a9d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a9cc:	2303      	movs	r3, #3
 800a9ce:	e048      	b.n	800aa62 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f003 0304 	and.w	r3, r3, #4
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d031      	beq.n	800aa42 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	69db      	ldr	r3, [r3, #28]
 800a9e4:	f003 0308 	and.w	r3, r3, #8
 800a9e8:	2b08      	cmp	r3, #8
 800a9ea:	d110      	bne.n	800aa0e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2208      	movs	r2, #8
 800a9f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a9f4:	68f8      	ldr	r0, [r7, #12]
 800a9f6:	f000 f925 	bl	800ac44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	2208      	movs	r2, #8
 800a9fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	2200      	movs	r2, #0
 800aa06:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	e029      	b.n	800aa62 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	69db      	ldr	r3, [r3, #28]
 800aa14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aa18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aa1c:	d111      	bne.n	800aa42 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aa26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa28:	68f8      	ldr	r0, [r7, #12]
 800aa2a:	f000 f90b 	bl	800ac44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	2220      	movs	r2, #32
 800aa32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800aa3e:	2303      	movs	r3, #3
 800aa40:	e00f      	b.n	800aa62 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	69da      	ldr	r2, [r3, #28]
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	4013      	ands	r3, r2
 800aa4c:	68ba      	ldr	r2, [r7, #8]
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	bf0c      	ite	eq
 800aa52:	2301      	moveq	r3, #1
 800aa54:	2300      	movne	r3, #0
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	461a      	mov	r2, r3
 800aa5a:	79fb      	ldrb	r3, [r7, #7]
 800aa5c:	429a      	cmp	r2, r3
 800aa5e:	d0a6      	beq.n	800a9ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aa60:	2300      	movs	r3, #0
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3710      	adds	r7, #16
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
	...

0800aa6c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa6c:	b480      	push	{r7}
 800aa6e:	b097      	sub	sp, #92	; 0x5c
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	60f8      	str	r0, [r7, #12]
 800aa74:	60b9      	str	r1, [r7, #8]
 800aa76:	4613      	mov	r3, r2
 800aa78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	68ba      	ldr	r2, [r7, #8]
 800aa7e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	88fa      	ldrh	r2, [r7, #6]
 800aa84:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	88fa      	ldrh	r2, [r7, #6]
 800aa8c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	2200      	movs	r2, #0
 800aa94:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	689b      	ldr	r3, [r3, #8]
 800aa9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa9e:	d10e      	bne.n	800aabe <UART_Start_Receive_IT+0x52>
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	691b      	ldr	r3, [r3, #16]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d105      	bne.n	800aab4 <UART_Start_Receive_IT+0x48>
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	f240 12ff 	movw	r2, #511	; 0x1ff
 800aaae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aab2:	e02d      	b.n	800ab10 <UART_Start_Receive_IT+0xa4>
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	22ff      	movs	r2, #255	; 0xff
 800aab8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aabc:	e028      	b.n	800ab10 <UART_Start_Receive_IT+0xa4>
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	689b      	ldr	r3, [r3, #8]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d10d      	bne.n	800aae2 <UART_Start_Receive_IT+0x76>
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	691b      	ldr	r3, [r3, #16]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d104      	bne.n	800aad8 <UART_Start_Receive_IT+0x6c>
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	22ff      	movs	r2, #255	; 0xff
 800aad2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aad6:	e01b      	b.n	800ab10 <UART_Start_Receive_IT+0xa4>
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	227f      	movs	r2, #127	; 0x7f
 800aadc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aae0:	e016      	b.n	800ab10 <UART_Start_Receive_IT+0xa4>
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	689b      	ldr	r3, [r3, #8]
 800aae6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aaea:	d10d      	bne.n	800ab08 <UART_Start_Receive_IT+0x9c>
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	691b      	ldr	r3, [r3, #16]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d104      	bne.n	800aafe <UART_Start_Receive_IT+0x92>
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	227f      	movs	r2, #127	; 0x7f
 800aaf8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800aafc:	e008      	b.n	800ab10 <UART_Start_Receive_IT+0xa4>
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	223f      	movs	r2, #63	; 0x3f
 800ab02:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ab06:	e003      	b.n	800ab10 <UART_Start_Receive_IT+0xa4>
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	2200      	movs	r2, #0
 800ab14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	2222      	movs	r2, #34	; 0x22
 800ab1c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	3308      	adds	r3, #8
 800ab26:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab2a:	e853 3f00 	ldrex	r3, [r3]
 800ab2e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ab30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab32:	f043 0301 	orr.w	r3, r3, #1
 800ab36:	657b      	str	r3, [r7, #84]	; 0x54
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	3308      	adds	r3, #8
 800ab3e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ab40:	64ba      	str	r2, [r7, #72]	; 0x48
 800ab42:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab44:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ab46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ab48:	e841 2300 	strex	r3, r2, [r1]
 800ab4c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ab4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d1e5      	bne.n	800ab20 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	689b      	ldr	r3, [r3, #8]
 800ab58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab5c:	d107      	bne.n	800ab6e <UART_Start_Receive_IT+0x102>
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	691b      	ldr	r3, [r3, #16]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d103      	bne.n	800ab6e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	4a21      	ldr	r2, [pc, #132]	; (800abf0 <UART_Start_Receive_IT+0x184>)
 800ab6a:	669a      	str	r2, [r3, #104]	; 0x68
 800ab6c:	e002      	b.n	800ab74 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	4a20      	ldr	r2, [pc, #128]	; (800abf4 <UART_Start_Receive_IT+0x188>)
 800ab72:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	691b      	ldr	r3, [r3, #16]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d019      	beq.n	800abb0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab84:	e853 3f00 	ldrex	r3, [r3]
 800ab88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ab8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab8c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800ab90:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	461a      	mov	r2, r3
 800ab98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab9a:	637b      	str	r3, [r7, #52]	; 0x34
 800ab9c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab9e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800aba0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aba2:	e841 2300 	strex	r3, r2, [r1]
 800aba6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800aba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d1e6      	bne.n	800ab7c <UART_Start_Receive_IT+0x110>
 800abae:	e018      	b.n	800abe2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	e853 3f00 	ldrex	r3, [r3]
 800abbc:	613b      	str	r3, [r7, #16]
   return(result);
 800abbe:	693b      	ldr	r3, [r7, #16]
 800abc0:	f043 0320 	orr.w	r3, r3, #32
 800abc4:	653b      	str	r3, [r7, #80]	; 0x50
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	461a      	mov	r2, r3
 800abcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800abce:	623b      	str	r3, [r7, #32]
 800abd0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abd2:	69f9      	ldr	r1, [r7, #28]
 800abd4:	6a3a      	ldr	r2, [r7, #32]
 800abd6:	e841 2300 	strex	r3, r2, [r1]
 800abda:	61bb      	str	r3, [r7, #24]
   return(result);
 800abdc:	69bb      	ldr	r3, [r7, #24]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d1e6      	bne.n	800abb0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800abe2:	2300      	movs	r3, #0
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	375c      	adds	r7, #92	; 0x5c
 800abe8:	46bd      	mov	sp, r7
 800abea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abee:	4770      	bx	lr
 800abf0:	0800b07d 	.word	0x0800b07d
 800abf4:	0800aec1 	.word	0x0800aec1

0800abf8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b089      	sub	sp, #36	; 0x24
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	e853 3f00 	ldrex	r3, [r3]
 800ac0c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac0e:	68bb      	ldr	r3, [r7, #8]
 800ac10:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ac14:	61fb      	str	r3, [r7, #28]
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	461a      	mov	r2, r3
 800ac1c:	69fb      	ldr	r3, [r7, #28]
 800ac1e:	61bb      	str	r3, [r7, #24]
 800ac20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac22:	6979      	ldr	r1, [r7, #20]
 800ac24:	69ba      	ldr	r2, [r7, #24]
 800ac26:	e841 2300 	strex	r3, r2, [r1]
 800ac2a:	613b      	str	r3, [r7, #16]
   return(result);
 800ac2c:	693b      	ldr	r3, [r7, #16]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d1e6      	bne.n	800ac00 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2220      	movs	r2, #32
 800ac36:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800ac38:	bf00      	nop
 800ac3a:	3724      	adds	r7, #36	; 0x24
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac42:	4770      	bx	lr

0800ac44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ac44:	b480      	push	{r7}
 800ac46:	b095      	sub	sp, #84	; 0x54
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac54:	e853 3f00 	ldrex	r3, [r3]
 800ac58:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ac5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac5c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ac60:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	461a      	mov	r2, r3
 800ac68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac6a:	643b      	str	r3, [r7, #64]	; 0x40
 800ac6c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac6e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ac70:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ac72:	e841 2300 	strex	r3, r2, [r1]
 800ac76:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ac78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d1e6      	bne.n	800ac4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	3308      	adds	r3, #8
 800ac84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac86:	6a3b      	ldr	r3, [r7, #32]
 800ac88:	e853 3f00 	ldrex	r3, [r3]
 800ac8c:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac8e:	69fb      	ldr	r3, [r7, #28]
 800ac90:	f023 0301 	bic.w	r3, r3, #1
 800ac94:	64bb      	str	r3, [r7, #72]	; 0x48
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	3308      	adds	r3, #8
 800ac9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ac9e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aca0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aca2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aca4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aca6:	e841 2300 	strex	r3, r2, [r1]
 800acaa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800acac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d1e5      	bne.n	800ac7e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800acb6:	2b01      	cmp	r3, #1
 800acb8:	d118      	bne.n	800acec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	e853 3f00 	ldrex	r3, [r3]
 800acc6:	60bb      	str	r3, [r7, #8]
   return(result);
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	f023 0310 	bic.w	r3, r3, #16
 800acce:	647b      	str	r3, [r7, #68]	; 0x44
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	461a      	mov	r2, r3
 800acd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800acd8:	61bb      	str	r3, [r7, #24]
 800acda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acdc:	6979      	ldr	r1, [r7, #20]
 800acde:	69ba      	ldr	r2, [r7, #24]
 800ace0:	e841 2300 	strex	r3, r2, [r1]
 800ace4:	613b      	str	r3, [r7, #16]
   return(result);
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d1e6      	bne.n	800acba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2220      	movs	r2, #32
 800acf0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	2200      	movs	r2, #0
 800acf8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2200      	movs	r2, #0
 800acfe:	669a      	str	r2, [r3, #104]	; 0x68
}
 800ad00:	bf00      	nop
 800ad02:	3754      	adds	r7, #84	; 0x54
 800ad04:	46bd      	mov	sp, r7
 800ad06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0a:	4770      	bx	lr

0800ad0c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ad0c:	b580      	push	{r7, lr}
 800ad0e:	b090      	sub	sp, #64	; 0x40
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad18:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f003 0320 	and.w	r3, r3, #32
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d137      	bne.n	800ad98 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800ad28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ad30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	3308      	adds	r3, #8
 800ad36:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad3a:	e853 3f00 	ldrex	r3, [r3]
 800ad3e:	623b      	str	r3, [r7, #32]
   return(result);
 800ad40:	6a3b      	ldr	r3, [r7, #32]
 800ad42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ad46:	63bb      	str	r3, [r7, #56]	; 0x38
 800ad48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	3308      	adds	r3, #8
 800ad4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ad50:	633a      	str	r2, [r7, #48]	; 0x30
 800ad52:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad54:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ad56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad58:	e841 2300 	strex	r3, r2, [r1]
 800ad5c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ad5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d1e5      	bne.n	800ad30 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad6a:	693b      	ldr	r3, [r7, #16]
 800ad6c:	e853 3f00 	ldrex	r3, [r3]
 800ad70:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad78:	637b      	str	r3, [r7, #52]	; 0x34
 800ad7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	461a      	mov	r2, r3
 800ad80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad82:	61fb      	str	r3, [r7, #28]
 800ad84:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad86:	69b9      	ldr	r1, [r7, #24]
 800ad88:	69fa      	ldr	r2, [r7, #28]
 800ad8a:	e841 2300 	strex	r3, r2, [r1]
 800ad8e:	617b      	str	r3, [r7, #20]
   return(result);
 800ad90:	697b      	ldr	r3, [r7, #20]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d1e6      	bne.n	800ad64 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ad96:	e002      	b.n	800ad9e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800ad98:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ad9a:	f7ff f9d3 	bl	800a144 <HAL_UART_TxCpltCallback>
}
 800ad9e:	bf00      	nop
 800ada0:	3740      	adds	r7, #64	; 0x40
 800ada2:	46bd      	mov	sp, r7
 800ada4:	bd80      	pop	{r7, pc}

0800ada6 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ada6:	b580      	push	{r7, lr}
 800ada8:	b084      	sub	sp, #16
 800adaa:	af00      	add	r7, sp, #0
 800adac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adb2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800adb4:	68f8      	ldr	r0, [r7, #12]
 800adb6:	f7ff f9cf 	bl	800a158 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800adba:	bf00      	nop
 800adbc:	3710      	adds	r7, #16
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}

0800adc2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800adc2:	b580      	push	{r7, lr}
 800adc4:	b086      	sub	sp, #24
 800adc6:	af00      	add	r7, sp, #0
 800adc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adce:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800add4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800add6:	697b      	ldr	r3, [r7, #20]
 800add8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800addc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800adde:	697b      	ldr	r3, [r7, #20]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	689b      	ldr	r3, [r3, #8]
 800ade4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ade8:	2b80      	cmp	r3, #128	; 0x80
 800adea:	d109      	bne.n	800ae00 <UART_DMAError+0x3e>
 800adec:	693b      	ldr	r3, [r7, #16]
 800adee:	2b21      	cmp	r3, #33	; 0x21
 800adf0:	d106      	bne.n	800ae00 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	2200      	movs	r2, #0
 800adf6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800adfa:	6978      	ldr	r0, [r7, #20]
 800adfc:	f7ff fefc 	bl	800abf8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ae00:	697b      	ldr	r3, [r7, #20]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	689b      	ldr	r3, [r3, #8]
 800ae06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae0a:	2b40      	cmp	r3, #64	; 0x40
 800ae0c:	d109      	bne.n	800ae22 <UART_DMAError+0x60>
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	2b22      	cmp	r3, #34	; 0x22
 800ae12:	d106      	bne.n	800ae22 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ae14:	697b      	ldr	r3, [r7, #20]
 800ae16:	2200      	movs	r2, #0
 800ae18:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800ae1c:	6978      	ldr	r0, [r7, #20]
 800ae1e:	f7ff ff11 	bl	800ac44 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ae22:	697b      	ldr	r3, [r7, #20]
 800ae24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ae28:	f043 0210 	orr.w	r2, r3, #16
 800ae2c:	697b      	ldr	r3, [r7, #20]
 800ae2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ae32:	6978      	ldr	r0, [r7, #20]
 800ae34:	f7ff f99a 	bl	800a16c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae38:	bf00      	nop
 800ae3a:	3718      	adds	r7, #24
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	bd80      	pop	{r7, pc}

0800ae40 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b084      	sub	sp, #16
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae4c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	2200      	movs	r2, #0
 800ae52:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	2200      	movs	r2, #0
 800ae5a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f7ff f984 	bl	800a16c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae64:	bf00      	nop
 800ae66:	3710      	adds	r7, #16
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd80      	pop	{r7, pc}

0800ae6c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b088      	sub	sp, #32
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	e853 3f00 	ldrex	r3, [r3]
 800ae80:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae88:	61fb      	str	r3, [r7, #28]
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	461a      	mov	r2, r3
 800ae90:	69fb      	ldr	r3, [r7, #28]
 800ae92:	61bb      	str	r3, [r7, #24]
 800ae94:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae96:	6979      	ldr	r1, [r7, #20]
 800ae98:	69ba      	ldr	r2, [r7, #24]
 800ae9a:	e841 2300 	strex	r3, r2, [r1]
 800ae9e:	613b      	str	r3, [r7, #16]
   return(result);
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d1e6      	bne.n	800ae74 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2220      	movs	r2, #32
 800aeaa:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f7ff f946 	bl	800a144 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aeb8:	bf00      	nop
 800aeba:	3720      	adds	r7, #32
 800aebc:	46bd      	mov	sp, r7
 800aebe:	bd80      	pop	{r7, pc}

0800aec0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b09c      	sub	sp, #112	; 0x70
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800aece:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aed8:	2b22      	cmp	r3, #34	; 0x22
 800aeda:	f040 80be 	bne.w	800b05a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800aee4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800aee8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800aeec:	b2d9      	uxtb	r1, r3
 800aeee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800aef2:	b2da      	uxtb	r2, r3
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aef8:	400a      	ands	r2, r1
 800aefa:	b2d2      	uxtb	r2, r2
 800aefc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af02:	1c5a      	adds	r2, r3, #1
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800af0e:	b29b      	uxth	r3, r3
 800af10:	3b01      	subs	r3, #1
 800af12:	b29a      	uxth	r2, r3
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800af20:	b29b      	uxth	r3, r3
 800af22:	2b00      	cmp	r3, #0
 800af24:	f040 80a3 	bne.w	800b06e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af30:	e853 3f00 	ldrex	r3, [r3]
 800af34:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800af36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800af3c:	66bb      	str	r3, [r7, #104]	; 0x68
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	461a      	mov	r2, r3
 800af44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800af46:	65bb      	str	r3, [r7, #88]	; 0x58
 800af48:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af4a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800af4c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800af4e:	e841 2300 	strex	r3, r2, [r1]
 800af52:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800af54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af56:	2b00      	cmp	r3, #0
 800af58:	d1e6      	bne.n	800af28 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	3308      	adds	r3, #8
 800af60:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af64:	e853 3f00 	ldrex	r3, [r3]
 800af68:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800af6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af6c:	f023 0301 	bic.w	r3, r3, #1
 800af70:	667b      	str	r3, [r7, #100]	; 0x64
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	3308      	adds	r3, #8
 800af78:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800af7a:	647a      	str	r2, [r7, #68]	; 0x44
 800af7c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800af80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800af82:	e841 2300 	strex	r3, r2, [r1]
 800af86:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800af88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d1e5      	bne.n	800af5a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2220      	movs	r2, #32
 800af92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2200      	movs	r2, #0
 800af9a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2200      	movs	r2, #0
 800afa0:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	4a34      	ldr	r2, [pc, #208]	; (800b078 <UART_RxISR_8BIT+0x1b8>)
 800afa8:	4293      	cmp	r3, r2
 800afaa:	d01f      	beq.n	800afec <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	685b      	ldr	r3, [r3, #4]
 800afb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d018      	beq.n	800afec <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afc2:	e853 3f00 	ldrex	r3, [r3]
 800afc6:	623b      	str	r3, [r7, #32]
   return(result);
 800afc8:	6a3b      	ldr	r3, [r7, #32]
 800afca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800afce:	663b      	str	r3, [r7, #96]	; 0x60
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	461a      	mov	r2, r3
 800afd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800afd8:	633b      	str	r3, [r7, #48]	; 0x30
 800afda:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afdc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800afde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800afe0:	e841 2300 	strex	r3, r2, [r1]
 800afe4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800afe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d1e6      	bne.n	800afba <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aff0:	2b01      	cmp	r3, #1
 800aff2:	d12e      	bne.n	800b052 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2200      	movs	r2, #0
 800aff8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	e853 3f00 	ldrex	r3, [r3]
 800b006:	60fb      	str	r3, [r7, #12]
   return(result);
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f023 0310 	bic.w	r3, r3, #16
 800b00e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	461a      	mov	r2, r3
 800b016:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b018:	61fb      	str	r3, [r7, #28]
 800b01a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b01c:	69b9      	ldr	r1, [r7, #24]
 800b01e:	69fa      	ldr	r2, [r7, #28]
 800b020:	e841 2300 	strex	r3, r2, [r1]
 800b024:	617b      	str	r3, [r7, #20]
   return(result);
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d1e6      	bne.n	800affa <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	69db      	ldr	r3, [r3, #28]
 800b032:	f003 0310 	and.w	r3, r3, #16
 800b036:	2b10      	cmp	r3, #16
 800b038:	d103      	bne.n	800b042 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	2210      	movs	r2, #16
 800b040:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800b048:	4619      	mov	r1, r3
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f7ff f898 	bl	800a180 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b050:	e00d      	b.n	800b06e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f7f7 fcf4 	bl	8002a40 <HAL_UART_RxCpltCallback>
}
 800b058:	e009      	b.n	800b06e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	8b1b      	ldrh	r3, [r3, #24]
 800b060:	b29a      	uxth	r2, r3
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f042 0208 	orr.w	r2, r2, #8
 800b06a:	b292      	uxth	r2, r2
 800b06c:	831a      	strh	r2, [r3, #24]
}
 800b06e:	bf00      	nop
 800b070:	3770      	adds	r7, #112	; 0x70
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}
 800b076:	bf00      	nop
 800b078:	40008000 	.word	0x40008000

0800b07c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b09c      	sub	sp, #112	; 0x70
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b08a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b094:	2b22      	cmp	r3, #34	; 0x22
 800b096:	f040 80be 	bne.w	800b216 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b0a0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0a8:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800b0aa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800b0ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800b0b2:	4013      	ands	r3, r2
 800b0b4:	b29a      	uxth	r2, r3
 800b0b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b0b8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0be:	1c9a      	adds	r2, r3, #2
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b0ca:	b29b      	uxth	r3, r3
 800b0cc:	3b01      	subs	r3, #1
 800b0ce:	b29a      	uxth	r2, r3
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b0dc:	b29b      	uxth	r3, r3
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	f040 80a3 	bne.w	800b22a <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0ec:	e853 3f00 	ldrex	r3, [r3]
 800b0f0:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800b0f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b0f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b0f8:	667b      	str	r3, [r7, #100]	; 0x64
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	461a      	mov	r2, r3
 800b100:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b102:	657b      	str	r3, [r7, #84]	; 0x54
 800b104:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b106:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b108:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b10a:	e841 2300 	strex	r3, r2, [r1]
 800b10e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b110:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b112:	2b00      	cmp	r3, #0
 800b114:	d1e6      	bne.n	800b0e4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	3308      	adds	r3, #8
 800b11c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b11e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b120:	e853 3f00 	ldrex	r3, [r3]
 800b124:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b128:	f023 0301 	bic.w	r3, r3, #1
 800b12c:	663b      	str	r3, [r7, #96]	; 0x60
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	3308      	adds	r3, #8
 800b134:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b136:	643a      	str	r2, [r7, #64]	; 0x40
 800b138:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b13a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b13c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b13e:	e841 2300 	strex	r3, r2, [r1]
 800b142:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b146:	2b00      	cmp	r3, #0
 800b148:	d1e5      	bne.n	800b116 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2220      	movs	r2, #32
 800b14e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2200      	movs	r2, #0
 800b156:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2200      	movs	r2, #0
 800b15c:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	4a34      	ldr	r2, [pc, #208]	; (800b234 <UART_RxISR_16BIT+0x1b8>)
 800b164:	4293      	cmp	r3, r2
 800b166:	d01f      	beq.n	800b1a8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	685b      	ldr	r3, [r3, #4]
 800b16e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b172:	2b00      	cmp	r3, #0
 800b174:	d018      	beq.n	800b1a8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b17c:	6a3b      	ldr	r3, [r7, #32]
 800b17e:	e853 3f00 	ldrex	r3, [r3]
 800b182:	61fb      	str	r3, [r7, #28]
   return(result);
 800b184:	69fb      	ldr	r3, [r7, #28]
 800b186:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b18a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	461a      	mov	r2, r3
 800b192:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b194:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b196:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b198:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b19a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b19c:	e841 2300 	strex	r3, r2, [r1]
 800b1a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b1a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d1e6      	bne.n	800b176 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b1ac:	2b01      	cmp	r3, #1
 800b1ae:	d12e      	bne.n	800b20e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	e853 3f00 	ldrex	r3, [r3]
 800b1c2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	f023 0310 	bic.w	r3, r3, #16
 800b1ca:	65bb      	str	r3, [r7, #88]	; 0x58
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b1d4:	61bb      	str	r3, [r7, #24]
 800b1d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1d8:	6979      	ldr	r1, [r7, #20]
 800b1da:	69ba      	ldr	r2, [r7, #24]
 800b1dc:	e841 2300 	strex	r3, r2, [r1]
 800b1e0:	613b      	str	r3, [r7, #16]
   return(result);
 800b1e2:	693b      	ldr	r3, [r7, #16]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d1e6      	bne.n	800b1b6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	69db      	ldr	r3, [r3, #28]
 800b1ee:	f003 0310 	and.w	r3, r3, #16
 800b1f2:	2b10      	cmp	r3, #16
 800b1f4:	d103      	bne.n	800b1fe <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	2210      	movs	r2, #16
 800b1fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800b204:	4619      	mov	r1, r3
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f7fe ffba 	bl	800a180 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b20c:	e00d      	b.n	800b22a <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f7f7 fc16 	bl	8002a40 <HAL_UART_RxCpltCallback>
}
 800b214:	e009      	b.n	800b22a <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	8b1b      	ldrh	r3, [r3, #24]
 800b21c:	b29a      	uxth	r2, r3
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f042 0208 	orr.w	r2, r2, #8
 800b226:	b292      	uxth	r2, r2
 800b228:	831a      	strh	r2, [r3, #24]
}
 800b22a:	bf00      	nop
 800b22c:	3770      	adds	r7, #112	; 0x70
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
 800b232:	bf00      	nop
 800b234:	40008000 	.word	0x40008000

0800b238 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b238:	b480      	push	{r7}
 800b23a:	b083      	sub	sp, #12
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b240:	bf00      	nop
 800b242:	370c      	adds	r7, #12
 800b244:	46bd      	mov	sp, r7
 800b246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24a:	4770      	bx	lr

0800b24c <atoi>:
 800b24c:	220a      	movs	r2, #10
 800b24e:	2100      	movs	r1, #0
 800b250:	f000 b882 	b.w	800b358 <strtol>

0800b254 <_strtol_l.constprop.0>:
 800b254:	2b01      	cmp	r3, #1
 800b256:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b25a:	d001      	beq.n	800b260 <_strtol_l.constprop.0+0xc>
 800b25c:	2b24      	cmp	r3, #36	; 0x24
 800b25e:	d906      	bls.n	800b26e <_strtol_l.constprop.0+0x1a>
 800b260:	f000 fe74 	bl	800bf4c <__errno>
 800b264:	2316      	movs	r3, #22
 800b266:	6003      	str	r3, [r0, #0]
 800b268:	2000      	movs	r0, #0
 800b26a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b26e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800b354 <_strtol_l.constprop.0+0x100>
 800b272:	460d      	mov	r5, r1
 800b274:	462e      	mov	r6, r5
 800b276:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b27a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800b27e:	f017 0708 	ands.w	r7, r7, #8
 800b282:	d1f7      	bne.n	800b274 <_strtol_l.constprop.0+0x20>
 800b284:	2c2d      	cmp	r4, #45	; 0x2d
 800b286:	d132      	bne.n	800b2ee <_strtol_l.constprop.0+0x9a>
 800b288:	782c      	ldrb	r4, [r5, #0]
 800b28a:	2701      	movs	r7, #1
 800b28c:	1cb5      	adds	r5, r6, #2
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d05b      	beq.n	800b34a <_strtol_l.constprop.0+0xf6>
 800b292:	2b10      	cmp	r3, #16
 800b294:	d109      	bne.n	800b2aa <_strtol_l.constprop.0+0x56>
 800b296:	2c30      	cmp	r4, #48	; 0x30
 800b298:	d107      	bne.n	800b2aa <_strtol_l.constprop.0+0x56>
 800b29a:	782c      	ldrb	r4, [r5, #0]
 800b29c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800b2a0:	2c58      	cmp	r4, #88	; 0x58
 800b2a2:	d14d      	bne.n	800b340 <_strtol_l.constprop.0+0xec>
 800b2a4:	786c      	ldrb	r4, [r5, #1]
 800b2a6:	2310      	movs	r3, #16
 800b2a8:	3502      	adds	r5, #2
 800b2aa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800b2ae:	f108 38ff 	add.w	r8, r8, #4294967295
 800b2b2:	f04f 0e00 	mov.w	lr, #0
 800b2b6:	fbb8 f9f3 	udiv	r9, r8, r3
 800b2ba:	4676      	mov	r6, lr
 800b2bc:	fb03 8a19 	mls	sl, r3, r9, r8
 800b2c0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b2c4:	f1bc 0f09 	cmp.w	ip, #9
 800b2c8:	d816      	bhi.n	800b2f8 <_strtol_l.constprop.0+0xa4>
 800b2ca:	4664      	mov	r4, ip
 800b2cc:	42a3      	cmp	r3, r4
 800b2ce:	dd24      	ble.n	800b31a <_strtol_l.constprop.0+0xc6>
 800b2d0:	f1be 3fff 	cmp.w	lr, #4294967295
 800b2d4:	d008      	beq.n	800b2e8 <_strtol_l.constprop.0+0x94>
 800b2d6:	45b1      	cmp	r9, r6
 800b2d8:	d31c      	bcc.n	800b314 <_strtol_l.constprop.0+0xc0>
 800b2da:	d101      	bne.n	800b2e0 <_strtol_l.constprop.0+0x8c>
 800b2dc:	45a2      	cmp	sl, r4
 800b2de:	db19      	blt.n	800b314 <_strtol_l.constprop.0+0xc0>
 800b2e0:	fb06 4603 	mla	r6, r6, r3, r4
 800b2e4:	f04f 0e01 	mov.w	lr, #1
 800b2e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b2ec:	e7e8      	b.n	800b2c0 <_strtol_l.constprop.0+0x6c>
 800b2ee:	2c2b      	cmp	r4, #43	; 0x2b
 800b2f0:	bf04      	itt	eq
 800b2f2:	782c      	ldrbeq	r4, [r5, #0]
 800b2f4:	1cb5      	addeq	r5, r6, #2
 800b2f6:	e7ca      	b.n	800b28e <_strtol_l.constprop.0+0x3a>
 800b2f8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b2fc:	f1bc 0f19 	cmp.w	ip, #25
 800b300:	d801      	bhi.n	800b306 <_strtol_l.constprop.0+0xb2>
 800b302:	3c37      	subs	r4, #55	; 0x37
 800b304:	e7e2      	b.n	800b2cc <_strtol_l.constprop.0+0x78>
 800b306:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b30a:	f1bc 0f19 	cmp.w	ip, #25
 800b30e:	d804      	bhi.n	800b31a <_strtol_l.constprop.0+0xc6>
 800b310:	3c57      	subs	r4, #87	; 0x57
 800b312:	e7db      	b.n	800b2cc <_strtol_l.constprop.0+0x78>
 800b314:	f04f 3eff 	mov.w	lr, #4294967295
 800b318:	e7e6      	b.n	800b2e8 <_strtol_l.constprop.0+0x94>
 800b31a:	f1be 3fff 	cmp.w	lr, #4294967295
 800b31e:	d105      	bne.n	800b32c <_strtol_l.constprop.0+0xd8>
 800b320:	2322      	movs	r3, #34	; 0x22
 800b322:	6003      	str	r3, [r0, #0]
 800b324:	4646      	mov	r6, r8
 800b326:	b942      	cbnz	r2, 800b33a <_strtol_l.constprop.0+0xe6>
 800b328:	4630      	mov	r0, r6
 800b32a:	e79e      	b.n	800b26a <_strtol_l.constprop.0+0x16>
 800b32c:	b107      	cbz	r7, 800b330 <_strtol_l.constprop.0+0xdc>
 800b32e:	4276      	negs	r6, r6
 800b330:	2a00      	cmp	r2, #0
 800b332:	d0f9      	beq.n	800b328 <_strtol_l.constprop.0+0xd4>
 800b334:	f1be 0f00 	cmp.w	lr, #0
 800b338:	d000      	beq.n	800b33c <_strtol_l.constprop.0+0xe8>
 800b33a:	1e69      	subs	r1, r5, #1
 800b33c:	6011      	str	r1, [r2, #0]
 800b33e:	e7f3      	b.n	800b328 <_strtol_l.constprop.0+0xd4>
 800b340:	2430      	movs	r4, #48	; 0x30
 800b342:	2b00      	cmp	r3, #0
 800b344:	d1b1      	bne.n	800b2aa <_strtol_l.constprop.0+0x56>
 800b346:	2308      	movs	r3, #8
 800b348:	e7af      	b.n	800b2aa <_strtol_l.constprop.0+0x56>
 800b34a:	2c30      	cmp	r4, #48	; 0x30
 800b34c:	d0a5      	beq.n	800b29a <_strtol_l.constprop.0+0x46>
 800b34e:	230a      	movs	r3, #10
 800b350:	e7ab      	b.n	800b2aa <_strtol_l.constprop.0+0x56>
 800b352:	bf00      	nop
 800b354:	0800e1d1 	.word	0x0800e1d1

0800b358 <strtol>:
 800b358:	4613      	mov	r3, r2
 800b35a:	460a      	mov	r2, r1
 800b35c:	4601      	mov	r1, r0
 800b35e:	4802      	ldr	r0, [pc, #8]	; (800b368 <strtol+0x10>)
 800b360:	6800      	ldr	r0, [r0, #0]
 800b362:	f7ff bf77 	b.w	800b254 <_strtol_l.constprop.0>
 800b366:	bf00      	nop
 800b368:	20000164 	.word	0x20000164

0800b36c <__cvt>:
 800b36c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b370:	ec55 4b10 	vmov	r4, r5, d0
 800b374:	2d00      	cmp	r5, #0
 800b376:	460e      	mov	r6, r1
 800b378:	4619      	mov	r1, r3
 800b37a:	462b      	mov	r3, r5
 800b37c:	bfbb      	ittet	lt
 800b37e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b382:	461d      	movlt	r5, r3
 800b384:	2300      	movge	r3, #0
 800b386:	232d      	movlt	r3, #45	; 0x2d
 800b388:	700b      	strb	r3, [r1, #0]
 800b38a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b38c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b390:	4691      	mov	r9, r2
 800b392:	f023 0820 	bic.w	r8, r3, #32
 800b396:	bfbc      	itt	lt
 800b398:	4622      	movlt	r2, r4
 800b39a:	4614      	movlt	r4, r2
 800b39c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b3a0:	d005      	beq.n	800b3ae <__cvt+0x42>
 800b3a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b3a6:	d100      	bne.n	800b3aa <__cvt+0x3e>
 800b3a8:	3601      	adds	r6, #1
 800b3aa:	2102      	movs	r1, #2
 800b3ac:	e000      	b.n	800b3b0 <__cvt+0x44>
 800b3ae:	2103      	movs	r1, #3
 800b3b0:	ab03      	add	r3, sp, #12
 800b3b2:	9301      	str	r3, [sp, #4]
 800b3b4:	ab02      	add	r3, sp, #8
 800b3b6:	9300      	str	r3, [sp, #0]
 800b3b8:	ec45 4b10 	vmov	d0, r4, r5
 800b3bc:	4653      	mov	r3, sl
 800b3be:	4632      	mov	r2, r6
 800b3c0:	f000 fe8a 	bl	800c0d8 <_dtoa_r>
 800b3c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b3c8:	4607      	mov	r7, r0
 800b3ca:	d102      	bne.n	800b3d2 <__cvt+0x66>
 800b3cc:	f019 0f01 	tst.w	r9, #1
 800b3d0:	d022      	beq.n	800b418 <__cvt+0xac>
 800b3d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b3d6:	eb07 0906 	add.w	r9, r7, r6
 800b3da:	d110      	bne.n	800b3fe <__cvt+0x92>
 800b3dc:	783b      	ldrb	r3, [r7, #0]
 800b3de:	2b30      	cmp	r3, #48	; 0x30
 800b3e0:	d10a      	bne.n	800b3f8 <__cvt+0x8c>
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	4620      	mov	r0, r4
 800b3e8:	4629      	mov	r1, r5
 800b3ea:	f7f5 fb6d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3ee:	b918      	cbnz	r0, 800b3f8 <__cvt+0x8c>
 800b3f0:	f1c6 0601 	rsb	r6, r6, #1
 800b3f4:	f8ca 6000 	str.w	r6, [sl]
 800b3f8:	f8da 3000 	ldr.w	r3, [sl]
 800b3fc:	4499      	add	r9, r3
 800b3fe:	2200      	movs	r2, #0
 800b400:	2300      	movs	r3, #0
 800b402:	4620      	mov	r0, r4
 800b404:	4629      	mov	r1, r5
 800b406:	f7f5 fb5f 	bl	8000ac8 <__aeabi_dcmpeq>
 800b40a:	b108      	cbz	r0, 800b410 <__cvt+0xa4>
 800b40c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b410:	2230      	movs	r2, #48	; 0x30
 800b412:	9b03      	ldr	r3, [sp, #12]
 800b414:	454b      	cmp	r3, r9
 800b416:	d307      	bcc.n	800b428 <__cvt+0xbc>
 800b418:	9b03      	ldr	r3, [sp, #12]
 800b41a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b41c:	1bdb      	subs	r3, r3, r7
 800b41e:	4638      	mov	r0, r7
 800b420:	6013      	str	r3, [r2, #0]
 800b422:	b004      	add	sp, #16
 800b424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b428:	1c59      	adds	r1, r3, #1
 800b42a:	9103      	str	r1, [sp, #12]
 800b42c:	701a      	strb	r2, [r3, #0]
 800b42e:	e7f0      	b.n	800b412 <__cvt+0xa6>

0800b430 <__exponent>:
 800b430:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b432:	4603      	mov	r3, r0
 800b434:	2900      	cmp	r1, #0
 800b436:	bfb8      	it	lt
 800b438:	4249      	neglt	r1, r1
 800b43a:	f803 2b02 	strb.w	r2, [r3], #2
 800b43e:	bfb4      	ite	lt
 800b440:	222d      	movlt	r2, #45	; 0x2d
 800b442:	222b      	movge	r2, #43	; 0x2b
 800b444:	2909      	cmp	r1, #9
 800b446:	7042      	strb	r2, [r0, #1]
 800b448:	dd2a      	ble.n	800b4a0 <__exponent+0x70>
 800b44a:	f10d 0207 	add.w	r2, sp, #7
 800b44e:	4617      	mov	r7, r2
 800b450:	260a      	movs	r6, #10
 800b452:	4694      	mov	ip, r2
 800b454:	fb91 f5f6 	sdiv	r5, r1, r6
 800b458:	fb06 1415 	mls	r4, r6, r5, r1
 800b45c:	3430      	adds	r4, #48	; 0x30
 800b45e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b462:	460c      	mov	r4, r1
 800b464:	2c63      	cmp	r4, #99	; 0x63
 800b466:	f102 32ff 	add.w	r2, r2, #4294967295
 800b46a:	4629      	mov	r1, r5
 800b46c:	dcf1      	bgt.n	800b452 <__exponent+0x22>
 800b46e:	3130      	adds	r1, #48	; 0x30
 800b470:	f1ac 0402 	sub.w	r4, ip, #2
 800b474:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b478:	1c41      	adds	r1, r0, #1
 800b47a:	4622      	mov	r2, r4
 800b47c:	42ba      	cmp	r2, r7
 800b47e:	d30a      	bcc.n	800b496 <__exponent+0x66>
 800b480:	f10d 0209 	add.w	r2, sp, #9
 800b484:	eba2 020c 	sub.w	r2, r2, ip
 800b488:	42bc      	cmp	r4, r7
 800b48a:	bf88      	it	hi
 800b48c:	2200      	movhi	r2, #0
 800b48e:	4413      	add	r3, r2
 800b490:	1a18      	subs	r0, r3, r0
 800b492:	b003      	add	sp, #12
 800b494:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b496:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b49a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b49e:	e7ed      	b.n	800b47c <__exponent+0x4c>
 800b4a0:	2330      	movs	r3, #48	; 0x30
 800b4a2:	3130      	adds	r1, #48	; 0x30
 800b4a4:	7083      	strb	r3, [r0, #2]
 800b4a6:	70c1      	strb	r1, [r0, #3]
 800b4a8:	1d03      	adds	r3, r0, #4
 800b4aa:	e7f1      	b.n	800b490 <__exponent+0x60>

0800b4ac <_printf_float>:
 800b4ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4b0:	ed2d 8b02 	vpush	{d8}
 800b4b4:	b08d      	sub	sp, #52	; 0x34
 800b4b6:	460c      	mov	r4, r1
 800b4b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b4bc:	4616      	mov	r6, r2
 800b4be:	461f      	mov	r7, r3
 800b4c0:	4605      	mov	r5, r0
 800b4c2:	f000 fcf9 	bl	800beb8 <_localeconv_r>
 800b4c6:	f8d0 a000 	ldr.w	sl, [r0]
 800b4ca:	4650      	mov	r0, sl
 800b4cc:	f7f4 fed0 	bl	8000270 <strlen>
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	930a      	str	r3, [sp, #40]	; 0x28
 800b4d4:	6823      	ldr	r3, [r4, #0]
 800b4d6:	9305      	str	r3, [sp, #20]
 800b4d8:	f8d8 3000 	ldr.w	r3, [r8]
 800b4dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b4e0:	3307      	adds	r3, #7
 800b4e2:	f023 0307 	bic.w	r3, r3, #7
 800b4e6:	f103 0208 	add.w	r2, r3, #8
 800b4ea:	f8c8 2000 	str.w	r2, [r8]
 800b4ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b4f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b4f6:	9307      	str	r3, [sp, #28]
 800b4f8:	f8cd 8018 	str.w	r8, [sp, #24]
 800b4fc:	ee08 0a10 	vmov	s16, r0
 800b500:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b504:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b508:	4b9e      	ldr	r3, [pc, #632]	; (800b784 <_printf_float+0x2d8>)
 800b50a:	f04f 32ff 	mov.w	r2, #4294967295
 800b50e:	f7f5 fb0d 	bl	8000b2c <__aeabi_dcmpun>
 800b512:	bb88      	cbnz	r0, 800b578 <_printf_float+0xcc>
 800b514:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b518:	4b9a      	ldr	r3, [pc, #616]	; (800b784 <_printf_float+0x2d8>)
 800b51a:	f04f 32ff 	mov.w	r2, #4294967295
 800b51e:	f7f5 fae7 	bl	8000af0 <__aeabi_dcmple>
 800b522:	bb48      	cbnz	r0, 800b578 <_printf_float+0xcc>
 800b524:	2200      	movs	r2, #0
 800b526:	2300      	movs	r3, #0
 800b528:	4640      	mov	r0, r8
 800b52a:	4649      	mov	r1, r9
 800b52c:	f7f5 fad6 	bl	8000adc <__aeabi_dcmplt>
 800b530:	b110      	cbz	r0, 800b538 <_printf_float+0x8c>
 800b532:	232d      	movs	r3, #45	; 0x2d
 800b534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b538:	4a93      	ldr	r2, [pc, #588]	; (800b788 <_printf_float+0x2dc>)
 800b53a:	4b94      	ldr	r3, [pc, #592]	; (800b78c <_printf_float+0x2e0>)
 800b53c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b540:	bf94      	ite	ls
 800b542:	4690      	movls	r8, r2
 800b544:	4698      	movhi	r8, r3
 800b546:	2303      	movs	r3, #3
 800b548:	6123      	str	r3, [r4, #16]
 800b54a:	9b05      	ldr	r3, [sp, #20]
 800b54c:	f023 0304 	bic.w	r3, r3, #4
 800b550:	6023      	str	r3, [r4, #0]
 800b552:	f04f 0900 	mov.w	r9, #0
 800b556:	9700      	str	r7, [sp, #0]
 800b558:	4633      	mov	r3, r6
 800b55a:	aa0b      	add	r2, sp, #44	; 0x2c
 800b55c:	4621      	mov	r1, r4
 800b55e:	4628      	mov	r0, r5
 800b560:	f000 f9da 	bl	800b918 <_printf_common>
 800b564:	3001      	adds	r0, #1
 800b566:	f040 8090 	bne.w	800b68a <_printf_float+0x1de>
 800b56a:	f04f 30ff 	mov.w	r0, #4294967295
 800b56e:	b00d      	add	sp, #52	; 0x34
 800b570:	ecbd 8b02 	vpop	{d8}
 800b574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b578:	4642      	mov	r2, r8
 800b57a:	464b      	mov	r3, r9
 800b57c:	4640      	mov	r0, r8
 800b57e:	4649      	mov	r1, r9
 800b580:	f7f5 fad4 	bl	8000b2c <__aeabi_dcmpun>
 800b584:	b140      	cbz	r0, 800b598 <_printf_float+0xec>
 800b586:	464b      	mov	r3, r9
 800b588:	2b00      	cmp	r3, #0
 800b58a:	bfbc      	itt	lt
 800b58c:	232d      	movlt	r3, #45	; 0x2d
 800b58e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b592:	4a7f      	ldr	r2, [pc, #508]	; (800b790 <_printf_float+0x2e4>)
 800b594:	4b7f      	ldr	r3, [pc, #508]	; (800b794 <_printf_float+0x2e8>)
 800b596:	e7d1      	b.n	800b53c <_printf_float+0x90>
 800b598:	6863      	ldr	r3, [r4, #4]
 800b59a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b59e:	9206      	str	r2, [sp, #24]
 800b5a0:	1c5a      	adds	r2, r3, #1
 800b5a2:	d13f      	bne.n	800b624 <_printf_float+0x178>
 800b5a4:	2306      	movs	r3, #6
 800b5a6:	6063      	str	r3, [r4, #4]
 800b5a8:	9b05      	ldr	r3, [sp, #20]
 800b5aa:	6861      	ldr	r1, [r4, #4]
 800b5ac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	9303      	str	r3, [sp, #12]
 800b5b4:	ab0a      	add	r3, sp, #40	; 0x28
 800b5b6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b5ba:	ab09      	add	r3, sp, #36	; 0x24
 800b5bc:	ec49 8b10 	vmov	d0, r8, r9
 800b5c0:	9300      	str	r3, [sp, #0]
 800b5c2:	6022      	str	r2, [r4, #0]
 800b5c4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b5c8:	4628      	mov	r0, r5
 800b5ca:	f7ff fecf 	bl	800b36c <__cvt>
 800b5ce:	9b06      	ldr	r3, [sp, #24]
 800b5d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b5d2:	2b47      	cmp	r3, #71	; 0x47
 800b5d4:	4680      	mov	r8, r0
 800b5d6:	d108      	bne.n	800b5ea <_printf_float+0x13e>
 800b5d8:	1cc8      	adds	r0, r1, #3
 800b5da:	db02      	blt.n	800b5e2 <_printf_float+0x136>
 800b5dc:	6863      	ldr	r3, [r4, #4]
 800b5de:	4299      	cmp	r1, r3
 800b5e0:	dd41      	ble.n	800b666 <_printf_float+0x1ba>
 800b5e2:	f1ab 0302 	sub.w	r3, fp, #2
 800b5e6:	fa5f fb83 	uxtb.w	fp, r3
 800b5ea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b5ee:	d820      	bhi.n	800b632 <_printf_float+0x186>
 800b5f0:	3901      	subs	r1, #1
 800b5f2:	465a      	mov	r2, fp
 800b5f4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b5f8:	9109      	str	r1, [sp, #36]	; 0x24
 800b5fa:	f7ff ff19 	bl	800b430 <__exponent>
 800b5fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b600:	1813      	adds	r3, r2, r0
 800b602:	2a01      	cmp	r2, #1
 800b604:	4681      	mov	r9, r0
 800b606:	6123      	str	r3, [r4, #16]
 800b608:	dc02      	bgt.n	800b610 <_printf_float+0x164>
 800b60a:	6822      	ldr	r2, [r4, #0]
 800b60c:	07d2      	lsls	r2, r2, #31
 800b60e:	d501      	bpl.n	800b614 <_printf_float+0x168>
 800b610:	3301      	adds	r3, #1
 800b612:	6123      	str	r3, [r4, #16]
 800b614:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d09c      	beq.n	800b556 <_printf_float+0xaa>
 800b61c:	232d      	movs	r3, #45	; 0x2d
 800b61e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b622:	e798      	b.n	800b556 <_printf_float+0xaa>
 800b624:	9a06      	ldr	r2, [sp, #24]
 800b626:	2a47      	cmp	r2, #71	; 0x47
 800b628:	d1be      	bne.n	800b5a8 <_printf_float+0xfc>
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d1bc      	bne.n	800b5a8 <_printf_float+0xfc>
 800b62e:	2301      	movs	r3, #1
 800b630:	e7b9      	b.n	800b5a6 <_printf_float+0xfa>
 800b632:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b636:	d118      	bne.n	800b66a <_printf_float+0x1be>
 800b638:	2900      	cmp	r1, #0
 800b63a:	6863      	ldr	r3, [r4, #4]
 800b63c:	dd0b      	ble.n	800b656 <_printf_float+0x1aa>
 800b63e:	6121      	str	r1, [r4, #16]
 800b640:	b913      	cbnz	r3, 800b648 <_printf_float+0x19c>
 800b642:	6822      	ldr	r2, [r4, #0]
 800b644:	07d0      	lsls	r0, r2, #31
 800b646:	d502      	bpl.n	800b64e <_printf_float+0x1a2>
 800b648:	3301      	adds	r3, #1
 800b64a:	440b      	add	r3, r1
 800b64c:	6123      	str	r3, [r4, #16]
 800b64e:	65a1      	str	r1, [r4, #88]	; 0x58
 800b650:	f04f 0900 	mov.w	r9, #0
 800b654:	e7de      	b.n	800b614 <_printf_float+0x168>
 800b656:	b913      	cbnz	r3, 800b65e <_printf_float+0x1b2>
 800b658:	6822      	ldr	r2, [r4, #0]
 800b65a:	07d2      	lsls	r2, r2, #31
 800b65c:	d501      	bpl.n	800b662 <_printf_float+0x1b6>
 800b65e:	3302      	adds	r3, #2
 800b660:	e7f4      	b.n	800b64c <_printf_float+0x1a0>
 800b662:	2301      	movs	r3, #1
 800b664:	e7f2      	b.n	800b64c <_printf_float+0x1a0>
 800b666:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b66a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b66c:	4299      	cmp	r1, r3
 800b66e:	db05      	blt.n	800b67c <_printf_float+0x1d0>
 800b670:	6823      	ldr	r3, [r4, #0]
 800b672:	6121      	str	r1, [r4, #16]
 800b674:	07d8      	lsls	r0, r3, #31
 800b676:	d5ea      	bpl.n	800b64e <_printf_float+0x1a2>
 800b678:	1c4b      	adds	r3, r1, #1
 800b67a:	e7e7      	b.n	800b64c <_printf_float+0x1a0>
 800b67c:	2900      	cmp	r1, #0
 800b67e:	bfd4      	ite	le
 800b680:	f1c1 0202 	rsble	r2, r1, #2
 800b684:	2201      	movgt	r2, #1
 800b686:	4413      	add	r3, r2
 800b688:	e7e0      	b.n	800b64c <_printf_float+0x1a0>
 800b68a:	6823      	ldr	r3, [r4, #0]
 800b68c:	055a      	lsls	r2, r3, #21
 800b68e:	d407      	bmi.n	800b6a0 <_printf_float+0x1f4>
 800b690:	6923      	ldr	r3, [r4, #16]
 800b692:	4642      	mov	r2, r8
 800b694:	4631      	mov	r1, r6
 800b696:	4628      	mov	r0, r5
 800b698:	47b8      	blx	r7
 800b69a:	3001      	adds	r0, #1
 800b69c:	d12c      	bne.n	800b6f8 <_printf_float+0x24c>
 800b69e:	e764      	b.n	800b56a <_printf_float+0xbe>
 800b6a0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b6a4:	f240 80e0 	bls.w	800b868 <_printf_float+0x3bc>
 800b6a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	f7f5 fa0a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b6b4:	2800      	cmp	r0, #0
 800b6b6:	d034      	beq.n	800b722 <_printf_float+0x276>
 800b6b8:	4a37      	ldr	r2, [pc, #220]	; (800b798 <_printf_float+0x2ec>)
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	4631      	mov	r1, r6
 800b6be:	4628      	mov	r0, r5
 800b6c0:	47b8      	blx	r7
 800b6c2:	3001      	adds	r0, #1
 800b6c4:	f43f af51 	beq.w	800b56a <_printf_float+0xbe>
 800b6c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b6cc:	429a      	cmp	r2, r3
 800b6ce:	db02      	blt.n	800b6d6 <_printf_float+0x22a>
 800b6d0:	6823      	ldr	r3, [r4, #0]
 800b6d2:	07d8      	lsls	r0, r3, #31
 800b6d4:	d510      	bpl.n	800b6f8 <_printf_float+0x24c>
 800b6d6:	ee18 3a10 	vmov	r3, s16
 800b6da:	4652      	mov	r2, sl
 800b6dc:	4631      	mov	r1, r6
 800b6de:	4628      	mov	r0, r5
 800b6e0:	47b8      	blx	r7
 800b6e2:	3001      	adds	r0, #1
 800b6e4:	f43f af41 	beq.w	800b56a <_printf_float+0xbe>
 800b6e8:	f04f 0800 	mov.w	r8, #0
 800b6ec:	f104 091a 	add.w	r9, r4, #26
 800b6f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6f2:	3b01      	subs	r3, #1
 800b6f4:	4543      	cmp	r3, r8
 800b6f6:	dc09      	bgt.n	800b70c <_printf_float+0x260>
 800b6f8:	6823      	ldr	r3, [r4, #0]
 800b6fa:	079b      	lsls	r3, r3, #30
 800b6fc:	f100 8107 	bmi.w	800b90e <_printf_float+0x462>
 800b700:	68e0      	ldr	r0, [r4, #12]
 800b702:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b704:	4298      	cmp	r0, r3
 800b706:	bfb8      	it	lt
 800b708:	4618      	movlt	r0, r3
 800b70a:	e730      	b.n	800b56e <_printf_float+0xc2>
 800b70c:	2301      	movs	r3, #1
 800b70e:	464a      	mov	r2, r9
 800b710:	4631      	mov	r1, r6
 800b712:	4628      	mov	r0, r5
 800b714:	47b8      	blx	r7
 800b716:	3001      	adds	r0, #1
 800b718:	f43f af27 	beq.w	800b56a <_printf_float+0xbe>
 800b71c:	f108 0801 	add.w	r8, r8, #1
 800b720:	e7e6      	b.n	800b6f0 <_printf_float+0x244>
 800b722:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b724:	2b00      	cmp	r3, #0
 800b726:	dc39      	bgt.n	800b79c <_printf_float+0x2f0>
 800b728:	4a1b      	ldr	r2, [pc, #108]	; (800b798 <_printf_float+0x2ec>)
 800b72a:	2301      	movs	r3, #1
 800b72c:	4631      	mov	r1, r6
 800b72e:	4628      	mov	r0, r5
 800b730:	47b8      	blx	r7
 800b732:	3001      	adds	r0, #1
 800b734:	f43f af19 	beq.w	800b56a <_printf_float+0xbe>
 800b738:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b73c:	4313      	orrs	r3, r2
 800b73e:	d102      	bne.n	800b746 <_printf_float+0x29a>
 800b740:	6823      	ldr	r3, [r4, #0]
 800b742:	07d9      	lsls	r1, r3, #31
 800b744:	d5d8      	bpl.n	800b6f8 <_printf_float+0x24c>
 800b746:	ee18 3a10 	vmov	r3, s16
 800b74a:	4652      	mov	r2, sl
 800b74c:	4631      	mov	r1, r6
 800b74e:	4628      	mov	r0, r5
 800b750:	47b8      	blx	r7
 800b752:	3001      	adds	r0, #1
 800b754:	f43f af09 	beq.w	800b56a <_printf_float+0xbe>
 800b758:	f04f 0900 	mov.w	r9, #0
 800b75c:	f104 0a1a 	add.w	sl, r4, #26
 800b760:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b762:	425b      	negs	r3, r3
 800b764:	454b      	cmp	r3, r9
 800b766:	dc01      	bgt.n	800b76c <_printf_float+0x2c0>
 800b768:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b76a:	e792      	b.n	800b692 <_printf_float+0x1e6>
 800b76c:	2301      	movs	r3, #1
 800b76e:	4652      	mov	r2, sl
 800b770:	4631      	mov	r1, r6
 800b772:	4628      	mov	r0, r5
 800b774:	47b8      	blx	r7
 800b776:	3001      	adds	r0, #1
 800b778:	f43f aef7 	beq.w	800b56a <_printf_float+0xbe>
 800b77c:	f109 0901 	add.w	r9, r9, #1
 800b780:	e7ee      	b.n	800b760 <_printf_float+0x2b4>
 800b782:	bf00      	nop
 800b784:	7fefffff 	.word	0x7fefffff
 800b788:	0800e2d1 	.word	0x0800e2d1
 800b78c:	0800e2d5 	.word	0x0800e2d5
 800b790:	0800e2d9 	.word	0x0800e2d9
 800b794:	0800e2dd 	.word	0x0800e2dd
 800b798:	0800e2e1 	.word	0x0800e2e1
 800b79c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b79e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7a0:	429a      	cmp	r2, r3
 800b7a2:	bfa8      	it	ge
 800b7a4:	461a      	movge	r2, r3
 800b7a6:	2a00      	cmp	r2, #0
 800b7a8:	4691      	mov	r9, r2
 800b7aa:	dc37      	bgt.n	800b81c <_printf_float+0x370>
 800b7ac:	f04f 0b00 	mov.w	fp, #0
 800b7b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7b4:	f104 021a 	add.w	r2, r4, #26
 800b7b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7ba:	9305      	str	r3, [sp, #20]
 800b7bc:	eba3 0309 	sub.w	r3, r3, r9
 800b7c0:	455b      	cmp	r3, fp
 800b7c2:	dc33      	bgt.n	800b82c <_printf_float+0x380>
 800b7c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b7c8:	429a      	cmp	r2, r3
 800b7ca:	db3b      	blt.n	800b844 <_printf_float+0x398>
 800b7cc:	6823      	ldr	r3, [r4, #0]
 800b7ce:	07da      	lsls	r2, r3, #31
 800b7d0:	d438      	bmi.n	800b844 <_printf_float+0x398>
 800b7d2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b7d6:	eba2 0903 	sub.w	r9, r2, r3
 800b7da:	9b05      	ldr	r3, [sp, #20]
 800b7dc:	1ad2      	subs	r2, r2, r3
 800b7de:	4591      	cmp	r9, r2
 800b7e0:	bfa8      	it	ge
 800b7e2:	4691      	movge	r9, r2
 800b7e4:	f1b9 0f00 	cmp.w	r9, #0
 800b7e8:	dc35      	bgt.n	800b856 <_printf_float+0x3aa>
 800b7ea:	f04f 0800 	mov.w	r8, #0
 800b7ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7f2:	f104 0a1a 	add.w	sl, r4, #26
 800b7f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b7fa:	1a9b      	subs	r3, r3, r2
 800b7fc:	eba3 0309 	sub.w	r3, r3, r9
 800b800:	4543      	cmp	r3, r8
 800b802:	f77f af79 	ble.w	800b6f8 <_printf_float+0x24c>
 800b806:	2301      	movs	r3, #1
 800b808:	4652      	mov	r2, sl
 800b80a:	4631      	mov	r1, r6
 800b80c:	4628      	mov	r0, r5
 800b80e:	47b8      	blx	r7
 800b810:	3001      	adds	r0, #1
 800b812:	f43f aeaa 	beq.w	800b56a <_printf_float+0xbe>
 800b816:	f108 0801 	add.w	r8, r8, #1
 800b81a:	e7ec      	b.n	800b7f6 <_printf_float+0x34a>
 800b81c:	4613      	mov	r3, r2
 800b81e:	4631      	mov	r1, r6
 800b820:	4642      	mov	r2, r8
 800b822:	4628      	mov	r0, r5
 800b824:	47b8      	blx	r7
 800b826:	3001      	adds	r0, #1
 800b828:	d1c0      	bne.n	800b7ac <_printf_float+0x300>
 800b82a:	e69e      	b.n	800b56a <_printf_float+0xbe>
 800b82c:	2301      	movs	r3, #1
 800b82e:	4631      	mov	r1, r6
 800b830:	4628      	mov	r0, r5
 800b832:	9205      	str	r2, [sp, #20]
 800b834:	47b8      	blx	r7
 800b836:	3001      	adds	r0, #1
 800b838:	f43f ae97 	beq.w	800b56a <_printf_float+0xbe>
 800b83c:	9a05      	ldr	r2, [sp, #20]
 800b83e:	f10b 0b01 	add.w	fp, fp, #1
 800b842:	e7b9      	b.n	800b7b8 <_printf_float+0x30c>
 800b844:	ee18 3a10 	vmov	r3, s16
 800b848:	4652      	mov	r2, sl
 800b84a:	4631      	mov	r1, r6
 800b84c:	4628      	mov	r0, r5
 800b84e:	47b8      	blx	r7
 800b850:	3001      	adds	r0, #1
 800b852:	d1be      	bne.n	800b7d2 <_printf_float+0x326>
 800b854:	e689      	b.n	800b56a <_printf_float+0xbe>
 800b856:	9a05      	ldr	r2, [sp, #20]
 800b858:	464b      	mov	r3, r9
 800b85a:	4442      	add	r2, r8
 800b85c:	4631      	mov	r1, r6
 800b85e:	4628      	mov	r0, r5
 800b860:	47b8      	blx	r7
 800b862:	3001      	adds	r0, #1
 800b864:	d1c1      	bne.n	800b7ea <_printf_float+0x33e>
 800b866:	e680      	b.n	800b56a <_printf_float+0xbe>
 800b868:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b86a:	2a01      	cmp	r2, #1
 800b86c:	dc01      	bgt.n	800b872 <_printf_float+0x3c6>
 800b86e:	07db      	lsls	r3, r3, #31
 800b870:	d53a      	bpl.n	800b8e8 <_printf_float+0x43c>
 800b872:	2301      	movs	r3, #1
 800b874:	4642      	mov	r2, r8
 800b876:	4631      	mov	r1, r6
 800b878:	4628      	mov	r0, r5
 800b87a:	47b8      	blx	r7
 800b87c:	3001      	adds	r0, #1
 800b87e:	f43f ae74 	beq.w	800b56a <_printf_float+0xbe>
 800b882:	ee18 3a10 	vmov	r3, s16
 800b886:	4652      	mov	r2, sl
 800b888:	4631      	mov	r1, r6
 800b88a:	4628      	mov	r0, r5
 800b88c:	47b8      	blx	r7
 800b88e:	3001      	adds	r0, #1
 800b890:	f43f ae6b 	beq.w	800b56a <_printf_float+0xbe>
 800b894:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b898:	2200      	movs	r2, #0
 800b89a:	2300      	movs	r3, #0
 800b89c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b8a0:	f7f5 f912 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8a4:	b9d8      	cbnz	r0, 800b8de <_printf_float+0x432>
 800b8a6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b8aa:	f108 0201 	add.w	r2, r8, #1
 800b8ae:	4631      	mov	r1, r6
 800b8b0:	4628      	mov	r0, r5
 800b8b2:	47b8      	blx	r7
 800b8b4:	3001      	adds	r0, #1
 800b8b6:	d10e      	bne.n	800b8d6 <_printf_float+0x42a>
 800b8b8:	e657      	b.n	800b56a <_printf_float+0xbe>
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	4652      	mov	r2, sl
 800b8be:	4631      	mov	r1, r6
 800b8c0:	4628      	mov	r0, r5
 800b8c2:	47b8      	blx	r7
 800b8c4:	3001      	adds	r0, #1
 800b8c6:	f43f ae50 	beq.w	800b56a <_printf_float+0xbe>
 800b8ca:	f108 0801 	add.w	r8, r8, #1
 800b8ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8d0:	3b01      	subs	r3, #1
 800b8d2:	4543      	cmp	r3, r8
 800b8d4:	dcf1      	bgt.n	800b8ba <_printf_float+0x40e>
 800b8d6:	464b      	mov	r3, r9
 800b8d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b8dc:	e6da      	b.n	800b694 <_printf_float+0x1e8>
 800b8de:	f04f 0800 	mov.w	r8, #0
 800b8e2:	f104 0a1a 	add.w	sl, r4, #26
 800b8e6:	e7f2      	b.n	800b8ce <_printf_float+0x422>
 800b8e8:	2301      	movs	r3, #1
 800b8ea:	4642      	mov	r2, r8
 800b8ec:	e7df      	b.n	800b8ae <_printf_float+0x402>
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	464a      	mov	r2, r9
 800b8f2:	4631      	mov	r1, r6
 800b8f4:	4628      	mov	r0, r5
 800b8f6:	47b8      	blx	r7
 800b8f8:	3001      	adds	r0, #1
 800b8fa:	f43f ae36 	beq.w	800b56a <_printf_float+0xbe>
 800b8fe:	f108 0801 	add.w	r8, r8, #1
 800b902:	68e3      	ldr	r3, [r4, #12]
 800b904:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b906:	1a5b      	subs	r3, r3, r1
 800b908:	4543      	cmp	r3, r8
 800b90a:	dcf0      	bgt.n	800b8ee <_printf_float+0x442>
 800b90c:	e6f8      	b.n	800b700 <_printf_float+0x254>
 800b90e:	f04f 0800 	mov.w	r8, #0
 800b912:	f104 0919 	add.w	r9, r4, #25
 800b916:	e7f4      	b.n	800b902 <_printf_float+0x456>

0800b918 <_printf_common>:
 800b918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b91c:	4616      	mov	r6, r2
 800b91e:	4699      	mov	r9, r3
 800b920:	688a      	ldr	r2, [r1, #8]
 800b922:	690b      	ldr	r3, [r1, #16]
 800b924:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b928:	4293      	cmp	r3, r2
 800b92a:	bfb8      	it	lt
 800b92c:	4613      	movlt	r3, r2
 800b92e:	6033      	str	r3, [r6, #0]
 800b930:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b934:	4607      	mov	r7, r0
 800b936:	460c      	mov	r4, r1
 800b938:	b10a      	cbz	r2, 800b93e <_printf_common+0x26>
 800b93a:	3301      	adds	r3, #1
 800b93c:	6033      	str	r3, [r6, #0]
 800b93e:	6823      	ldr	r3, [r4, #0]
 800b940:	0699      	lsls	r1, r3, #26
 800b942:	bf42      	ittt	mi
 800b944:	6833      	ldrmi	r3, [r6, #0]
 800b946:	3302      	addmi	r3, #2
 800b948:	6033      	strmi	r3, [r6, #0]
 800b94a:	6825      	ldr	r5, [r4, #0]
 800b94c:	f015 0506 	ands.w	r5, r5, #6
 800b950:	d106      	bne.n	800b960 <_printf_common+0x48>
 800b952:	f104 0a19 	add.w	sl, r4, #25
 800b956:	68e3      	ldr	r3, [r4, #12]
 800b958:	6832      	ldr	r2, [r6, #0]
 800b95a:	1a9b      	subs	r3, r3, r2
 800b95c:	42ab      	cmp	r3, r5
 800b95e:	dc26      	bgt.n	800b9ae <_printf_common+0x96>
 800b960:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b964:	1e13      	subs	r3, r2, #0
 800b966:	6822      	ldr	r2, [r4, #0]
 800b968:	bf18      	it	ne
 800b96a:	2301      	movne	r3, #1
 800b96c:	0692      	lsls	r2, r2, #26
 800b96e:	d42b      	bmi.n	800b9c8 <_printf_common+0xb0>
 800b970:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b974:	4649      	mov	r1, r9
 800b976:	4638      	mov	r0, r7
 800b978:	47c0      	blx	r8
 800b97a:	3001      	adds	r0, #1
 800b97c:	d01e      	beq.n	800b9bc <_printf_common+0xa4>
 800b97e:	6823      	ldr	r3, [r4, #0]
 800b980:	6922      	ldr	r2, [r4, #16]
 800b982:	f003 0306 	and.w	r3, r3, #6
 800b986:	2b04      	cmp	r3, #4
 800b988:	bf02      	ittt	eq
 800b98a:	68e5      	ldreq	r5, [r4, #12]
 800b98c:	6833      	ldreq	r3, [r6, #0]
 800b98e:	1aed      	subeq	r5, r5, r3
 800b990:	68a3      	ldr	r3, [r4, #8]
 800b992:	bf0c      	ite	eq
 800b994:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b998:	2500      	movne	r5, #0
 800b99a:	4293      	cmp	r3, r2
 800b99c:	bfc4      	itt	gt
 800b99e:	1a9b      	subgt	r3, r3, r2
 800b9a0:	18ed      	addgt	r5, r5, r3
 800b9a2:	2600      	movs	r6, #0
 800b9a4:	341a      	adds	r4, #26
 800b9a6:	42b5      	cmp	r5, r6
 800b9a8:	d11a      	bne.n	800b9e0 <_printf_common+0xc8>
 800b9aa:	2000      	movs	r0, #0
 800b9ac:	e008      	b.n	800b9c0 <_printf_common+0xa8>
 800b9ae:	2301      	movs	r3, #1
 800b9b0:	4652      	mov	r2, sl
 800b9b2:	4649      	mov	r1, r9
 800b9b4:	4638      	mov	r0, r7
 800b9b6:	47c0      	blx	r8
 800b9b8:	3001      	adds	r0, #1
 800b9ba:	d103      	bne.n	800b9c4 <_printf_common+0xac>
 800b9bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b9c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9c4:	3501      	adds	r5, #1
 800b9c6:	e7c6      	b.n	800b956 <_printf_common+0x3e>
 800b9c8:	18e1      	adds	r1, r4, r3
 800b9ca:	1c5a      	adds	r2, r3, #1
 800b9cc:	2030      	movs	r0, #48	; 0x30
 800b9ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b9d2:	4422      	add	r2, r4
 800b9d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b9d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b9dc:	3302      	adds	r3, #2
 800b9de:	e7c7      	b.n	800b970 <_printf_common+0x58>
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	4622      	mov	r2, r4
 800b9e4:	4649      	mov	r1, r9
 800b9e6:	4638      	mov	r0, r7
 800b9e8:	47c0      	blx	r8
 800b9ea:	3001      	adds	r0, #1
 800b9ec:	d0e6      	beq.n	800b9bc <_printf_common+0xa4>
 800b9ee:	3601      	adds	r6, #1
 800b9f0:	e7d9      	b.n	800b9a6 <_printf_common+0x8e>
	...

0800b9f4 <_printf_i>:
 800b9f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9f8:	7e0f      	ldrb	r7, [r1, #24]
 800b9fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b9fc:	2f78      	cmp	r7, #120	; 0x78
 800b9fe:	4691      	mov	r9, r2
 800ba00:	4680      	mov	r8, r0
 800ba02:	460c      	mov	r4, r1
 800ba04:	469a      	mov	sl, r3
 800ba06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ba0a:	d807      	bhi.n	800ba1c <_printf_i+0x28>
 800ba0c:	2f62      	cmp	r7, #98	; 0x62
 800ba0e:	d80a      	bhi.n	800ba26 <_printf_i+0x32>
 800ba10:	2f00      	cmp	r7, #0
 800ba12:	f000 80d4 	beq.w	800bbbe <_printf_i+0x1ca>
 800ba16:	2f58      	cmp	r7, #88	; 0x58
 800ba18:	f000 80c0 	beq.w	800bb9c <_printf_i+0x1a8>
 800ba1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba24:	e03a      	b.n	800ba9c <_printf_i+0xa8>
 800ba26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba2a:	2b15      	cmp	r3, #21
 800ba2c:	d8f6      	bhi.n	800ba1c <_printf_i+0x28>
 800ba2e:	a101      	add	r1, pc, #4	; (adr r1, 800ba34 <_printf_i+0x40>)
 800ba30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba34:	0800ba8d 	.word	0x0800ba8d
 800ba38:	0800baa1 	.word	0x0800baa1
 800ba3c:	0800ba1d 	.word	0x0800ba1d
 800ba40:	0800ba1d 	.word	0x0800ba1d
 800ba44:	0800ba1d 	.word	0x0800ba1d
 800ba48:	0800ba1d 	.word	0x0800ba1d
 800ba4c:	0800baa1 	.word	0x0800baa1
 800ba50:	0800ba1d 	.word	0x0800ba1d
 800ba54:	0800ba1d 	.word	0x0800ba1d
 800ba58:	0800ba1d 	.word	0x0800ba1d
 800ba5c:	0800ba1d 	.word	0x0800ba1d
 800ba60:	0800bba5 	.word	0x0800bba5
 800ba64:	0800bacd 	.word	0x0800bacd
 800ba68:	0800bb5f 	.word	0x0800bb5f
 800ba6c:	0800ba1d 	.word	0x0800ba1d
 800ba70:	0800ba1d 	.word	0x0800ba1d
 800ba74:	0800bbc7 	.word	0x0800bbc7
 800ba78:	0800ba1d 	.word	0x0800ba1d
 800ba7c:	0800bacd 	.word	0x0800bacd
 800ba80:	0800ba1d 	.word	0x0800ba1d
 800ba84:	0800ba1d 	.word	0x0800ba1d
 800ba88:	0800bb67 	.word	0x0800bb67
 800ba8c:	682b      	ldr	r3, [r5, #0]
 800ba8e:	1d1a      	adds	r2, r3, #4
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	602a      	str	r2, [r5, #0]
 800ba94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	e09f      	b.n	800bbe0 <_printf_i+0x1ec>
 800baa0:	6820      	ldr	r0, [r4, #0]
 800baa2:	682b      	ldr	r3, [r5, #0]
 800baa4:	0607      	lsls	r7, r0, #24
 800baa6:	f103 0104 	add.w	r1, r3, #4
 800baaa:	6029      	str	r1, [r5, #0]
 800baac:	d501      	bpl.n	800bab2 <_printf_i+0xbe>
 800baae:	681e      	ldr	r6, [r3, #0]
 800bab0:	e003      	b.n	800baba <_printf_i+0xc6>
 800bab2:	0646      	lsls	r6, r0, #25
 800bab4:	d5fb      	bpl.n	800baae <_printf_i+0xba>
 800bab6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800baba:	2e00      	cmp	r6, #0
 800babc:	da03      	bge.n	800bac6 <_printf_i+0xd2>
 800babe:	232d      	movs	r3, #45	; 0x2d
 800bac0:	4276      	negs	r6, r6
 800bac2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bac6:	485a      	ldr	r0, [pc, #360]	; (800bc30 <_printf_i+0x23c>)
 800bac8:	230a      	movs	r3, #10
 800baca:	e012      	b.n	800baf2 <_printf_i+0xfe>
 800bacc:	682b      	ldr	r3, [r5, #0]
 800bace:	6820      	ldr	r0, [r4, #0]
 800bad0:	1d19      	adds	r1, r3, #4
 800bad2:	6029      	str	r1, [r5, #0]
 800bad4:	0605      	lsls	r5, r0, #24
 800bad6:	d501      	bpl.n	800badc <_printf_i+0xe8>
 800bad8:	681e      	ldr	r6, [r3, #0]
 800bada:	e002      	b.n	800bae2 <_printf_i+0xee>
 800badc:	0641      	lsls	r1, r0, #25
 800bade:	d5fb      	bpl.n	800bad8 <_printf_i+0xe4>
 800bae0:	881e      	ldrh	r6, [r3, #0]
 800bae2:	4853      	ldr	r0, [pc, #332]	; (800bc30 <_printf_i+0x23c>)
 800bae4:	2f6f      	cmp	r7, #111	; 0x6f
 800bae6:	bf0c      	ite	eq
 800bae8:	2308      	moveq	r3, #8
 800baea:	230a      	movne	r3, #10
 800baec:	2100      	movs	r1, #0
 800baee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800baf2:	6865      	ldr	r5, [r4, #4]
 800baf4:	60a5      	str	r5, [r4, #8]
 800baf6:	2d00      	cmp	r5, #0
 800baf8:	bfa2      	ittt	ge
 800bafa:	6821      	ldrge	r1, [r4, #0]
 800bafc:	f021 0104 	bicge.w	r1, r1, #4
 800bb00:	6021      	strge	r1, [r4, #0]
 800bb02:	b90e      	cbnz	r6, 800bb08 <_printf_i+0x114>
 800bb04:	2d00      	cmp	r5, #0
 800bb06:	d04b      	beq.n	800bba0 <_printf_i+0x1ac>
 800bb08:	4615      	mov	r5, r2
 800bb0a:	fbb6 f1f3 	udiv	r1, r6, r3
 800bb0e:	fb03 6711 	mls	r7, r3, r1, r6
 800bb12:	5dc7      	ldrb	r7, [r0, r7]
 800bb14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bb18:	4637      	mov	r7, r6
 800bb1a:	42bb      	cmp	r3, r7
 800bb1c:	460e      	mov	r6, r1
 800bb1e:	d9f4      	bls.n	800bb0a <_printf_i+0x116>
 800bb20:	2b08      	cmp	r3, #8
 800bb22:	d10b      	bne.n	800bb3c <_printf_i+0x148>
 800bb24:	6823      	ldr	r3, [r4, #0]
 800bb26:	07de      	lsls	r6, r3, #31
 800bb28:	d508      	bpl.n	800bb3c <_printf_i+0x148>
 800bb2a:	6923      	ldr	r3, [r4, #16]
 800bb2c:	6861      	ldr	r1, [r4, #4]
 800bb2e:	4299      	cmp	r1, r3
 800bb30:	bfde      	ittt	le
 800bb32:	2330      	movle	r3, #48	; 0x30
 800bb34:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bb38:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bb3c:	1b52      	subs	r2, r2, r5
 800bb3e:	6122      	str	r2, [r4, #16]
 800bb40:	f8cd a000 	str.w	sl, [sp]
 800bb44:	464b      	mov	r3, r9
 800bb46:	aa03      	add	r2, sp, #12
 800bb48:	4621      	mov	r1, r4
 800bb4a:	4640      	mov	r0, r8
 800bb4c:	f7ff fee4 	bl	800b918 <_printf_common>
 800bb50:	3001      	adds	r0, #1
 800bb52:	d14a      	bne.n	800bbea <_printf_i+0x1f6>
 800bb54:	f04f 30ff 	mov.w	r0, #4294967295
 800bb58:	b004      	add	sp, #16
 800bb5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb5e:	6823      	ldr	r3, [r4, #0]
 800bb60:	f043 0320 	orr.w	r3, r3, #32
 800bb64:	6023      	str	r3, [r4, #0]
 800bb66:	4833      	ldr	r0, [pc, #204]	; (800bc34 <_printf_i+0x240>)
 800bb68:	2778      	movs	r7, #120	; 0x78
 800bb6a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bb6e:	6823      	ldr	r3, [r4, #0]
 800bb70:	6829      	ldr	r1, [r5, #0]
 800bb72:	061f      	lsls	r7, r3, #24
 800bb74:	f851 6b04 	ldr.w	r6, [r1], #4
 800bb78:	d402      	bmi.n	800bb80 <_printf_i+0x18c>
 800bb7a:	065f      	lsls	r7, r3, #25
 800bb7c:	bf48      	it	mi
 800bb7e:	b2b6      	uxthmi	r6, r6
 800bb80:	07df      	lsls	r7, r3, #31
 800bb82:	bf48      	it	mi
 800bb84:	f043 0320 	orrmi.w	r3, r3, #32
 800bb88:	6029      	str	r1, [r5, #0]
 800bb8a:	bf48      	it	mi
 800bb8c:	6023      	strmi	r3, [r4, #0]
 800bb8e:	b91e      	cbnz	r6, 800bb98 <_printf_i+0x1a4>
 800bb90:	6823      	ldr	r3, [r4, #0]
 800bb92:	f023 0320 	bic.w	r3, r3, #32
 800bb96:	6023      	str	r3, [r4, #0]
 800bb98:	2310      	movs	r3, #16
 800bb9a:	e7a7      	b.n	800baec <_printf_i+0xf8>
 800bb9c:	4824      	ldr	r0, [pc, #144]	; (800bc30 <_printf_i+0x23c>)
 800bb9e:	e7e4      	b.n	800bb6a <_printf_i+0x176>
 800bba0:	4615      	mov	r5, r2
 800bba2:	e7bd      	b.n	800bb20 <_printf_i+0x12c>
 800bba4:	682b      	ldr	r3, [r5, #0]
 800bba6:	6826      	ldr	r6, [r4, #0]
 800bba8:	6961      	ldr	r1, [r4, #20]
 800bbaa:	1d18      	adds	r0, r3, #4
 800bbac:	6028      	str	r0, [r5, #0]
 800bbae:	0635      	lsls	r5, r6, #24
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	d501      	bpl.n	800bbb8 <_printf_i+0x1c4>
 800bbb4:	6019      	str	r1, [r3, #0]
 800bbb6:	e002      	b.n	800bbbe <_printf_i+0x1ca>
 800bbb8:	0670      	lsls	r0, r6, #25
 800bbba:	d5fb      	bpl.n	800bbb4 <_printf_i+0x1c0>
 800bbbc:	8019      	strh	r1, [r3, #0]
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	6123      	str	r3, [r4, #16]
 800bbc2:	4615      	mov	r5, r2
 800bbc4:	e7bc      	b.n	800bb40 <_printf_i+0x14c>
 800bbc6:	682b      	ldr	r3, [r5, #0]
 800bbc8:	1d1a      	adds	r2, r3, #4
 800bbca:	602a      	str	r2, [r5, #0]
 800bbcc:	681d      	ldr	r5, [r3, #0]
 800bbce:	6862      	ldr	r2, [r4, #4]
 800bbd0:	2100      	movs	r1, #0
 800bbd2:	4628      	mov	r0, r5
 800bbd4:	f7f4 fafc 	bl	80001d0 <memchr>
 800bbd8:	b108      	cbz	r0, 800bbde <_printf_i+0x1ea>
 800bbda:	1b40      	subs	r0, r0, r5
 800bbdc:	6060      	str	r0, [r4, #4]
 800bbde:	6863      	ldr	r3, [r4, #4]
 800bbe0:	6123      	str	r3, [r4, #16]
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bbe8:	e7aa      	b.n	800bb40 <_printf_i+0x14c>
 800bbea:	6923      	ldr	r3, [r4, #16]
 800bbec:	462a      	mov	r2, r5
 800bbee:	4649      	mov	r1, r9
 800bbf0:	4640      	mov	r0, r8
 800bbf2:	47d0      	blx	sl
 800bbf4:	3001      	adds	r0, #1
 800bbf6:	d0ad      	beq.n	800bb54 <_printf_i+0x160>
 800bbf8:	6823      	ldr	r3, [r4, #0]
 800bbfa:	079b      	lsls	r3, r3, #30
 800bbfc:	d413      	bmi.n	800bc26 <_printf_i+0x232>
 800bbfe:	68e0      	ldr	r0, [r4, #12]
 800bc00:	9b03      	ldr	r3, [sp, #12]
 800bc02:	4298      	cmp	r0, r3
 800bc04:	bfb8      	it	lt
 800bc06:	4618      	movlt	r0, r3
 800bc08:	e7a6      	b.n	800bb58 <_printf_i+0x164>
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	4632      	mov	r2, r6
 800bc0e:	4649      	mov	r1, r9
 800bc10:	4640      	mov	r0, r8
 800bc12:	47d0      	blx	sl
 800bc14:	3001      	adds	r0, #1
 800bc16:	d09d      	beq.n	800bb54 <_printf_i+0x160>
 800bc18:	3501      	adds	r5, #1
 800bc1a:	68e3      	ldr	r3, [r4, #12]
 800bc1c:	9903      	ldr	r1, [sp, #12]
 800bc1e:	1a5b      	subs	r3, r3, r1
 800bc20:	42ab      	cmp	r3, r5
 800bc22:	dcf2      	bgt.n	800bc0a <_printf_i+0x216>
 800bc24:	e7eb      	b.n	800bbfe <_printf_i+0x20a>
 800bc26:	2500      	movs	r5, #0
 800bc28:	f104 0619 	add.w	r6, r4, #25
 800bc2c:	e7f5      	b.n	800bc1a <_printf_i+0x226>
 800bc2e:	bf00      	nop
 800bc30:	0800e2e3 	.word	0x0800e2e3
 800bc34:	0800e2f4 	.word	0x0800e2f4

0800bc38 <std>:
 800bc38:	2300      	movs	r3, #0
 800bc3a:	b510      	push	{r4, lr}
 800bc3c:	4604      	mov	r4, r0
 800bc3e:	e9c0 3300 	strd	r3, r3, [r0]
 800bc42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc46:	6083      	str	r3, [r0, #8]
 800bc48:	8181      	strh	r1, [r0, #12]
 800bc4a:	6643      	str	r3, [r0, #100]	; 0x64
 800bc4c:	81c2      	strh	r2, [r0, #14]
 800bc4e:	6183      	str	r3, [r0, #24]
 800bc50:	4619      	mov	r1, r3
 800bc52:	2208      	movs	r2, #8
 800bc54:	305c      	adds	r0, #92	; 0x5c
 800bc56:	f000 f926 	bl	800bea6 <memset>
 800bc5a:	4b0d      	ldr	r3, [pc, #52]	; (800bc90 <std+0x58>)
 800bc5c:	6263      	str	r3, [r4, #36]	; 0x24
 800bc5e:	4b0d      	ldr	r3, [pc, #52]	; (800bc94 <std+0x5c>)
 800bc60:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc62:	4b0d      	ldr	r3, [pc, #52]	; (800bc98 <std+0x60>)
 800bc64:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc66:	4b0d      	ldr	r3, [pc, #52]	; (800bc9c <std+0x64>)
 800bc68:	6323      	str	r3, [r4, #48]	; 0x30
 800bc6a:	4b0d      	ldr	r3, [pc, #52]	; (800bca0 <std+0x68>)
 800bc6c:	6224      	str	r4, [r4, #32]
 800bc6e:	429c      	cmp	r4, r3
 800bc70:	d006      	beq.n	800bc80 <std+0x48>
 800bc72:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800bc76:	4294      	cmp	r4, r2
 800bc78:	d002      	beq.n	800bc80 <std+0x48>
 800bc7a:	33d0      	adds	r3, #208	; 0xd0
 800bc7c:	429c      	cmp	r4, r3
 800bc7e:	d105      	bne.n	800bc8c <std+0x54>
 800bc80:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bc84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc88:	f000 b98a 	b.w	800bfa0 <__retarget_lock_init_recursive>
 800bc8c:	bd10      	pop	{r4, pc}
 800bc8e:	bf00      	nop
 800bc90:	0800be21 	.word	0x0800be21
 800bc94:	0800be43 	.word	0x0800be43
 800bc98:	0800be7b 	.word	0x0800be7b
 800bc9c:	0800be9f 	.word	0x0800be9f
 800bca0:	2000082c 	.word	0x2000082c

0800bca4 <stdio_exit_handler>:
 800bca4:	4a02      	ldr	r2, [pc, #8]	; (800bcb0 <stdio_exit_handler+0xc>)
 800bca6:	4903      	ldr	r1, [pc, #12]	; (800bcb4 <stdio_exit_handler+0x10>)
 800bca8:	4803      	ldr	r0, [pc, #12]	; (800bcb8 <stdio_exit_handler+0x14>)
 800bcaa:	f000 b869 	b.w	800bd80 <_fwalk_sglue>
 800bcae:	bf00      	nop
 800bcb0:	2000010c 	.word	0x2000010c
 800bcb4:	0800dbf9 	.word	0x0800dbf9
 800bcb8:	20000118 	.word	0x20000118

0800bcbc <cleanup_stdio>:
 800bcbc:	6841      	ldr	r1, [r0, #4]
 800bcbe:	4b0c      	ldr	r3, [pc, #48]	; (800bcf0 <cleanup_stdio+0x34>)
 800bcc0:	4299      	cmp	r1, r3
 800bcc2:	b510      	push	{r4, lr}
 800bcc4:	4604      	mov	r4, r0
 800bcc6:	d001      	beq.n	800bccc <cleanup_stdio+0x10>
 800bcc8:	f001 ff96 	bl	800dbf8 <_fflush_r>
 800bccc:	68a1      	ldr	r1, [r4, #8]
 800bcce:	4b09      	ldr	r3, [pc, #36]	; (800bcf4 <cleanup_stdio+0x38>)
 800bcd0:	4299      	cmp	r1, r3
 800bcd2:	d002      	beq.n	800bcda <cleanup_stdio+0x1e>
 800bcd4:	4620      	mov	r0, r4
 800bcd6:	f001 ff8f 	bl	800dbf8 <_fflush_r>
 800bcda:	68e1      	ldr	r1, [r4, #12]
 800bcdc:	4b06      	ldr	r3, [pc, #24]	; (800bcf8 <cleanup_stdio+0x3c>)
 800bcde:	4299      	cmp	r1, r3
 800bce0:	d004      	beq.n	800bcec <cleanup_stdio+0x30>
 800bce2:	4620      	mov	r0, r4
 800bce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bce8:	f001 bf86 	b.w	800dbf8 <_fflush_r>
 800bcec:	bd10      	pop	{r4, pc}
 800bcee:	bf00      	nop
 800bcf0:	2000082c 	.word	0x2000082c
 800bcf4:	20000894 	.word	0x20000894
 800bcf8:	200008fc 	.word	0x200008fc

0800bcfc <global_stdio_init.part.0>:
 800bcfc:	b510      	push	{r4, lr}
 800bcfe:	4b0b      	ldr	r3, [pc, #44]	; (800bd2c <global_stdio_init.part.0+0x30>)
 800bd00:	4c0b      	ldr	r4, [pc, #44]	; (800bd30 <global_stdio_init.part.0+0x34>)
 800bd02:	4a0c      	ldr	r2, [pc, #48]	; (800bd34 <global_stdio_init.part.0+0x38>)
 800bd04:	601a      	str	r2, [r3, #0]
 800bd06:	4620      	mov	r0, r4
 800bd08:	2200      	movs	r2, #0
 800bd0a:	2104      	movs	r1, #4
 800bd0c:	f7ff ff94 	bl	800bc38 <std>
 800bd10:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800bd14:	2201      	movs	r2, #1
 800bd16:	2109      	movs	r1, #9
 800bd18:	f7ff ff8e 	bl	800bc38 <std>
 800bd1c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800bd20:	2202      	movs	r2, #2
 800bd22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd26:	2112      	movs	r1, #18
 800bd28:	f7ff bf86 	b.w	800bc38 <std>
 800bd2c:	20000964 	.word	0x20000964
 800bd30:	2000082c 	.word	0x2000082c
 800bd34:	0800bca5 	.word	0x0800bca5

0800bd38 <__sfp_lock_acquire>:
 800bd38:	4801      	ldr	r0, [pc, #4]	; (800bd40 <__sfp_lock_acquire+0x8>)
 800bd3a:	f000 b932 	b.w	800bfa2 <__retarget_lock_acquire_recursive>
 800bd3e:	bf00      	nop
 800bd40:	2000096d 	.word	0x2000096d

0800bd44 <__sfp_lock_release>:
 800bd44:	4801      	ldr	r0, [pc, #4]	; (800bd4c <__sfp_lock_release+0x8>)
 800bd46:	f000 b92d 	b.w	800bfa4 <__retarget_lock_release_recursive>
 800bd4a:	bf00      	nop
 800bd4c:	2000096d 	.word	0x2000096d

0800bd50 <__sinit>:
 800bd50:	b510      	push	{r4, lr}
 800bd52:	4604      	mov	r4, r0
 800bd54:	f7ff fff0 	bl	800bd38 <__sfp_lock_acquire>
 800bd58:	6a23      	ldr	r3, [r4, #32]
 800bd5a:	b11b      	cbz	r3, 800bd64 <__sinit+0x14>
 800bd5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd60:	f7ff bff0 	b.w	800bd44 <__sfp_lock_release>
 800bd64:	4b04      	ldr	r3, [pc, #16]	; (800bd78 <__sinit+0x28>)
 800bd66:	6223      	str	r3, [r4, #32]
 800bd68:	4b04      	ldr	r3, [pc, #16]	; (800bd7c <__sinit+0x2c>)
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d1f5      	bne.n	800bd5c <__sinit+0xc>
 800bd70:	f7ff ffc4 	bl	800bcfc <global_stdio_init.part.0>
 800bd74:	e7f2      	b.n	800bd5c <__sinit+0xc>
 800bd76:	bf00      	nop
 800bd78:	0800bcbd 	.word	0x0800bcbd
 800bd7c:	20000964 	.word	0x20000964

0800bd80 <_fwalk_sglue>:
 800bd80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd84:	4607      	mov	r7, r0
 800bd86:	4688      	mov	r8, r1
 800bd88:	4614      	mov	r4, r2
 800bd8a:	2600      	movs	r6, #0
 800bd8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bd90:	f1b9 0901 	subs.w	r9, r9, #1
 800bd94:	d505      	bpl.n	800bda2 <_fwalk_sglue+0x22>
 800bd96:	6824      	ldr	r4, [r4, #0]
 800bd98:	2c00      	cmp	r4, #0
 800bd9a:	d1f7      	bne.n	800bd8c <_fwalk_sglue+0xc>
 800bd9c:	4630      	mov	r0, r6
 800bd9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bda2:	89ab      	ldrh	r3, [r5, #12]
 800bda4:	2b01      	cmp	r3, #1
 800bda6:	d907      	bls.n	800bdb8 <_fwalk_sglue+0x38>
 800bda8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bdac:	3301      	adds	r3, #1
 800bdae:	d003      	beq.n	800bdb8 <_fwalk_sglue+0x38>
 800bdb0:	4629      	mov	r1, r5
 800bdb2:	4638      	mov	r0, r7
 800bdb4:	47c0      	blx	r8
 800bdb6:	4306      	orrs	r6, r0
 800bdb8:	3568      	adds	r5, #104	; 0x68
 800bdba:	e7e9      	b.n	800bd90 <_fwalk_sglue+0x10>

0800bdbc <iprintf>:
 800bdbc:	b40f      	push	{r0, r1, r2, r3}
 800bdbe:	b507      	push	{r0, r1, r2, lr}
 800bdc0:	4906      	ldr	r1, [pc, #24]	; (800bddc <iprintf+0x20>)
 800bdc2:	ab04      	add	r3, sp, #16
 800bdc4:	6808      	ldr	r0, [r1, #0]
 800bdc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdca:	6881      	ldr	r1, [r0, #8]
 800bdcc:	9301      	str	r3, [sp, #4]
 800bdce:	f001 fd73 	bl	800d8b8 <_vfiprintf_r>
 800bdd2:	b003      	add	sp, #12
 800bdd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bdd8:	b004      	add	sp, #16
 800bdda:	4770      	bx	lr
 800bddc:	20000164 	.word	0x20000164

0800bde0 <siprintf>:
 800bde0:	b40e      	push	{r1, r2, r3}
 800bde2:	b500      	push	{lr}
 800bde4:	b09c      	sub	sp, #112	; 0x70
 800bde6:	ab1d      	add	r3, sp, #116	; 0x74
 800bde8:	9002      	str	r0, [sp, #8]
 800bdea:	9006      	str	r0, [sp, #24]
 800bdec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bdf0:	4809      	ldr	r0, [pc, #36]	; (800be18 <siprintf+0x38>)
 800bdf2:	9107      	str	r1, [sp, #28]
 800bdf4:	9104      	str	r1, [sp, #16]
 800bdf6:	4909      	ldr	r1, [pc, #36]	; (800be1c <siprintf+0x3c>)
 800bdf8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdfc:	9105      	str	r1, [sp, #20]
 800bdfe:	6800      	ldr	r0, [r0, #0]
 800be00:	9301      	str	r3, [sp, #4]
 800be02:	a902      	add	r1, sp, #8
 800be04:	f001 fc30 	bl	800d668 <_svfiprintf_r>
 800be08:	9b02      	ldr	r3, [sp, #8]
 800be0a:	2200      	movs	r2, #0
 800be0c:	701a      	strb	r2, [r3, #0]
 800be0e:	b01c      	add	sp, #112	; 0x70
 800be10:	f85d eb04 	ldr.w	lr, [sp], #4
 800be14:	b003      	add	sp, #12
 800be16:	4770      	bx	lr
 800be18:	20000164 	.word	0x20000164
 800be1c:	ffff0208 	.word	0xffff0208

0800be20 <__sread>:
 800be20:	b510      	push	{r4, lr}
 800be22:	460c      	mov	r4, r1
 800be24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be28:	f000 f86c 	bl	800bf04 <_read_r>
 800be2c:	2800      	cmp	r0, #0
 800be2e:	bfab      	itete	ge
 800be30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800be32:	89a3      	ldrhlt	r3, [r4, #12]
 800be34:	181b      	addge	r3, r3, r0
 800be36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800be3a:	bfac      	ite	ge
 800be3c:	6563      	strge	r3, [r4, #84]	; 0x54
 800be3e:	81a3      	strhlt	r3, [r4, #12]
 800be40:	bd10      	pop	{r4, pc}

0800be42 <__swrite>:
 800be42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be46:	461f      	mov	r7, r3
 800be48:	898b      	ldrh	r3, [r1, #12]
 800be4a:	05db      	lsls	r3, r3, #23
 800be4c:	4605      	mov	r5, r0
 800be4e:	460c      	mov	r4, r1
 800be50:	4616      	mov	r6, r2
 800be52:	d505      	bpl.n	800be60 <__swrite+0x1e>
 800be54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be58:	2302      	movs	r3, #2
 800be5a:	2200      	movs	r2, #0
 800be5c:	f000 f840 	bl	800bee0 <_lseek_r>
 800be60:	89a3      	ldrh	r3, [r4, #12]
 800be62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800be6a:	81a3      	strh	r3, [r4, #12]
 800be6c:	4632      	mov	r2, r6
 800be6e:	463b      	mov	r3, r7
 800be70:	4628      	mov	r0, r5
 800be72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be76:	f000 b857 	b.w	800bf28 <_write_r>

0800be7a <__sseek>:
 800be7a:	b510      	push	{r4, lr}
 800be7c:	460c      	mov	r4, r1
 800be7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be82:	f000 f82d 	bl	800bee0 <_lseek_r>
 800be86:	1c43      	adds	r3, r0, #1
 800be88:	89a3      	ldrh	r3, [r4, #12]
 800be8a:	bf15      	itete	ne
 800be8c:	6560      	strne	r0, [r4, #84]	; 0x54
 800be8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800be92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800be96:	81a3      	strheq	r3, [r4, #12]
 800be98:	bf18      	it	ne
 800be9a:	81a3      	strhne	r3, [r4, #12]
 800be9c:	bd10      	pop	{r4, pc}

0800be9e <__sclose>:
 800be9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bea2:	f000 b80d 	b.w	800bec0 <_close_r>

0800bea6 <memset>:
 800bea6:	4402      	add	r2, r0
 800bea8:	4603      	mov	r3, r0
 800beaa:	4293      	cmp	r3, r2
 800beac:	d100      	bne.n	800beb0 <memset+0xa>
 800beae:	4770      	bx	lr
 800beb0:	f803 1b01 	strb.w	r1, [r3], #1
 800beb4:	e7f9      	b.n	800beaa <memset+0x4>
	...

0800beb8 <_localeconv_r>:
 800beb8:	4800      	ldr	r0, [pc, #0]	; (800bebc <_localeconv_r+0x4>)
 800beba:	4770      	bx	lr
 800bebc:	20000258 	.word	0x20000258

0800bec0 <_close_r>:
 800bec0:	b538      	push	{r3, r4, r5, lr}
 800bec2:	4d06      	ldr	r5, [pc, #24]	; (800bedc <_close_r+0x1c>)
 800bec4:	2300      	movs	r3, #0
 800bec6:	4604      	mov	r4, r0
 800bec8:	4608      	mov	r0, r1
 800beca:	602b      	str	r3, [r5, #0]
 800becc:	f7f6 fedb 	bl	8002c86 <_close>
 800bed0:	1c43      	adds	r3, r0, #1
 800bed2:	d102      	bne.n	800beda <_close_r+0x1a>
 800bed4:	682b      	ldr	r3, [r5, #0]
 800bed6:	b103      	cbz	r3, 800beda <_close_r+0x1a>
 800bed8:	6023      	str	r3, [r4, #0]
 800beda:	bd38      	pop	{r3, r4, r5, pc}
 800bedc:	20000968 	.word	0x20000968

0800bee0 <_lseek_r>:
 800bee0:	b538      	push	{r3, r4, r5, lr}
 800bee2:	4d07      	ldr	r5, [pc, #28]	; (800bf00 <_lseek_r+0x20>)
 800bee4:	4604      	mov	r4, r0
 800bee6:	4608      	mov	r0, r1
 800bee8:	4611      	mov	r1, r2
 800beea:	2200      	movs	r2, #0
 800beec:	602a      	str	r2, [r5, #0]
 800beee:	461a      	mov	r2, r3
 800bef0:	f7f6 fef0 	bl	8002cd4 <_lseek>
 800bef4:	1c43      	adds	r3, r0, #1
 800bef6:	d102      	bne.n	800befe <_lseek_r+0x1e>
 800bef8:	682b      	ldr	r3, [r5, #0]
 800befa:	b103      	cbz	r3, 800befe <_lseek_r+0x1e>
 800befc:	6023      	str	r3, [r4, #0]
 800befe:	bd38      	pop	{r3, r4, r5, pc}
 800bf00:	20000968 	.word	0x20000968

0800bf04 <_read_r>:
 800bf04:	b538      	push	{r3, r4, r5, lr}
 800bf06:	4d07      	ldr	r5, [pc, #28]	; (800bf24 <_read_r+0x20>)
 800bf08:	4604      	mov	r4, r0
 800bf0a:	4608      	mov	r0, r1
 800bf0c:	4611      	mov	r1, r2
 800bf0e:	2200      	movs	r2, #0
 800bf10:	602a      	str	r2, [r5, #0]
 800bf12:	461a      	mov	r2, r3
 800bf14:	f7f6 fe7e 	bl	8002c14 <_read>
 800bf18:	1c43      	adds	r3, r0, #1
 800bf1a:	d102      	bne.n	800bf22 <_read_r+0x1e>
 800bf1c:	682b      	ldr	r3, [r5, #0]
 800bf1e:	b103      	cbz	r3, 800bf22 <_read_r+0x1e>
 800bf20:	6023      	str	r3, [r4, #0]
 800bf22:	bd38      	pop	{r3, r4, r5, pc}
 800bf24:	20000968 	.word	0x20000968

0800bf28 <_write_r>:
 800bf28:	b538      	push	{r3, r4, r5, lr}
 800bf2a:	4d07      	ldr	r5, [pc, #28]	; (800bf48 <_write_r+0x20>)
 800bf2c:	4604      	mov	r4, r0
 800bf2e:	4608      	mov	r0, r1
 800bf30:	4611      	mov	r1, r2
 800bf32:	2200      	movs	r2, #0
 800bf34:	602a      	str	r2, [r5, #0]
 800bf36:	461a      	mov	r2, r3
 800bf38:	f7f6 fe89 	bl	8002c4e <_write>
 800bf3c:	1c43      	adds	r3, r0, #1
 800bf3e:	d102      	bne.n	800bf46 <_write_r+0x1e>
 800bf40:	682b      	ldr	r3, [r5, #0]
 800bf42:	b103      	cbz	r3, 800bf46 <_write_r+0x1e>
 800bf44:	6023      	str	r3, [r4, #0]
 800bf46:	bd38      	pop	{r3, r4, r5, pc}
 800bf48:	20000968 	.word	0x20000968

0800bf4c <__errno>:
 800bf4c:	4b01      	ldr	r3, [pc, #4]	; (800bf54 <__errno+0x8>)
 800bf4e:	6818      	ldr	r0, [r3, #0]
 800bf50:	4770      	bx	lr
 800bf52:	bf00      	nop
 800bf54:	20000164 	.word	0x20000164

0800bf58 <__libc_init_array>:
 800bf58:	b570      	push	{r4, r5, r6, lr}
 800bf5a:	4d0d      	ldr	r5, [pc, #52]	; (800bf90 <__libc_init_array+0x38>)
 800bf5c:	4c0d      	ldr	r4, [pc, #52]	; (800bf94 <__libc_init_array+0x3c>)
 800bf5e:	1b64      	subs	r4, r4, r5
 800bf60:	10a4      	asrs	r4, r4, #2
 800bf62:	2600      	movs	r6, #0
 800bf64:	42a6      	cmp	r6, r4
 800bf66:	d109      	bne.n	800bf7c <__libc_init_array+0x24>
 800bf68:	4d0b      	ldr	r5, [pc, #44]	; (800bf98 <__libc_init_array+0x40>)
 800bf6a:	4c0c      	ldr	r4, [pc, #48]	; (800bf9c <__libc_init_array+0x44>)
 800bf6c:	f002 f898 	bl	800e0a0 <_init>
 800bf70:	1b64      	subs	r4, r4, r5
 800bf72:	10a4      	asrs	r4, r4, #2
 800bf74:	2600      	movs	r6, #0
 800bf76:	42a6      	cmp	r6, r4
 800bf78:	d105      	bne.n	800bf86 <__libc_init_array+0x2e>
 800bf7a:	bd70      	pop	{r4, r5, r6, pc}
 800bf7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf80:	4798      	blx	r3
 800bf82:	3601      	adds	r6, #1
 800bf84:	e7ee      	b.n	800bf64 <__libc_init_array+0xc>
 800bf86:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf8a:	4798      	blx	r3
 800bf8c:	3601      	adds	r6, #1
 800bf8e:	e7f2      	b.n	800bf76 <__libc_init_array+0x1e>
 800bf90:	0800e54c 	.word	0x0800e54c
 800bf94:	0800e54c 	.word	0x0800e54c
 800bf98:	0800e54c 	.word	0x0800e54c
 800bf9c:	0800e550 	.word	0x0800e550

0800bfa0 <__retarget_lock_init_recursive>:
 800bfa0:	4770      	bx	lr

0800bfa2 <__retarget_lock_acquire_recursive>:
 800bfa2:	4770      	bx	lr

0800bfa4 <__retarget_lock_release_recursive>:
 800bfa4:	4770      	bx	lr

0800bfa6 <memcpy>:
 800bfa6:	440a      	add	r2, r1
 800bfa8:	4291      	cmp	r1, r2
 800bfaa:	f100 33ff 	add.w	r3, r0, #4294967295
 800bfae:	d100      	bne.n	800bfb2 <memcpy+0xc>
 800bfb0:	4770      	bx	lr
 800bfb2:	b510      	push	{r4, lr}
 800bfb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bfb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bfbc:	4291      	cmp	r1, r2
 800bfbe:	d1f9      	bne.n	800bfb4 <memcpy+0xe>
 800bfc0:	bd10      	pop	{r4, pc}

0800bfc2 <quorem>:
 800bfc2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc6:	6903      	ldr	r3, [r0, #16]
 800bfc8:	690c      	ldr	r4, [r1, #16]
 800bfca:	42a3      	cmp	r3, r4
 800bfcc:	4607      	mov	r7, r0
 800bfce:	db7e      	blt.n	800c0ce <quorem+0x10c>
 800bfd0:	3c01      	subs	r4, #1
 800bfd2:	f101 0814 	add.w	r8, r1, #20
 800bfd6:	f100 0514 	add.w	r5, r0, #20
 800bfda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bfde:	9301      	str	r3, [sp, #4]
 800bfe0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bfe4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bfe8:	3301      	adds	r3, #1
 800bfea:	429a      	cmp	r2, r3
 800bfec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bff0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bff4:	fbb2 f6f3 	udiv	r6, r2, r3
 800bff8:	d331      	bcc.n	800c05e <quorem+0x9c>
 800bffa:	f04f 0e00 	mov.w	lr, #0
 800bffe:	4640      	mov	r0, r8
 800c000:	46ac      	mov	ip, r5
 800c002:	46f2      	mov	sl, lr
 800c004:	f850 2b04 	ldr.w	r2, [r0], #4
 800c008:	b293      	uxth	r3, r2
 800c00a:	fb06 e303 	mla	r3, r6, r3, lr
 800c00e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c012:	0c1a      	lsrs	r2, r3, #16
 800c014:	b29b      	uxth	r3, r3
 800c016:	ebaa 0303 	sub.w	r3, sl, r3
 800c01a:	f8dc a000 	ldr.w	sl, [ip]
 800c01e:	fa13 f38a 	uxtah	r3, r3, sl
 800c022:	fb06 220e 	mla	r2, r6, lr, r2
 800c026:	9300      	str	r3, [sp, #0]
 800c028:	9b00      	ldr	r3, [sp, #0]
 800c02a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c02e:	b292      	uxth	r2, r2
 800c030:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c034:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c038:	f8bd 3000 	ldrh.w	r3, [sp]
 800c03c:	4581      	cmp	r9, r0
 800c03e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c042:	f84c 3b04 	str.w	r3, [ip], #4
 800c046:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c04a:	d2db      	bcs.n	800c004 <quorem+0x42>
 800c04c:	f855 300b 	ldr.w	r3, [r5, fp]
 800c050:	b92b      	cbnz	r3, 800c05e <quorem+0x9c>
 800c052:	9b01      	ldr	r3, [sp, #4]
 800c054:	3b04      	subs	r3, #4
 800c056:	429d      	cmp	r5, r3
 800c058:	461a      	mov	r2, r3
 800c05a:	d32c      	bcc.n	800c0b6 <quorem+0xf4>
 800c05c:	613c      	str	r4, [r7, #16]
 800c05e:	4638      	mov	r0, r7
 800c060:	f001 f9a8 	bl	800d3b4 <__mcmp>
 800c064:	2800      	cmp	r0, #0
 800c066:	db22      	blt.n	800c0ae <quorem+0xec>
 800c068:	3601      	adds	r6, #1
 800c06a:	4629      	mov	r1, r5
 800c06c:	2000      	movs	r0, #0
 800c06e:	f858 2b04 	ldr.w	r2, [r8], #4
 800c072:	f8d1 c000 	ldr.w	ip, [r1]
 800c076:	b293      	uxth	r3, r2
 800c078:	1ac3      	subs	r3, r0, r3
 800c07a:	0c12      	lsrs	r2, r2, #16
 800c07c:	fa13 f38c 	uxtah	r3, r3, ip
 800c080:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c084:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c088:	b29b      	uxth	r3, r3
 800c08a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c08e:	45c1      	cmp	r9, r8
 800c090:	f841 3b04 	str.w	r3, [r1], #4
 800c094:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c098:	d2e9      	bcs.n	800c06e <quorem+0xac>
 800c09a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c09e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c0a2:	b922      	cbnz	r2, 800c0ae <quorem+0xec>
 800c0a4:	3b04      	subs	r3, #4
 800c0a6:	429d      	cmp	r5, r3
 800c0a8:	461a      	mov	r2, r3
 800c0aa:	d30a      	bcc.n	800c0c2 <quorem+0x100>
 800c0ac:	613c      	str	r4, [r7, #16]
 800c0ae:	4630      	mov	r0, r6
 800c0b0:	b003      	add	sp, #12
 800c0b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0b6:	6812      	ldr	r2, [r2, #0]
 800c0b8:	3b04      	subs	r3, #4
 800c0ba:	2a00      	cmp	r2, #0
 800c0bc:	d1ce      	bne.n	800c05c <quorem+0x9a>
 800c0be:	3c01      	subs	r4, #1
 800c0c0:	e7c9      	b.n	800c056 <quorem+0x94>
 800c0c2:	6812      	ldr	r2, [r2, #0]
 800c0c4:	3b04      	subs	r3, #4
 800c0c6:	2a00      	cmp	r2, #0
 800c0c8:	d1f0      	bne.n	800c0ac <quorem+0xea>
 800c0ca:	3c01      	subs	r4, #1
 800c0cc:	e7eb      	b.n	800c0a6 <quorem+0xe4>
 800c0ce:	2000      	movs	r0, #0
 800c0d0:	e7ee      	b.n	800c0b0 <quorem+0xee>
 800c0d2:	0000      	movs	r0, r0
 800c0d4:	0000      	movs	r0, r0
	...

0800c0d8 <_dtoa_r>:
 800c0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0dc:	ed2d 8b04 	vpush	{d8-d9}
 800c0e0:	69c5      	ldr	r5, [r0, #28]
 800c0e2:	b093      	sub	sp, #76	; 0x4c
 800c0e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c0e8:	ec57 6b10 	vmov	r6, r7, d0
 800c0ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c0f0:	9107      	str	r1, [sp, #28]
 800c0f2:	4604      	mov	r4, r0
 800c0f4:	920a      	str	r2, [sp, #40]	; 0x28
 800c0f6:	930d      	str	r3, [sp, #52]	; 0x34
 800c0f8:	b975      	cbnz	r5, 800c118 <_dtoa_r+0x40>
 800c0fa:	2010      	movs	r0, #16
 800c0fc:	f000 fe2a 	bl	800cd54 <malloc>
 800c100:	4602      	mov	r2, r0
 800c102:	61e0      	str	r0, [r4, #28]
 800c104:	b920      	cbnz	r0, 800c110 <_dtoa_r+0x38>
 800c106:	4bae      	ldr	r3, [pc, #696]	; (800c3c0 <_dtoa_r+0x2e8>)
 800c108:	21ef      	movs	r1, #239	; 0xef
 800c10a:	48ae      	ldr	r0, [pc, #696]	; (800c3c4 <_dtoa_r+0x2ec>)
 800c10c:	f001 fe5c 	bl	800ddc8 <__assert_func>
 800c110:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c114:	6005      	str	r5, [r0, #0]
 800c116:	60c5      	str	r5, [r0, #12]
 800c118:	69e3      	ldr	r3, [r4, #28]
 800c11a:	6819      	ldr	r1, [r3, #0]
 800c11c:	b151      	cbz	r1, 800c134 <_dtoa_r+0x5c>
 800c11e:	685a      	ldr	r2, [r3, #4]
 800c120:	604a      	str	r2, [r1, #4]
 800c122:	2301      	movs	r3, #1
 800c124:	4093      	lsls	r3, r2
 800c126:	608b      	str	r3, [r1, #8]
 800c128:	4620      	mov	r0, r4
 800c12a:	f000 ff07 	bl	800cf3c <_Bfree>
 800c12e:	69e3      	ldr	r3, [r4, #28]
 800c130:	2200      	movs	r2, #0
 800c132:	601a      	str	r2, [r3, #0]
 800c134:	1e3b      	subs	r3, r7, #0
 800c136:	bfbb      	ittet	lt
 800c138:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c13c:	9303      	strlt	r3, [sp, #12]
 800c13e:	2300      	movge	r3, #0
 800c140:	2201      	movlt	r2, #1
 800c142:	bfac      	ite	ge
 800c144:	f8c8 3000 	strge.w	r3, [r8]
 800c148:	f8c8 2000 	strlt.w	r2, [r8]
 800c14c:	4b9e      	ldr	r3, [pc, #632]	; (800c3c8 <_dtoa_r+0x2f0>)
 800c14e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c152:	ea33 0308 	bics.w	r3, r3, r8
 800c156:	d11b      	bne.n	800c190 <_dtoa_r+0xb8>
 800c158:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c15a:	f242 730f 	movw	r3, #9999	; 0x270f
 800c15e:	6013      	str	r3, [r2, #0]
 800c160:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c164:	4333      	orrs	r3, r6
 800c166:	f000 8593 	beq.w	800cc90 <_dtoa_r+0xbb8>
 800c16a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c16c:	b963      	cbnz	r3, 800c188 <_dtoa_r+0xb0>
 800c16e:	4b97      	ldr	r3, [pc, #604]	; (800c3cc <_dtoa_r+0x2f4>)
 800c170:	e027      	b.n	800c1c2 <_dtoa_r+0xea>
 800c172:	4b97      	ldr	r3, [pc, #604]	; (800c3d0 <_dtoa_r+0x2f8>)
 800c174:	9300      	str	r3, [sp, #0]
 800c176:	3308      	adds	r3, #8
 800c178:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c17a:	6013      	str	r3, [r2, #0]
 800c17c:	9800      	ldr	r0, [sp, #0]
 800c17e:	b013      	add	sp, #76	; 0x4c
 800c180:	ecbd 8b04 	vpop	{d8-d9}
 800c184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c188:	4b90      	ldr	r3, [pc, #576]	; (800c3cc <_dtoa_r+0x2f4>)
 800c18a:	9300      	str	r3, [sp, #0]
 800c18c:	3303      	adds	r3, #3
 800c18e:	e7f3      	b.n	800c178 <_dtoa_r+0xa0>
 800c190:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c194:	2200      	movs	r2, #0
 800c196:	ec51 0b17 	vmov	r0, r1, d7
 800c19a:	eeb0 8a47 	vmov.f32	s16, s14
 800c19e:	eef0 8a67 	vmov.f32	s17, s15
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	f7f4 fc90 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1a8:	4681      	mov	r9, r0
 800c1aa:	b160      	cbz	r0, 800c1c6 <_dtoa_r+0xee>
 800c1ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c1ae:	2301      	movs	r3, #1
 800c1b0:	6013      	str	r3, [r2, #0]
 800c1b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	f000 8568 	beq.w	800cc8a <_dtoa_r+0xbb2>
 800c1ba:	4b86      	ldr	r3, [pc, #536]	; (800c3d4 <_dtoa_r+0x2fc>)
 800c1bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c1be:	6013      	str	r3, [r2, #0]
 800c1c0:	3b01      	subs	r3, #1
 800c1c2:	9300      	str	r3, [sp, #0]
 800c1c4:	e7da      	b.n	800c17c <_dtoa_r+0xa4>
 800c1c6:	aa10      	add	r2, sp, #64	; 0x40
 800c1c8:	a911      	add	r1, sp, #68	; 0x44
 800c1ca:	4620      	mov	r0, r4
 800c1cc:	eeb0 0a48 	vmov.f32	s0, s16
 800c1d0:	eef0 0a68 	vmov.f32	s1, s17
 800c1d4:	f001 f994 	bl	800d500 <__d2b>
 800c1d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c1dc:	4682      	mov	sl, r0
 800c1de:	2d00      	cmp	r5, #0
 800c1e0:	d07f      	beq.n	800c2e2 <_dtoa_r+0x20a>
 800c1e2:	ee18 3a90 	vmov	r3, s17
 800c1e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1ea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c1ee:	ec51 0b18 	vmov	r0, r1, d8
 800c1f2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c1f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c1fa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c1fe:	4619      	mov	r1, r3
 800c200:	2200      	movs	r2, #0
 800c202:	4b75      	ldr	r3, [pc, #468]	; (800c3d8 <_dtoa_r+0x300>)
 800c204:	f7f4 f840 	bl	8000288 <__aeabi_dsub>
 800c208:	a367      	add	r3, pc, #412	; (adr r3, 800c3a8 <_dtoa_r+0x2d0>)
 800c20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c20e:	f7f4 f9f3 	bl	80005f8 <__aeabi_dmul>
 800c212:	a367      	add	r3, pc, #412	; (adr r3, 800c3b0 <_dtoa_r+0x2d8>)
 800c214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c218:	f7f4 f838 	bl	800028c <__adddf3>
 800c21c:	4606      	mov	r6, r0
 800c21e:	4628      	mov	r0, r5
 800c220:	460f      	mov	r7, r1
 800c222:	f7f4 f97f 	bl	8000524 <__aeabi_i2d>
 800c226:	a364      	add	r3, pc, #400	; (adr r3, 800c3b8 <_dtoa_r+0x2e0>)
 800c228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22c:	f7f4 f9e4 	bl	80005f8 <__aeabi_dmul>
 800c230:	4602      	mov	r2, r0
 800c232:	460b      	mov	r3, r1
 800c234:	4630      	mov	r0, r6
 800c236:	4639      	mov	r1, r7
 800c238:	f7f4 f828 	bl	800028c <__adddf3>
 800c23c:	4606      	mov	r6, r0
 800c23e:	460f      	mov	r7, r1
 800c240:	f7f4 fc8a 	bl	8000b58 <__aeabi_d2iz>
 800c244:	2200      	movs	r2, #0
 800c246:	4683      	mov	fp, r0
 800c248:	2300      	movs	r3, #0
 800c24a:	4630      	mov	r0, r6
 800c24c:	4639      	mov	r1, r7
 800c24e:	f7f4 fc45 	bl	8000adc <__aeabi_dcmplt>
 800c252:	b148      	cbz	r0, 800c268 <_dtoa_r+0x190>
 800c254:	4658      	mov	r0, fp
 800c256:	f7f4 f965 	bl	8000524 <__aeabi_i2d>
 800c25a:	4632      	mov	r2, r6
 800c25c:	463b      	mov	r3, r7
 800c25e:	f7f4 fc33 	bl	8000ac8 <__aeabi_dcmpeq>
 800c262:	b908      	cbnz	r0, 800c268 <_dtoa_r+0x190>
 800c264:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c268:	f1bb 0f16 	cmp.w	fp, #22
 800c26c:	d857      	bhi.n	800c31e <_dtoa_r+0x246>
 800c26e:	4b5b      	ldr	r3, [pc, #364]	; (800c3dc <_dtoa_r+0x304>)
 800c270:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c278:	ec51 0b18 	vmov	r0, r1, d8
 800c27c:	f7f4 fc2e 	bl	8000adc <__aeabi_dcmplt>
 800c280:	2800      	cmp	r0, #0
 800c282:	d04e      	beq.n	800c322 <_dtoa_r+0x24a>
 800c284:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c288:	2300      	movs	r3, #0
 800c28a:	930c      	str	r3, [sp, #48]	; 0x30
 800c28c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c28e:	1b5b      	subs	r3, r3, r5
 800c290:	1e5a      	subs	r2, r3, #1
 800c292:	bf45      	ittet	mi
 800c294:	f1c3 0301 	rsbmi	r3, r3, #1
 800c298:	9305      	strmi	r3, [sp, #20]
 800c29a:	2300      	movpl	r3, #0
 800c29c:	2300      	movmi	r3, #0
 800c29e:	9206      	str	r2, [sp, #24]
 800c2a0:	bf54      	ite	pl
 800c2a2:	9305      	strpl	r3, [sp, #20]
 800c2a4:	9306      	strmi	r3, [sp, #24]
 800c2a6:	f1bb 0f00 	cmp.w	fp, #0
 800c2aa:	db3c      	blt.n	800c326 <_dtoa_r+0x24e>
 800c2ac:	9b06      	ldr	r3, [sp, #24]
 800c2ae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c2b2:	445b      	add	r3, fp
 800c2b4:	9306      	str	r3, [sp, #24]
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	9308      	str	r3, [sp, #32]
 800c2ba:	9b07      	ldr	r3, [sp, #28]
 800c2bc:	2b09      	cmp	r3, #9
 800c2be:	d868      	bhi.n	800c392 <_dtoa_r+0x2ba>
 800c2c0:	2b05      	cmp	r3, #5
 800c2c2:	bfc4      	itt	gt
 800c2c4:	3b04      	subgt	r3, #4
 800c2c6:	9307      	strgt	r3, [sp, #28]
 800c2c8:	9b07      	ldr	r3, [sp, #28]
 800c2ca:	f1a3 0302 	sub.w	r3, r3, #2
 800c2ce:	bfcc      	ite	gt
 800c2d0:	2500      	movgt	r5, #0
 800c2d2:	2501      	movle	r5, #1
 800c2d4:	2b03      	cmp	r3, #3
 800c2d6:	f200 8085 	bhi.w	800c3e4 <_dtoa_r+0x30c>
 800c2da:	e8df f003 	tbb	[pc, r3]
 800c2de:	3b2e      	.short	0x3b2e
 800c2e0:	5839      	.short	0x5839
 800c2e2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c2e6:	441d      	add	r5, r3
 800c2e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c2ec:	2b20      	cmp	r3, #32
 800c2ee:	bfc1      	itttt	gt
 800c2f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c2f4:	fa08 f803 	lslgt.w	r8, r8, r3
 800c2f8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c2fc:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c300:	bfd6      	itet	le
 800c302:	f1c3 0320 	rsble	r3, r3, #32
 800c306:	ea48 0003 	orrgt.w	r0, r8, r3
 800c30a:	fa06 f003 	lslle.w	r0, r6, r3
 800c30e:	f7f4 f8f9 	bl	8000504 <__aeabi_ui2d>
 800c312:	2201      	movs	r2, #1
 800c314:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c318:	3d01      	subs	r5, #1
 800c31a:	920e      	str	r2, [sp, #56]	; 0x38
 800c31c:	e76f      	b.n	800c1fe <_dtoa_r+0x126>
 800c31e:	2301      	movs	r3, #1
 800c320:	e7b3      	b.n	800c28a <_dtoa_r+0x1b2>
 800c322:	900c      	str	r0, [sp, #48]	; 0x30
 800c324:	e7b2      	b.n	800c28c <_dtoa_r+0x1b4>
 800c326:	9b05      	ldr	r3, [sp, #20]
 800c328:	eba3 030b 	sub.w	r3, r3, fp
 800c32c:	9305      	str	r3, [sp, #20]
 800c32e:	f1cb 0300 	rsb	r3, fp, #0
 800c332:	9308      	str	r3, [sp, #32]
 800c334:	2300      	movs	r3, #0
 800c336:	930b      	str	r3, [sp, #44]	; 0x2c
 800c338:	e7bf      	b.n	800c2ba <_dtoa_r+0x1e2>
 800c33a:	2300      	movs	r3, #0
 800c33c:	9309      	str	r3, [sp, #36]	; 0x24
 800c33e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c340:	2b00      	cmp	r3, #0
 800c342:	dc52      	bgt.n	800c3ea <_dtoa_r+0x312>
 800c344:	2301      	movs	r3, #1
 800c346:	9301      	str	r3, [sp, #4]
 800c348:	9304      	str	r3, [sp, #16]
 800c34a:	461a      	mov	r2, r3
 800c34c:	920a      	str	r2, [sp, #40]	; 0x28
 800c34e:	e00b      	b.n	800c368 <_dtoa_r+0x290>
 800c350:	2301      	movs	r3, #1
 800c352:	e7f3      	b.n	800c33c <_dtoa_r+0x264>
 800c354:	2300      	movs	r3, #0
 800c356:	9309      	str	r3, [sp, #36]	; 0x24
 800c358:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c35a:	445b      	add	r3, fp
 800c35c:	9301      	str	r3, [sp, #4]
 800c35e:	3301      	adds	r3, #1
 800c360:	2b01      	cmp	r3, #1
 800c362:	9304      	str	r3, [sp, #16]
 800c364:	bfb8      	it	lt
 800c366:	2301      	movlt	r3, #1
 800c368:	69e0      	ldr	r0, [r4, #28]
 800c36a:	2100      	movs	r1, #0
 800c36c:	2204      	movs	r2, #4
 800c36e:	f102 0614 	add.w	r6, r2, #20
 800c372:	429e      	cmp	r6, r3
 800c374:	d93d      	bls.n	800c3f2 <_dtoa_r+0x31a>
 800c376:	6041      	str	r1, [r0, #4]
 800c378:	4620      	mov	r0, r4
 800c37a:	f000 fd9f 	bl	800cebc <_Balloc>
 800c37e:	9000      	str	r0, [sp, #0]
 800c380:	2800      	cmp	r0, #0
 800c382:	d139      	bne.n	800c3f8 <_dtoa_r+0x320>
 800c384:	4b16      	ldr	r3, [pc, #88]	; (800c3e0 <_dtoa_r+0x308>)
 800c386:	4602      	mov	r2, r0
 800c388:	f240 11af 	movw	r1, #431	; 0x1af
 800c38c:	e6bd      	b.n	800c10a <_dtoa_r+0x32>
 800c38e:	2301      	movs	r3, #1
 800c390:	e7e1      	b.n	800c356 <_dtoa_r+0x27e>
 800c392:	2501      	movs	r5, #1
 800c394:	2300      	movs	r3, #0
 800c396:	9307      	str	r3, [sp, #28]
 800c398:	9509      	str	r5, [sp, #36]	; 0x24
 800c39a:	f04f 33ff 	mov.w	r3, #4294967295
 800c39e:	9301      	str	r3, [sp, #4]
 800c3a0:	9304      	str	r3, [sp, #16]
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	2312      	movs	r3, #18
 800c3a6:	e7d1      	b.n	800c34c <_dtoa_r+0x274>
 800c3a8:	636f4361 	.word	0x636f4361
 800c3ac:	3fd287a7 	.word	0x3fd287a7
 800c3b0:	8b60c8b3 	.word	0x8b60c8b3
 800c3b4:	3fc68a28 	.word	0x3fc68a28
 800c3b8:	509f79fb 	.word	0x509f79fb
 800c3bc:	3fd34413 	.word	0x3fd34413
 800c3c0:	0800e312 	.word	0x0800e312
 800c3c4:	0800e329 	.word	0x0800e329
 800c3c8:	7ff00000 	.word	0x7ff00000
 800c3cc:	0800e30e 	.word	0x0800e30e
 800c3d0:	0800e305 	.word	0x0800e305
 800c3d4:	0800e2e2 	.word	0x0800e2e2
 800c3d8:	3ff80000 	.word	0x3ff80000
 800c3dc:	0800e418 	.word	0x0800e418
 800c3e0:	0800e381 	.word	0x0800e381
 800c3e4:	2301      	movs	r3, #1
 800c3e6:	9309      	str	r3, [sp, #36]	; 0x24
 800c3e8:	e7d7      	b.n	800c39a <_dtoa_r+0x2c2>
 800c3ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3ec:	9301      	str	r3, [sp, #4]
 800c3ee:	9304      	str	r3, [sp, #16]
 800c3f0:	e7ba      	b.n	800c368 <_dtoa_r+0x290>
 800c3f2:	3101      	adds	r1, #1
 800c3f4:	0052      	lsls	r2, r2, #1
 800c3f6:	e7ba      	b.n	800c36e <_dtoa_r+0x296>
 800c3f8:	69e3      	ldr	r3, [r4, #28]
 800c3fa:	9a00      	ldr	r2, [sp, #0]
 800c3fc:	601a      	str	r2, [r3, #0]
 800c3fe:	9b04      	ldr	r3, [sp, #16]
 800c400:	2b0e      	cmp	r3, #14
 800c402:	f200 80a8 	bhi.w	800c556 <_dtoa_r+0x47e>
 800c406:	2d00      	cmp	r5, #0
 800c408:	f000 80a5 	beq.w	800c556 <_dtoa_r+0x47e>
 800c40c:	f1bb 0f00 	cmp.w	fp, #0
 800c410:	dd38      	ble.n	800c484 <_dtoa_r+0x3ac>
 800c412:	4bc0      	ldr	r3, [pc, #768]	; (800c714 <_dtoa_r+0x63c>)
 800c414:	f00b 020f 	and.w	r2, fp, #15
 800c418:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c41c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c420:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c424:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c428:	d019      	beq.n	800c45e <_dtoa_r+0x386>
 800c42a:	4bbb      	ldr	r3, [pc, #748]	; (800c718 <_dtoa_r+0x640>)
 800c42c:	ec51 0b18 	vmov	r0, r1, d8
 800c430:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c434:	f7f4 fa0a 	bl	800084c <__aeabi_ddiv>
 800c438:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c43c:	f008 080f 	and.w	r8, r8, #15
 800c440:	2503      	movs	r5, #3
 800c442:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c718 <_dtoa_r+0x640>
 800c446:	f1b8 0f00 	cmp.w	r8, #0
 800c44a:	d10a      	bne.n	800c462 <_dtoa_r+0x38a>
 800c44c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c450:	4632      	mov	r2, r6
 800c452:	463b      	mov	r3, r7
 800c454:	f7f4 f9fa 	bl	800084c <__aeabi_ddiv>
 800c458:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c45c:	e02b      	b.n	800c4b6 <_dtoa_r+0x3de>
 800c45e:	2502      	movs	r5, #2
 800c460:	e7ef      	b.n	800c442 <_dtoa_r+0x36a>
 800c462:	f018 0f01 	tst.w	r8, #1
 800c466:	d008      	beq.n	800c47a <_dtoa_r+0x3a2>
 800c468:	4630      	mov	r0, r6
 800c46a:	4639      	mov	r1, r7
 800c46c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c470:	f7f4 f8c2 	bl	80005f8 <__aeabi_dmul>
 800c474:	3501      	adds	r5, #1
 800c476:	4606      	mov	r6, r0
 800c478:	460f      	mov	r7, r1
 800c47a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c47e:	f109 0908 	add.w	r9, r9, #8
 800c482:	e7e0      	b.n	800c446 <_dtoa_r+0x36e>
 800c484:	f000 809f 	beq.w	800c5c6 <_dtoa_r+0x4ee>
 800c488:	f1cb 0600 	rsb	r6, fp, #0
 800c48c:	4ba1      	ldr	r3, [pc, #644]	; (800c714 <_dtoa_r+0x63c>)
 800c48e:	4fa2      	ldr	r7, [pc, #648]	; (800c718 <_dtoa_r+0x640>)
 800c490:	f006 020f 	and.w	r2, r6, #15
 800c494:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49c:	ec51 0b18 	vmov	r0, r1, d8
 800c4a0:	f7f4 f8aa 	bl	80005f8 <__aeabi_dmul>
 800c4a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4a8:	1136      	asrs	r6, r6, #4
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	2502      	movs	r5, #2
 800c4ae:	2e00      	cmp	r6, #0
 800c4b0:	d17e      	bne.n	800c5b0 <_dtoa_r+0x4d8>
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d1d0      	bne.n	800c458 <_dtoa_r+0x380>
 800c4b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c4b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	f000 8084 	beq.w	800c5ca <_dtoa_r+0x4f2>
 800c4c2:	4b96      	ldr	r3, [pc, #600]	; (800c71c <_dtoa_r+0x644>)
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	4640      	mov	r0, r8
 800c4c8:	4649      	mov	r1, r9
 800c4ca:	f7f4 fb07 	bl	8000adc <__aeabi_dcmplt>
 800c4ce:	2800      	cmp	r0, #0
 800c4d0:	d07b      	beq.n	800c5ca <_dtoa_r+0x4f2>
 800c4d2:	9b04      	ldr	r3, [sp, #16]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d078      	beq.n	800c5ca <_dtoa_r+0x4f2>
 800c4d8:	9b01      	ldr	r3, [sp, #4]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	dd39      	ble.n	800c552 <_dtoa_r+0x47a>
 800c4de:	4b90      	ldr	r3, [pc, #576]	; (800c720 <_dtoa_r+0x648>)
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	4640      	mov	r0, r8
 800c4e4:	4649      	mov	r1, r9
 800c4e6:	f7f4 f887 	bl	80005f8 <__aeabi_dmul>
 800c4ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4ee:	9e01      	ldr	r6, [sp, #4]
 800c4f0:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c4f4:	3501      	adds	r5, #1
 800c4f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c4fa:	4628      	mov	r0, r5
 800c4fc:	f7f4 f812 	bl	8000524 <__aeabi_i2d>
 800c500:	4642      	mov	r2, r8
 800c502:	464b      	mov	r3, r9
 800c504:	f7f4 f878 	bl	80005f8 <__aeabi_dmul>
 800c508:	4b86      	ldr	r3, [pc, #536]	; (800c724 <_dtoa_r+0x64c>)
 800c50a:	2200      	movs	r2, #0
 800c50c:	f7f3 febe 	bl	800028c <__adddf3>
 800c510:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c514:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c518:	9303      	str	r3, [sp, #12]
 800c51a:	2e00      	cmp	r6, #0
 800c51c:	d158      	bne.n	800c5d0 <_dtoa_r+0x4f8>
 800c51e:	4b82      	ldr	r3, [pc, #520]	; (800c728 <_dtoa_r+0x650>)
 800c520:	2200      	movs	r2, #0
 800c522:	4640      	mov	r0, r8
 800c524:	4649      	mov	r1, r9
 800c526:	f7f3 feaf 	bl	8000288 <__aeabi_dsub>
 800c52a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c52e:	4680      	mov	r8, r0
 800c530:	4689      	mov	r9, r1
 800c532:	f7f4 faf1 	bl	8000b18 <__aeabi_dcmpgt>
 800c536:	2800      	cmp	r0, #0
 800c538:	f040 8296 	bne.w	800ca68 <_dtoa_r+0x990>
 800c53c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c540:	4640      	mov	r0, r8
 800c542:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c546:	4649      	mov	r1, r9
 800c548:	f7f4 fac8 	bl	8000adc <__aeabi_dcmplt>
 800c54c:	2800      	cmp	r0, #0
 800c54e:	f040 8289 	bne.w	800ca64 <_dtoa_r+0x98c>
 800c552:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c556:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c558:	2b00      	cmp	r3, #0
 800c55a:	f2c0 814e 	blt.w	800c7fa <_dtoa_r+0x722>
 800c55e:	f1bb 0f0e 	cmp.w	fp, #14
 800c562:	f300 814a 	bgt.w	800c7fa <_dtoa_r+0x722>
 800c566:	4b6b      	ldr	r3, [pc, #428]	; (800c714 <_dtoa_r+0x63c>)
 800c568:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c56c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c572:	2b00      	cmp	r3, #0
 800c574:	f280 80dc 	bge.w	800c730 <_dtoa_r+0x658>
 800c578:	9b04      	ldr	r3, [sp, #16]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	f300 80d8 	bgt.w	800c730 <_dtoa_r+0x658>
 800c580:	f040 826f 	bne.w	800ca62 <_dtoa_r+0x98a>
 800c584:	4b68      	ldr	r3, [pc, #416]	; (800c728 <_dtoa_r+0x650>)
 800c586:	2200      	movs	r2, #0
 800c588:	4640      	mov	r0, r8
 800c58a:	4649      	mov	r1, r9
 800c58c:	f7f4 f834 	bl	80005f8 <__aeabi_dmul>
 800c590:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c594:	f7f4 fab6 	bl	8000b04 <__aeabi_dcmpge>
 800c598:	9e04      	ldr	r6, [sp, #16]
 800c59a:	4637      	mov	r7, r6
 800c59c:	2800      	cmp	r0, #0
 800c59e:	f040 8245 	bne.w	800ca2c <_dtoa_r+0x954>
 800c5a2:	9d00      	ldr	r5, [sp, #0]
 800c5a4:	2331      	movs	r3, #49	; 0x31
 800c5a6:	f805 3b01 	strb.w	r3, [r5], #1
 800c5aa:	f10b 0b01 	add.w	fp, fp, #1
 800c5ae:	e241      	b.n	800ca34 <_dtoa_r+0x95c>
 800c5b0:	07f2      	lsls	r2, r6, #31
 800c5b2:	d505      	bpl.n	800c5c0 <_dtoa_r+0x4e8>
 800c5b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5b8:	f7f4 f81e 	bl	80005f8 <__aeabi_dmul>
 800c5bc:	3501      	adds	r5, #1
 800c5be:	2301      	movs	r3, #1
 800c5c0:	1076      	asrs	r6, r6, #1
 800c5c2:	3708      	adds	r7, #8
 800c5c4:	e773      	b.n	800c4ae <_dtoa_r+0x3d6>
 800c5c6:	2502      	movs	r5, #2
 800c5c8:	e775      	b.n	800c4b6 <_dtoa_r+0x3de>
 800c5ca:	9e04      	ldr	r6, [sp, #16]
 800c5cc:	465f      	mov	r7, fp
 800c5ce:	e792      	b.n	800c4f6 <_dtoa_r+0x41e>
 800c5d0:	9900      	ldr	r1, [sp, #0]
 800c5d2:	4b50      	ldr	r3, [pc, #320]	; (800c714 <_dtoa_r+0x63c>)
 800c5d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c5d8:	4431      	add	r1, r6
 800c5da:	9102      	str	r1, [sp, #8]
 800c5dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c5de:	eeb0 9a47 	vmov.f32	s18, s14
 800c5e2:	eef0 9a67 	vmov.f32	s19, s15
 800c5e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c5ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c5ee:	2900      	cmp	r1, #0
 800c5f0:	d044      	beq.n	800c67c <_dtoa_r+0x5a4>
 800c5f2:	494e      	ldr	r1, [pc, #312]	; (800c72c <_dtoa_r+0x654>)
 800c5f4:	2000      	movs	r0, #0
 800c5f6:	f7f4 f929 	bl	800084c <__aeabi_ddiv>
 800c5fa:	ec53 2b19 	vmov	r2, r3, d9
 800c5fe:	f7f3 fe43 	bl	8000288 <__aeabi_dsub>
 800c602:	9d00      	ldr	r5, [sp, #0]
 800c604:	ec41 0b19 	vmov	d9, r0, r1
 800c608:	4649      	mov	r1, r9
 800c60a:	4640      	mov	r0, r8
 800c60c:	f7f4 faa4 	bl	8000b58 <__aeabi_d2iz>
 800c610:	4606      	mov	r6, r0
 800c612:	f7f3 ff87 	bl	8000524 <__aeabi_i2d>
 800c616:	4602      	mov	r2, r0
 800c618:	460b      	mov	r3, r1
 800c61a:	4640      	mov	r0, r8
 800c61c:	4649      	mov	r1, r9
 800c61e:	f7f3 fe33 	bl	8000288 <__aeabi_dsub>
 800c622:	3630      	adds	r6, #48	; 0x30
 800c624:	f805 6b01 	strb.w	r6, [r5], #1
 800c628:	ec53 2b19 	vmov	r2, r3, d9
 800c62c:	4680      	mov	r8, r0
 800c62e:	4689      	mov	r9, r1
 800c630:	f7f4 fa54 	bl	8000adc <__aeabi_dcmplt>
 800c634:	2800      	cmp	r0, #0
 800c636:	d164      	bne.n	800c702 <_dtoa_r+0x62a>
 800c638:	4642      	mov	r2, r8
 800c63a:	464b      	mov	r3, r9
 800c63c:	4937      	ldr	r1, [pc, #220]	; (800c71c <_dtoa_r+0x644>)
 800c63e:	2000      	movs	r0, #0
 800c640:	f7f3 fe22 	bl	8000288 <__aeabi_dsub>
 800c644:	ec53 2b19 	vmov	r2, r3, d9
 800c648:	f7f4 fa48 	bl	8000adc <__aeabi_dcmplt>
 800c64c:	2800      	cmp	r0, #0
 800c64e:	f040 80b6 	bne.w	800c7be <_dtoa_r+0x6e6>
 800c652:	9b02      	ldr	r3, [sp, #8]
 800c654:	429d      	cmp	r5, r3
 800c656:	f43f af7c 	beq.w	800c552 <_dtoa_r+0x47a>
 800c65a:	4b31      	ldr	r3, [pc, #196]	; (800c720 <_dtoa_r+0x648>)
 800c65c:	ec51 0b19 	vmov	r0, r1, d9
 800c660:	2200      	movs	r2, #0
 800c662:	f7f3 ffc9 	bl	80005f8 <__aeabi_dmul>
 800c666:	4b2e      	ldr	r3, [pc, #184]	; (800c720 <_dtoa_r+0x648>)
 800c668:	ec41 0b19 	vmov	d9, r0, r1
 800c66c:	2200      	movs	r2, #0
 800c66e:	4640      	mov	r0, r8
 800c670:	4649      	mov	r1, r9
 800c672:	f7f3 ffc1 	bl	80005f8 <__aeabi_dmul>
 800c676:	4680      	mov	r8, r0
 800c678:	4689      	mov	r9, r1
 800c67a:	e7c5      	b.n	800c608 <_dtoa_r+0x530>
 800c67c:	ec51 0b17 	vmov	r0, r1, d7
 800c680:	f7f3 ffba 	bl	80005f8 <__aeabi_dmul>
 800c684:	9b02      	ldr	r3, [sp, #8]
 800c686:	9d00      	ldr	r5, [sp, #0]
 800c688:	930f      	str	r3, [sp, #60]	; 0x3c
 800c68a:	ec41 0b19 	vmov	d9, r0, r1
 800c68e:	4649      	mov	r1, r9
 800c690:	4640      	mov	r0, r8
 800c692:	f7f4 fa61 	bl	8000b58 <__aeabi_d2iz>
 800c696:	4606      	mov	r6, r0
 800c698:	f7f3 ff44 	bl	8000524 <__aeabi_i2d>
 800c69c:	3630      	adds	r6, #48	; 0x30
 800c69e:	4602      	mov	r2, r0
 800c6a0:	460b      	mov	r3, r1
 800c6a2:	4640      	mov	r0, r8
 800c6a4:	4649      	mov	r1, r9
 800c6a6:	f7f3 fdef 	bl	8000288 <__aeabi_dsub>
 800c6aa:	f805 6b01 	strb.w	r6, [r5], #1
 800c6ae:	9b02      	ldr	r3, [sp, #8]
 800c6b0:	429d      	cmp	r5, r3
 800c6b2:	4680      	mov	r8, r0
 800c6b4:	4689      	mov	r9, r1
 800c6b6:	f04f 0200 	mov.w	r2, #0
 800c6ba:	d124      	bne.n	800c706 <_dtoa_r+0x62e>
 800c6bc:	4b1b      	ldr	r3, [pc, #108]	; (800c72c <_dtoa_r+0x654>)
 800c6be:	ec51 0b19 	vmov	r0, r1, d9
 800c6c2:	f7f3 fde3 	bl	800028c <__adddf3>
 800c6c6:	4602      	mov	r2, r0
 800c6c8:	460b      	mov	r3, r1
 800c6ca:	4640      	mov	r0, r8
 800c6cc:	4649      	mov	r1, r9
 800c6ce:	f7f4 fa23 	bl	8000b18 <__aeabi_dcmpgt>
 800c6d2:	2800      	cmp	r0, #0
 800c6d4:	d173      	bne.n	800c7be <_dtoa_r+0x6e6>
 800c6d6:	ec53 2b19 	vmov	r2, r3, d9
 800c6da:	4914      	ldr	r1, [pc, #80]	; (800c72c <_dtoa_r+0x654>)
 800c6dc:	2000      	movs	r0, #0
 800c6de:	f7f3 fdd3 	bl	8000288 <__aeabi_dsub>
 800c6e2:	4602      	mov	r2, r0
 800c6e4:	460b      	mov	r3, r1
 800c6e6:	4640      	mov	r0, r8
 800c6e8:	4649      	mov	r1, r9
 800c6ea:	f7f4 f9f7 	bl	8000adc <__aeabi_dcmplt>
 800c6ee:	2800      	cmp	r0, #0
 800c6f0:	f43f af2f 	beq.w	800c552 <_dtoa_r+0x47a>
 800c6f4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c6f6:	1e6b      	subs	r3, r5, #1
 800c6f8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c6fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c6fe:	2b30      	cmp	r3, #48	; 0x30
 800c700:	d0f8      	beq.n	800c6f4 <_dtoa_r+0x61c>
 800c702:	46bb      	mov	fp, r7
 800c704:	e04a      	b.n	800c79c <_dtoa_r+0x6c4>
 800c706:	4b06      	ldr	r3, [pc, #24]	; (800c720 <_dtoa_r+0x648>)
 800c708:	f7f3 ff76 	bl	80005f8 <__aeabi_dmul>
 800c70c:	4680      	mov	r8, r0
 800c70e:	4689      	mov	r9, r1
 800c710:	e7bd      	b.n	800c68e <_dtoa_r+0x5b6>
 800c712:	bf00      	nop
 800c714:	0800e418 	.word	0x0800e418
 800c718:	0800e3f0 	.word	0x0800e3f0
 800c71c:	3ff00000 	.word	0x3ff00000
 800c720:	40240000 	.word	0x40240000
 800c724:	401c0000 	.word	0x401c0000
 800c728:	40140000 	.word	0x40140000
 800c72c:	3fe00000 	.word	0x3fe00000
 800c730:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c734:	9d00      	ldr	r5, [sp, #0]
 800c736:	4642      	mov	r2, r8
 800c738:	464b      	mov	r3, r9
 800c73a:	4630      	mov	r0, r6
 800c73c:	4639      	mov	r1, r7
 800c73e:	f7f4 f885 	bl	800084c <__aeabi_ddiv>
 800c742:	f7f4 fa09 	bl	8000b58 <__aeabi_d2iz>
 800c746:	9001      	str	r0, [sp, #4]
 800c748:	f7f3 feec 	bl	8000524 <__aeabi_i2d>
 800c74c:	4642      	mov	r2, r8
 800c74e:	464b      	mov	r3, r9
 800c750:	f7f3 ff52 	bl	80005f8 <__aeabi_dmul>
 800c754:	4602      	mov	r2, r0
 800c756:	460b      	mov	r3, r1
 800c758:	4630      	mov	r0, r6
 800c75a:	4639      	mov	r1, r7
 800c75c:	f7f3 fd94 	bl	8000288 <__aeabi_dsub>
 800c760:	9e01      	ldr	r6, [sp, #4]
 800c762:	9f04      	ldr	r7, [sp, #16]
 800c764:	3630      	adds	r6, #48	; 0x30
 800c766:	f805 6b01 	strb.w	r6, [r5], #1
 800c76a:	9e00      	ldr	r6, [sp, #0]
 800c76c:	1bae      	subs	r6, r5, r6
 800c76e:	42b7      	cmp	r7, r6
 800c770:	4602      	mov	r2, r0
 800c772:	460b      	mov	r3, r1
 800c774:	d134      	bne.n	800c7e0 <_dtoa_r+0x708>
 800c776:	f7f3 fd89 	bl	800028c <__adddf3>
 800c77a:	4642      	mov	r2, r8
 800c77c:	464b      	mov	r3, r9
 800c77e:	4606      	mov	r6, r0
 800c780:	460f      	mov	r7, r1
 800c782:	f7f4 f9c9 	bl	8000b18 <__aeabi_dcmpgt>
 800c786:	b9c8      	cbnz	r0, 800c7bc <_dtoa_r+0x6e4>
 800c788:	4642      	mov	r2, r8
 800c78a:	464b      	mov	r3, r9
 800c78c:	4630      	mov	r0, r6
 800c78e:	4639      	mov	r1, r7
 800c790:	f7f4 f99a 	bl	8000ac8 <__aeabi_dcmpeq>
 800c794:	b110      	cbz	r0, 800c79c <_dtoa_r+0x6c4>
 800c796:	9b01      	ldr	r3, [sp, #4]
 800c798:	07db      	lsls	r3, r3, #31
 800c79a:	d40f      	bmi.n	800c7bc <_dtoa_r+0x6e4>
 800c79c:	4651      	mov	r1, sl
 800c79e:	4620      	mov	r0, r4
 800c7a0:	f000 fbcc 	bl	800cf3c <_Bfree>
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c7a8:	702b      	strb	r3, [r5, #0]
 800c7aa:	f10b 0301 	add.w	r3, fp, #1
 800c7ae:	6013      	str	r3, [r2, #0]
 800c7b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	f43f ace2 	beq.w	800c17c <_dtoa_r+0xa4>
 800c7b8:	601d      	str	r5, [r3, #0]
 800c7ba:	e4df      	b.n	800c17c <_dtoa_r+0xa4>
 800c7bc:	465f      	mov	r7, fp
 800c7be:	462b      	mov	r3, r5
 800c7c0:	461d      	mov	r5, r3
 800c7c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c7c6:	2a39      	cmp	r2, #57	; 0x39
 800c7c8:	d106      	bne.n	800c7d8 <_dtoa_r+0x700>
 800c7ca:	9a00      	ldr	r2, [sp, #0]
 800c7cc:	429a      	cmp	r2, r3
 800c7ce:	d1f7      	bne.n	800c7c0 <_dtoa_r+0x6e8>
 800c7d0:	9900      	ldr	r1, [sp, #0]
 800c7d2:	2230      	movs	r2, #48	; 0x30
 800c7d4:	3701      	adds	r7, #1
 800c7d6:	700a      	strb	r2, [r1, #0]
 800c7d8:	781a      	ldrb	r2, [r3, #0]
 800c7da:	3201      	adds	r2, #1
 800c7dc:	701a      	strb	r2, [r3, #0]
 800c7de:	e790      	b.n	800c702 <_dtoa_r+0x62a>
 800c7e0:	4ba3      	ldr	r3, [pc, #652]	; (800ca70 <_dtoa_r+0x998>)
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	f7f3 ff08 	bl	80005f8 <__aeabi_dmul>
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	4606      	mov	r6, r0
 800c7ee:	460f      	mov	r7, r1
 800c7f0:	f7f4 f96a 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7f4:	2800      	cmp	r0, #0
 800c7f6:	d09e      	beq.n	800c736 <_dtoa_r+0x65e>
 800c7f8:	e7d0      	b.n	800c79c <_dtoa_r+0x6c4>
 800c7fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c7fc:	2a00      	cmp	r2, #0
 800c7fe:	f000 80ca 	beq.w	800c996 <_dtoa_r+0x8be>
 800c802:	9a07      	ldr	r2, [sp, #28]
 800c804:	2a01      	cmp	r2, #1
 800c806:	f300 80ad 	bgt.w	800c964 <_dtoa_r+0x88c>
 800c80a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c80c:	2a00      	cmp	r2, #0
 800c80e:	f000 80a5 	beq.w	800c95c <_dtoa_r+0x884>
 800c812:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c816:	9e08      	ldr	r6, [sp, #32]
 800c818:	9d05      	ldr	r5, [sp, #20]
 800c81a:	9a05      	ldr	r2, [sp, #20]
 800c81c:	441a      	add	r2, r3
 800c81e:	9205      	str	r2, [sp, #20]
 800c820:	9a06      	ldr	r2, [sp, #24]
 800c822:	2101      	movs	r1, #1
 800c824:	441a      	add	r2, r3
 800c826:	4620      	mov	r0, r4
 800c828:	9206      	str	r2, [sp, #24]
 800c82a:	f000 fc3d 	bl	800d0a8 <__i2b>
 800c82e:	4607      	mov	r7, r0
 800c830:	b165      	cbz	r5, 800c84c <_dtoa_r+0x774>
 800c832:	9b06      	ldr	r3, [sp, #24]
 800c834:	2b00      	cmp	r3, #0
 800c836:	dd09      	ble.n	800c84c <_dtoa_r+0x774>
 800c838:	42ab      	cmp	r3, r5
 800c83a:	9a05      	ldr	r2, [sp, #20]
 800c83c:	bfa8      	it	ge
 800c83e:	462b      	movge	r3, r5
 800c840:	1ad2      	subs	r2, r2, r3
 800c842:	9205      	str	r2, [sp, #20]
 800c844:	9a06      	ldr	r2, [sp, #24]
 800c846:	1aed      	subs	r5, r5, r3
 800c848:	1ad3      	subs	r3, r2, r3
 800c84a:	9306      	str	r3, [sp, #24]
 800c84c:	9b08      	ldr	r3, [sp, #32]
 800c84e:	b1f3      	cbz	r3, 800c88e <_dtoa_r+0x7b6>
 800c850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c852:	2b00      	cmp	r3, #0
 800c854:	f000 80a3 	beq.w	800c99e <_dtoa_r+0x8c6>
 800c858:	2e00      	cmp	r6, #0
 800c85a:	dd10      	ble.n	800c87e <_dtoa_r+0x7a6>
 800c85c:	4639      	mov	r1, r7
 800c85e:	4632      	mov	r2, r6
 800c860:	4620      	mov	r0, r4
 800c862:	f000 fce1 	bl	800d228 <__pow5mult>
 800c866:	4652      	mov	r2, sl
 800c868:	4601      	mov	r1, r0
 800c86a:	4607      	mov	r7, r0
 800c86c:	4620      	mov	r0, r4
 800c86e:	f000 fc31 	bl	800d0d4 <__multiply>
 800c872:	4651      	mov	r1, sl
 800c874:	4680      	mov	r8, r0
 800c876:	4620      	mov	r0, r4
 800c878:	f000 fb60 	bl	800cf3c <_Bfree>
 800c87c:	46c2      	mov	sl, r8
 800c87e:	9b08      	ldr	r3, [sp, #32]
 800c880:	1b9a      	subs	r2, r3, r6
 800c882:	d004      	beq.n	800c88e <_dtoa_r+0x7b6>
 800c884:	4651      	mov	r1, sl
 800c886:	4620      	mov	r0, r4
 800c888:	f000 fcce 	bl	800d228 <__pow5mult>
 800c88c:	4682      	mov	sl, r0
 800c88e:	2101      	movs	r1, #1
 800c890:	4620      	mov	r0, r4
 800c892:	f000 fc09 	bl	800d0a8 <__i2b>
 800c896:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c898:	2b00      	cmp	r3, #0
 800c89a:	4606      	mov	r6, r0
 800c89c:	f340 8081 	ble.w	800c9a2 <_dtoa_r+0x8ca>
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	4601      	mov	r1, r0
 800c8a4:	4620      	mov	r0, r4
 800c8a6:	f000 fcbf 	bl	800d228 <__pow5mult>
 800c8aa:	9b07      	ldr	r3, [sp, #28]
 800c8ac:	2b01      	cmp	r3, #1
 800c8ae:	4606      	mov	r6, r0
 800c8b0:	dd7a      	ble.n	800c9a8 <_dtoa_r+0x8d0>
 800c8b2:	f04f 0800 	mov.w	r8, #0
 800c8b6:	6933      	ldr	r3, [r6, #16]
 800c8b8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c8bc:	6918      	ldr	r0, [r3, #16]
 800c8be:	f000 fba5 	bl	800d00c <__hi0bits>
 800c8c2:	f1c0 0020 	rsb	r0, r0, #32
 800c8c6:	9b06      	ldr	r3, [sp, #24]
 800c8c8:	4418      	add	r0, r3
 800c8ca:	f010 001f 	ands.w	r0, r0, #31
 800c8ce:	f000 8094 	beq.w	800c9fa <_dtoa_r+0x922>
 800c8d2:	f1c0 0320 	rsb	r3, r0, #32
 800c8d6:	2b04      	cmp	r3, #4
 800c8d8:	f340 8085 	ble.w	800c9e6 <_dtoa_r+0x90e>
 800c8dc:	9b05      	ldr	r3, [sp, #20]
 800c8de:	f1c0 001c 	rsb	r0, r0, #28
 800c8e2:	4403      	add	r3, r0
 800c8e4:	9305      	str	r3, [sp, #20]
 800c8e6:	9b06      	ldr	r3, [sp, #24]
 800c8e8:	4403      	add	r3, r0
 800c8ea:	4405      	add	r5, r0
 800c8ec:	9306      	str	r3, [sp, #24]
 800c8ee:	9b05      	ldr	r3, [sp, #20]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	dd05      	ble.n	800c900 <_dtoa_r+0x828>
 800c8f4:	4651      	mov	r1, sl
 800c8f6:	461a      	mov	r2, r3
 800c8f8:	4620      	mov	r0, r4
 800c8fa:	f000 fcef 	bl	800d2dc <__lshift>
 800c8fe:	4682      	mov	sl, r0
 800c900:	9b06      	ldr	r3, [sp, #24]
 800c902:	2b00      	cmp	r3, #0
 800c904:	dd05      	ble.n	800c912 <_dtoa_r+0x83a>
 800c906:	4631      	mov	r1, r6
 800c908:	461a      	mov	r2, r3
 800c90a:	4620      	mov	r0, r4
 800c90c:	f000 fce6 	bl	800d2dc <__lshift>
 800c910:	4606      	mov	r6, r0
 800c912:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c914:	2b00      	cmp	r3, #0
 800c916:	d072      	beq.n	800c9fe <_dtoa_r+0x926>
 800c918:	4631      	mov	r1, r6
 800c91a:	4650      	mov	r0, sl
 800c91c:	f000 fd4a 	bl	800d3b4 <__mcmp>
 800c920:	2800      	cmp	r0, #0
 800c922:	da6c      	bge.n	800c9fe <_dtoa_r+0x926>
 800c924:	2300      	movs	r3, #0
 800c926:	4651      	mov	r1, sl
 800c928:	220a      	movs	r2, #10
 800c92a:	4620      	mov	r0, r4
 800c92c:	f000 fb28 	bl	800cf80 <__multadd>
 800c930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c932:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c936:	4682      	mov	sl, r0
 800c938:	2b00      	cmp	r3, #0
 800c93a:	f000 81b0 	beq.w	800cc9e <_dtoa_r+0xbc6>
 800c93e:	2300      	movs	r3, #0
 800c940:	4639      	mov	r1, r7
 800c942:	220a      	movs	r2, #10
 800c944:	4620      	mov	r0, r4
 800c946:	f000 fb1b 	bl	800cf80 <__multadd>
 800c94a:	9b01      	ldr	r3, [sp, #4]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	4607      	mov	r7, r0
 800c950:	f300 8096 	bgt.w	800ca80 <_dtoa_r+0x9a8>
 800c954:	9b07      	ldr	r3, [sp, #28]
 800c956:	2b02      	cmp	r3, #2
 800c958:	dc59      	bgt.n	800ca0e <_dtoa_r+0x936>
 800c95a:	e091      	b.n	800ca80 <_dtoa_r+0x9a8>
 800c95c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c95e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c962:	e758      	b.n	800c816 <_dtoa_r+0x73e>
 800c964:	9b04      	ldr	r3, [sp, #16]
 800c966:	1e5e      	subs	r6, r3, #1
 800c968:	9b08      	ldr	r3, [sp, #32]
 800c96a:	42b3      	cmp	r3, r6
 800c96c:	bfbf      	itttt	lt
 800c96e:	9b08      	ldrlt	r3, [sp, #32]
 800c970:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c972:	9608      	strlt	r6, [sp, #32]
 800c974:	1af3      	sublt	r3, r6, r3
 800c976:	bfb4      	ite	lt
 800c978:	18d2      	addlt	r2, r2, r3
 800c97a:	1b9e      	subge	r6, r3, r6
 800c97c:	9b04      	ldr	r3, [sp, #16]
 800c97e:	bfbc      	itt	lt
 800c980:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c982:	2600      	movlt	r6, #0
 800c984:	2b00      	cmp	r3, #0
 800c986:	bfb7      	itett	lt
 800c988:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c98c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c990:	1a9d      	sublt	r5, r3, r2
 800c992:	2300      	movlt	r3, #0
 800c994:	e741      	b.n	800c81a <_dtoa_r+0x742>
 800c996:	9e08      	ldr	r6, [sp, #32]
 800c998:	9d05      	ldr	r5, [sp, #20]
 800c99a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c99c:	e748      	b.n	800c830 <_dtoa_r+0x758>
 800c99e:	9a08      	ldr	r2, [sp, #32]
 800c9a0:	e770      	b.n	800c884 <_dtoa_r+0x7ac>
 800c9a2:	9b07      	ldr	r3, [sp, #28]
 800c9a4:	2b01      	cmp	r3, #1
 800c9a6:	dc19      	bgt.n	800c9dc <_dtoa_r+0x904>
 800c9a8:	9b02      	ldr	r3, [sp, #8]
 800c9aa:	b9bb      	cbnz	r3, 800c9dc <_dtoa_r+0x904>
 800c9ac:	9b03      	ldr	r3, [sp, #12]
 800c9ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c9b2:	b99b      	cbnz	r3, 800c9dc <_dtoa_r+0x904>
 800c9b4:	9b03      	ldr	r3, [sp, #12]
 800c9b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c9ba:	0d1b      	lsrs	r3, r3, #20
 800c9bc:	051b      	lsls	r3, r3, #20
 800c9be:	b183      	cbz	r3, 800c9e2 <_dtoa_r+0x90a>
 800c9c0:	9b05      	ldr	r3, [sp, #20]
 800c9c2:	3301      	adds	r3, #1
 800c9c4:	9305      	str	r3, [sp, #20]
 800c9c6:	9b06      	ldr	r3, [sp, #24]
 800c9c8:	3301      	adds	r3, #1
 800c9ca:	9306      	str	r3, [sp, #24]
 800c9cc:	f04f 0801 	mov.w	r8, #1
 800c9d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	f47f af6f 	bne.w	800c8b6 <_dtoa_r+0x7de>
 800c9d8:	2001      	movs	r0, #1
 800c9da:	e774      	b.n	800c8c6 <_dtoa_r+0x7ee>
 800c9dc:	f04f 0800 	mov.w	r8, #0
 800c9e0:	e7f6      	b.n	800c9d0 <_dtoa_r+0x8f8>
 800c9e2:	4698      	mov	r8, r3
 800c9e4:	e7f4      	b.n	800c9d0 <_dtoa_r+0x8f8>
 800c9e6:	d082      	beq.n	800c8ee <_dtoa_r+0x816>
 800c9e8:	9a05      	ldr	r2, [sp, #20]
 800c9ea:	331c      	adds	r3, #28
 800c9ec:	441a      	add	r2, r3
 800c9ee:	9205      	str	r2, [sp, #20]
 800c9f0:	9a06      	ldr	r2, [sp, #24]
 800c9f2:	441a      	add	r2, r3
 800c9f4:	441d      	add	r5, r3
 800c9f6:	9206      	str	r2, [sp, #24]
 800c9f8:	e779      	b.n	800c8ee <_dtoa_r+0x816>
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	e7f4      	b.n	800c9e8 <_dtoa_r+0x910>
 800c9fe:	9b04      	ldr	r3, [sp, #16]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	dc37      	bgt.n	800ca74 <_dtoa_r+0x99c>
 800ca04:	9b07      	ldr	r3, [sp, #28]
 800ca06:	2b02      	cmp	r3, #2
 800ca08:	dd34      	ble.n	800ca74 <_dtoa_r+0x99c>
 800ca0a:	9b04      	ldr	r3, [sp, #16]
 800ca0c:	9301      	str	r3, [sp, #4]
 800ca0e:	9b01      	ldr	r3, [sp, #4]
 800ca10:	b963      	cbnz	r3, 800ca2c <_dtoa_r+0x954>
 800ca12:	4631      	mov	r1, r6
 800ca14:	2205      	movs	r2, #5
 800ca16:	4620      	mov	r0, r4
 800ca18:	f000 fab2 	bl	800cf80 <__multadd>
 800ca1c:	4601      	mov	r1, r0
 800ca1e:	4606      	mov	r6, r0
 800ca20:	4650      	mov	r0, sl
 800ca22:	f000 fcc7 	bl	800d3b4 <__mcmp>
 800ca26:	2800      	cmp	r0, #0
 800ca28:	f73f adbb 	bgt.w	800c5a2 <_dtoa_r+0x4ca>
 800ca2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca2e:	9d00      	ldr	r5, [sp, #0]
 800ca30:	ea6f 0b03 	mvn.w	fp, r3
 800ca34:	f04f 0800 	mov.w	r8, #0
 800ca38:	4631      	mov	r1, r6
 800ca3a:	4620      	mov	r0, r4
 800ca3c:	f000 fa7e 	bl	800cf3c <_Bfree>
 800ca40:	2f00      	cmp	r7, #0
 800ca42:	f43f aeab 	beq.w	800c79c <_dtoa_r+0x6c4>
 800ca46:	f1b8 0f00 	cmp.w	r8, #0
 800ca4a:	d005      	beq.n	800ca58 <_dtoa_r+0x980>
 800ca4c:	45b8      	cmp	r8, r7
 800ca4e:	d003      	beq.n	800ca58 <_dtoa_r+0x980>
 800ca50:	4641      	mov	r1, r8
 800ca52:	4620      	mov	r0, r4
 800ca54:	f000 fa72 	bl	800cf3c <_Bfree>
 800ca58:	4639      	mov	r1, r7
 800ca5a:	4620      	mov	r0, r4
 800ca5c:	f000 fa6e 	bl	800cf3c <_Bfree>
 800ca60:	e69c      	b.n	800c79c <_dtoa_r+0x6c4>
 800ca62:	2600      	movs	r6, #0
 800ca64:	4637      	mov	r7, r6
 800ca66:	e7e1      	b.n	800ca2c <_dtoa_r+0x954>
 800ca68:	46bb      	mov	fp, r7
 800ca6a:	4637      	mov	r7, r6
 800ca6c:	e599      	b.n	800c5a2 <_dtoa_r+0x4ca>
 800ca6e:	bf00      	nop
 800ca70:	40240000 	.word	0x40240000
 800ca74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	f000 80c8 	beq.w	800cc0c <_dtoa_r+0xb34>
 800ca7c:	9b04      	ldr	r3, [sp, #16]
 800ca7e:	9301      	str	r3, [sp, #4]
 800ca80:	2d00      	cmp	r5, #0
 800ca82:	dd05      	ble.n	800ca90 <_dtoa_r+0x9b8>
 800ca84:	4639      	mov	r1, r7
 800ca86:	462a      	mov	r2, r5
 800ca88:	4620      	mov	r0, r4
 800ca8a:	f000 fc27 	bl	800d2dc <__lshift>
 800ca8e:	4607      	mov	r7, r0
 800ca90:	f1b8 0f00 	cmp.w	r8, #0
 800ca94:	d05b      	beq.n	800cb4e <_dtoa_r+0xa76>
 800ca96:	6879      	ldr	r1, [r7, #4]
 800ca98:	4620      	mov	r0, r4
 800ca9a:	f000 fa0f 	bl	800cebc <_Balloc>
 800ca9e:	4605      	mov	r5, r0
 800caa0:	b928      	cbnz	r0, 800caae <_dtoa_r+0x9d6>
 800caa2:	4b83      	ldr	r3, [pc, #524]	; (800ccb0 <_dtoa_r+0xbd8>)
 800caa4:	4602      	mov	r2, r0
 800caa6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800caaa:	f7ff bb2e 	b.w	800c10a <_dtoa_r+0x32>
 800caae:	693a      	ldr	r2, [r7, #16]
 800cab0:	3202      	adds	r2, #2
 800cab2:	0092      	lsls	r2, r2, #2
 800cab4:	f107 010c 	add.w	r1, r7, #12
 800cab8:	300c      	adds	r0, #12
 800caba:	f7ff fa74 	bl	800bfa6 <memcpy>
 800cabe:	2201      	movs	r2, #1
 800cac0:	4629      	mov	r1, r5
 800cac2:	4620      	mov	r0, r4
 800cac4:	f000 fc0a 	bl	800d2dc <__lshift>
 800cac8:	9b00      	ldr	r3, [sp, #0]
 800caca:	3301      	adds	r3, #1
 800cacc:	9304      	str	r3, [sp, #16]
 800cace:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cad2:	4413      	add	r3, r2
 800cad4:	9308      	str	r3, [sp, #32]
 800cad6:	9b02      	ldr	r3, [sp, #8]
 800cad8:	f003 0301 	and.w	r3, r3, #1
 800cadc:	46b8      	mov	r8, r7
 800cade:	9306      	str	r3, [sp, #24]
 800cae0:	4607      	mov	r7, r0
 800cae2:	9b04      	ldr	r3, [sp, #16]
 800cae4:	4631      	mov	r1, r6
 800cae6:	3b01      	subs	r3, #1
 800cae8:	4650      	mov	r0, sl
 800caea:	9301      	str	r3, [sp, #4]
 800caec:	f7ff fa69 	bl	800bfc2 <quorem>
 800caf0:	4641      	mov	r1, r8
 800caf2:	9002      	str	r0, [sp, #8]
 800caf4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800caf8:	4650      	mov	r0, sl
 800cafa:	f000 fc5b 	bl	800d3b4 <__mcmp>
 800cafe:	463a      	mov	r2, r7
 800cb00:	9005      	str	r0, [sp, #20]
 800cb02:	4631      	mov	r1, r6
 800cb04:	4620      	mov	r0, r4
 800cb06:	f000 fc71 	bl	800d3ec <__mdiff>
 800cb0a:	68c2      	ldr	r2, [r0, #12]
 800cb0c:	4605      	mov	r5, r0
 800cb0e:	bb02      	cbnz	r2, 800cb52 <_dtoa_r+0xa7a>
 800cb10:	4601      	mov	r1, r0
 800cb12:	4650      	mov	r0, sl
 800cb14:	f000 fc4e 	bl	800d3b4 <__mcmp>
 800cb18:	4602      	mov	r2, r0
 800cb1a:	4629      	mov	r1, r5
 800cb1c:	4620      	mov	r0, r4
 800cb1e:	9209      	str	r2, [sp, #36]	; 0x24
 800cb20:	f000 fa0c 	bl	800cf3c <_Bfree>
 800cb24:	9b07      	ldr	r3, [sp, #28]
 800cb26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb28:	9d04      	ldr	r5, [sp, #16]
 800cb2a:	ea43 0102 	orr.w	r1, r3, r2
 800cb2e:	9b06      	ldr	r3, [sp, #24]
 800cb30:	4319      	orrs	r1, r3
 800cb32:	d110      	bne.n	800cb56 <_dtoa_r+0xa7e>
 800cb34:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cb38:	d029      	beq.n	800cb8e <_dtoa_r+0xab6>
 800cb3a:	9b05      	ldr	r3, [sp, #20]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	dd02      	ble.n	800cb46 <_dtoa_r+0xa6e>
 800cb40:	9b02      	ldr	r3, [sp, #8]
 800cb42:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cb46:	9b01      	ldr	r3, [sp, #4]
 800cb48:	f883 9000 	strb.w	r9, [r3]
 800cb4c:	e774      	b.n	800ca38 <_dtoa_r+0x960>
 800cb4e:	4638      	mov	r0, r7
 800cb50:	e7ba      	b.n	800cac8 <_dtoa_r+0x9f0>
 800cb52:	2201      	movs	r2, #1
 800cb54:	e7e1      	b.n	800cb1a <_dtoa_r+0xa42>
 800cb56:	9b05      	ldr	r3, [sp, #20]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	db04      	blt.n	800cb66 <_dtoa_r+0xa8e>
 800cb5c:	9907      	ldr	r1, [sp, #28]
 800cb5e:	430b      	orrs	r3, r1
 800cb60:	9906      	ldr	r1, [sp, #24]
 800cb62:	430b      	orrs	r3, r1
 800cb64:	d120      	bne.n	800cba8 <_dtoa_r+0xad0>
 800cb66:	2a00      	cmp	r2, #0
 800cb68:	dded      	ble.n	800cb46 <_dtoa_r+0xa6e>
 800cb6a:	4651      	mov	r1, sl
 800cb6c:	2201      	movs	r2, #1
 800cb6e:	4620      	mov	r0, r4
 800cb70:	f000 fbb4 	bl	800d2dc <__lshift>
 800cb74:	4631      	mov	r1, r6
 800cb76:	4682      	mov	sl, r0
 800cb78:	f000 fc1c 	bl	800d3b4 <__mcmp>
 800cb7c:	2800      	cmp	r0, #0
 800cb7e:	dc03      	bgt.n	800cb88 <_dtoa_r+0xab0>
 800cb80:	d1e1      	bne.n	800cb46 <_dtoa_r+0xa6e>
 800cb82:	f019 0f01 	tst.w	r9, #1
 800cb86:	d0de      	beq.n	800cb46 <_dtoa_r+0xa6e>
 800cb88:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cb8c:	d1d8      	bne.n	800cb40 <_dtoa_r+0xa68>
 800cb8e:	9a01      	ldr	r2, [sp, #4]
 800cb90:	2339      	movs	r3, #57	; 0x39
 800cb92:	7013      	strb	r3, [r2, #0]
 800cb94:	462b      	mov	r3, r5
 800cb96:	461d      	mov	r5, r3
 800cb98:	3b01      	subs	r3, #1
 800cb9a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cb9e:	2a39      	cmp	r2, #57	; 0x39
 800cba0:	d06c      	beq.n	800cc7c <_dtoa_r+0xba4>
 800cba2:	3201      	adds	r2, #1
 800cba4:	701a      	strb	r2, [r3, #0]
 800cba6:	e747      	b.n	800ca38 <_dtoa_r+0x960>
 800cba8:	2a00      	cmp	r2, #0
 800cbaa:	dd07      	ble.n	800cbbc <_dtoa_r+0xae4>
 800cbac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cbb0:	d0ed      	beq.n	800cb8e <_dtoa_r+0xab6>
 800cbb2:	9a01      	ldr	r2, [sp, #4]
 800cbb4:	f109 0301 	add.w	r3, r9, #1
 800cbb8:	7013      	strb	r3, [r2, #0]
 800cbba:	e73d      	b.n	800ca38 <_dtoa_r+0x960>
 800cbbc:	9b04      	ldr	r3, [sp, #16]
 800cbbe:	9a08      	ldr	r2, [sp, #32]
 800cbc0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	d043      	beq.n	800cc50 <_dtoa_r+0xb78>
 800cbc8:	4651      	mov	r1, sl
 800cbca:	2300      	movs	r3, #0
 800cbcc:	220a      	movs	r2, #10
 800cbce:	4620      	mov	r0, r4
 800cbd0:	f000 f9d6 	bl	800cf80 <__multadd>
 800cbd4:	45b8      	cmp	r8, r7
 800cbd6:	4682      	mov	sl, r0
 800cbd8:	f04f 0300 	mov.w	r3, #0
 800cbdc:	f04f 020a 	mov.w	r2, #10
 800cbe0:	4641      	mov	r1, r8
 800cbe2:	4620      	mov	r0, r4
 800cbe4:	d107      	bne.n	800cbf6 <_dtoa_r+0xb1e>
 800cbe6:	f000 f9cb 	bl	800cf80 <__multadd>
 800cbea:	4680      	mov	r8, r0
 800cbec:	4607      	mov	r7, r0
 800cbee:	9b04      	ldr	r3, [sp, #16]
 800cbf0:	3301      	adds	r3, #1
 800cbf2:	9304      	str	r3, [sp, #16]
 800cbf4:	e775      	b.n	800cae2 <_dtoa_r+0xa0a>
 800cbf6:	f000 f9c3 	bl	800cf80 <__multadd>
 800cbfa:	4639      	mov	r1, r7
 800cbfc:	4680      	mov	r8, r0
 800cbfe:	2300      	movs	r3, #0
 800cc00:	220a      	movs	r2, #10
 800cc02:	4620      	mov	r0, r4
 800cc04:	f000 f9bc 	bl	800cf80 <__multadd>
 800cc08:	4607      	mov	r7, r0
 800cc0a:	e7f0      	b.n	800cbee <_dtoa_r+0xb16>
 800cc0c:	9b04      	ldr	r3, [sp, #16]
 800cc0e:	9301      	str	r3, [sp, #4]
 800cc10:	9d00      	ldr	r5, [sp, #0]
 800cc12:	4631      	mov	r1, r6
 800cc14:	4650      	mov	r0, sl
 800cc16:	f7ff f9d4 	bl	800bfc2 <quorem>
 800cc1a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cc1e:	9b00      	ldr	r3, [sp, #0]
 800cc20:	f805 9b01 	strb.w	r9, [r5], #1
 800cc24:	1aea      	subs	r2, r5, r3
 800cc26:	9b01      	ldr	r3, [sp, #4]
 800cc28:	4293      	cmp	r3, r2
 800cc2a:	dd07      	ble.n	800cc3c <_dtoa_r+0xb64>
 800cc2c:	4651      	mov	r1, sl
 800cc2e:	2300      	movs	r3, #0
 800cc30:	220a      	movs	r2, #10
 800cc32:	4620      	mov	r0, r4
 800cc34:	f000 f9a4 	bl	800cf80 <__multadd>
 800cc38:	4682      	mov	sl, r0
 800cc3a:	e7ea      	b.n	800cc12 <_dtoa_r+0xb3a>
 800cc3c:	9b01      	ldr	r3, [sp, #4]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	bfc8      	it	gt
 800cc42:	461d      	movgt	r5, r3
 800cc44:	9b00      	ldr	r3, [sp, #0]
 800cc46:	bfd8      	it	le
 800cc48:	2501      	movle	r5, #1
 800cc4a:	441d      	add	r5, r3
 800cc4c:	f04f 0800 	mov.w	r8, #0
 800cc50:	4651      	mov	r1, sl
 800cc52:	2201      	movs	r2, #1
 800cc54:	4620      	mov	r0, r4
 800cc56:	f000 fb41 	bl	800d2dc <__lshift>
 800cc5a:	4631      	mov	r1, r6
 800cc5c:	4682      	mov	sl, r0
 800cc5e:	f000 fba9 	bl	800d3b4 <__mcmp>
 800cc62:	2800      	cmp	r0, #0
 800cc64:	dc96      	bgt.n	800cb94 <_dtoa_r+0xabc>
 800cc66:	d102      	bne.n	800cc6e <_dtoa_r+0xb96>
 800cc68:	f019 0f01 	tst.w	r9, #1
 800cc6c:	d192      	bne.n	800cb94 <_dtoa_r+0xabc>
 800cc6e:	462b      	mov	r3, r5
 800cc70:	461d      	mov	r5, r3
 800cc72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc76:	2a30      	cmp	r2, #48	; 0x30
 800cc78:	d0fa      	beq.n	800cc70 <_dtoa_r+0xb98>
 800cc7a:	e6dd      	b.n	800ca38 <_dtoa_r+0x960>
 800cc7c:	9a00      	ldr	r2, [sp, #0]
 800cc7e:	429a      	cmp	r2, r3
 800cc80:	d189      	bne.n	800cb96 <_dtoa_r+0xabe>
 800cc82:	f10b 0b01 	add.w	fp, fp, #1
 800cc86:	2331      	movs	r3, #49	; 0x31
 800cc88:	e796      	b.n	800cbb8 <_dtoa_r+0xae0>
 800cc8a:	4b0a      	ldr	r3, [pc, #40]	; (800ccb4 <_dtoa_r+0xbdc>)
 800cc8c:	f7ff ba99 	b.w	800c1c2 <_dtoa_r+0xea>
 800cc90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	f47f aa6d 	bne.w	800c172 <_dtoa_r+0x9a>
 800cc98:	4b07      	ldr	r3, [pc, #28]	; (800ccb8 <_dtoa_r+0xbe0>)
 800cc9a:	f7ff ba92 	b.w	800c1c2 <_dtoa_r+0xea>
 800cc9e:	9b01      	ldr	r3, [sp, #4]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	dcb5      	bgt.n	800cc10 <_dtoa_r+0xb38>
 800cca4:	9b07      	ldr	r3, [sp, #28]
 800cca6:	2b02      	cmp	r3, #2
 800cca8:	f73f aeb1 	bgt.w	800ca0e <_dtoa_r+0x936>
 800ccac:	e7b0      	b.n	800cc10 <_dtoa_r+0xb38>
 800ccae:	bf00      	nop
 800ccb0:	0800e381 	.word	0x0800e381
 800ccb4:	0800e2e1 	.word	0x0800e2e1
 800ccb8:	0800e305 	.word	0x0800e305

0800ccbc <_free_r>:
 800ccbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ccbe:	2900      	cmp	r1, #0
 800ccc0:	d044      	beq.n	800cd4c <_free_r+0x90>
 800ccc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ccc6:	9001      	str	r0, [sp, #4]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	f1a1 0404 	sub.w	r4, r1, #4
 800ccce:	bfb8      	it	lt
 800ccd0:	18e4      	addlt	r4, r4, r3
 800ccd2:	f000 f8e7 	bl	800cea4 <__malloc_lock>
 800ccd6:	4a1e      	ldr	r2, [pc, #120]	; (800cd50 <_free_r+0x94>)
 800ccd8:	9801      	ldr	r0, [sp, #4]
 800ccda:	6813      	ldr	r3, [r2, #0]
 800ccdc:	b933      	cbnz	r3, 800ccec <_free_r+0x30>
 800ccde:	6063      	str	r3, [r4, #4]
 800cce0:	6014      	str	r4, [r2, #0]
 800cce2:	b003      	add	sp, #12
 800cce4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cce8:	f000 b8e2 	b.w	800ceb0 <__malloc_unlock>
 800ccec:	42a3      	cmp	r3, r4
 800ccee:	d908      	bls.n	800cd02 <_free_r+0x46>
 800ccf0:	6825      	ldr	r5, [r4, #0]
 800ccf2:	1961      	adds	r1, r4, r5
 800ccf4:	428b      	cmp	r3, r1
 800ccf6:	bf01      	itttt	eq
 800ccf8:	6819      	ldreq	r1, [r3, #0]
 800ccfa:	685b      	ldreq	r3, [r3, #4]
 800ccfc:	1949      	addeq	r1, r1, r5
 800ccfe:	6021      	streq	r1, [r4, #0]
 800cd00:	e7ed      	b.n	800ccde <_free_r+0x22>
 800cd02:	461a      	mov	r2, r3
 800cd04:	685b      	ldr	r3, [r3, #4]
 800cd06:	b10b      	cbz	r3, 800cd0c <_free_r+0x50>
 800cd08:	42a3      	cmp	r3, r4
 800cd0a:	d9fa      	bls.n	800cd02 <_free_r+0x46>
 800cd0c:	6811      	ldr	r1, [r2, #0]
 800cd0e:	1855      	adds	r5, r2, r1
 800cd10:	42a5      	cmp	r5, r4
 800cd12:	d10b      	bne.n	800cd2c <_free_r+0x70>
 800cd14:	6824      	ldr	r4, [r4, #0]
 800cd16:	4421      	add	r1, r4
 800cd18:	1854      	adds	r4, r2, r1
 800cd1a:	42a3      	cmp	r3, r4
 800cd1c:	6011      	str	r1, [r2, #0]
 800cd1e:	d1e0      	bne.n	800cce2 <_free_r+0x26>
 800cd20:	681c      	ldr	r4, [r3, #0]
 800cd22:	685b      	ldr	r3, [r3, #4]
 800cd24:	6053      	str	r3, [r2, #4]
 800cd26:	440c      	add	r4, r1
 800cd28:	6014      	str	r4, [r2, #0]
 800cd2a:	e7da      	b.n	800cce2 <_free_r+0x26>
 800cd2c:	d902      	bls.n	800cd34 <_free_r+0x78>
 800cd2e:	230c      	movs	r3, #12
 800cd30:	6003      	str	r3, [r0, #0]
 800cd32:	e7d6      	b.n	800cce2 <_free_r+0x26>
 800cd34:	6825      	ldr	r5, [r4, #0]
 800cd36:	1961      	adds	r1, r4, r5
 800cd38:	428b      	cmp	r3, r1
 800cd3a:	bf04      	itt	eq
 800cd3c:	6819      	ldreq	r1, [r3, #0]
 800cd3e:	685b      	ldreq	r3, [r3, #4]
 800cd40:	6063      	str	r3, [r4, #4]
 800cd42:	bf04      	itt	eq
 800cd44:	1949      	addeq	r1, r1, r5
 800cd46:	6021      	streq	r1, [r4, #0]
 800cd48:	6054      	str	r4, [r2, #4]
 800cd4a:	e7ca      	b.n	800cce2 <_free_r+0x26>
 800cd4c:	b003      	add	sp, #12
 800cd4e:	bd30      	pop	{r4, r5, pc}
 800cd50:	20000970 	.word	0x20000970

0800cd54 <malloc>:
 800cd54:	4b02      	ldr	r3, [pc, #8]	; (800cd60 <malloc+0xc>)
 800cd56:	4601      	mov	r1, r0
 800cd58:	6818      	ldr	r0, [r3, #0]
 800cd5a:	f000 b823 	b.w	800cda4 <_malloc_r>
 800cd5e:	bf00      	nop
 800cd60:	20000164 	.word	0x20000164

0800cd64 <sbrk_aligned>:
 800cd64:	b570      	push	{r4, r5, r6, lr}
 800cd66:	4e0e      	ldr	r6, [pc, #56]	; (800cda0 <sbrk_aligned+0x3c>)
 800cd68:	460c      	mov	r4, r1
 800cd6a:	6831      	ldr	r1, [r6, #0]
 800cd6c:	4605      	mov	r5, r0
 800cd6e:	b911      	cbnz	r1, 800cd76 <sbrk_aligned+0x12>
 800cd70:	f001 f81a 	bl	800dda8 <_sbrk_r>
 800cd74:	6030      	str	r0, [r6, #0]
 800cd76:	4621      	mov	r1, r4
 800cd78:	4628      	mov	r0, r5
 800cd7a:	f001 f815 	bl	800dda8 <_sbrk_r>
 800cd7e:	1c43      	adds	r3, r0, #1
 800cd80:	d00a      	beq.n	800cd98 <sbrk_aligned+0x34>
 800cd82:	1cc4      	adds	r4, r0, #3
 800cd84:	f024 0403 	bic.w	r4, r4, #3
 800cd88:	42a0      	cmp	r0, r4
 800cd8a:	d007      	beq.n	800cd9c <sbrk_aligned+0x38>
 800cd8c:	1a21      	subs	r1, r4, r0
 800cd8e:	4628      	mov	r0, r5
 800cd90:	f001 f80a 	bl	800dda8 <_sbrk_r>
 800cd94:	3001      	adds	r0, #1
 800cd96:	d101      	bne.n	800cd9c <sbrk_aligned+0x38>
 800cd98:	f04f 34ff 	mov.w	r4, #4294967295
 800cd9c:	4620      	mov	r0, r4
 800cd9e:	bd70      	pop	{r4, r5, r6, pc}
 800cda0:	20000974 	.word	0x20000974

0800cda4 <_malloc_r>:
 800cda4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cda8:	1ccd      	adds	r5, r1, #3
 800cdaa:	f025 0503 	bic.w	r5, r5, #3
 800cdae:	3508      	adds	r5, #8
 800cdb0:	2d0c      	cmp	r5, #12
 800cdb2:	bf38      	it	cc
 800cdb4:	250c      	movcc	r5, #12
 800cdb6:	2d00      	cmp	r5, #0
 800cdb8:	4607      	mov	r7, r0
 800cdba:	db01      	blt.n	800cdc0 <_malloc_r+0x1c>
 800cdbc:	42a9      	cmp	r1, r5
 800cdbe:	d905      	bls.n	800cdcc <_malloc_r+0x28>
 800cdc0:	230c      	movs	r3, #12
 800cdc2:	603b      	str	r3, [r7, #0]
 800cdc4:	2600      	movs	r6, #0
 800cdc6:	4630      	mov	r0, r6
 800cdc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdcc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800cea0 <_malloc_r+0xfc>
 800cdd0:	f000 f868 	bl	800cea4 <__malloc_lock>
 800cdd4:	f8d8 3000 	ldr.w	r3, [r8]
 800cdd8:	461c      	mov	r4, r3
 800cdda:	bb5c      	cbnz	r4, 800ce34 <_malloc_r+0x90>
 800cddc:	4629      	mov	r1, r5
 800cdde:	4638      	mov	r0, r7
 800cde0:	f7ff ffc0 	bl	800cd64 <sbrk_aligned>
 800cde4:	1c43      	adds	r3, r0, #1
 800cde6:	4604      	mov	r4, r0
 800cde8:	d155      	bne.n	800ce96 <_malloc_r+0xf2>
 800cdea:	f8d8 4000 	ldr.w	r4, [r8]
 800cdee:	4626      	mov	r6, r4
 800cdf0:	2e00      	cmp	r6, #0
 800cdf2:	d145      	bne.n	800ce80 <_malloc_r+0xdc>
 800cdf4:	2c00      	cmp	r4, #0
 800cdf6:	d048      	beq.n	800ce8a <_malloc_r+0xe6>
 800cdf8:	6823      	ldr	r3, [r4, #0]
 800cdfa:	4631      	mov	r1, r6
 800cdfc:	4638      	mov	r0, r7
 800cdfe:	eb04 0903 	add.w	r9, r4, r3
 800ce02:	f000 ffd1 	bl	800dda8 <_sbrk_r>
 800ce06:	4581      	cmp	r9, r0
 800ce08:	d13f      	bne.n	800ce8a <_malloc_r+0xe6>
 800ce0a:	6821      	ldr	r1, [r4, #0]
 800ce0c:	1a6d      	subs	r5, r5, r1
 800ce0e:	4629      	mov	r1, r5
 800ce10:	4638      	mov	r0, r7
 800ce12:	f7ff ffa7 	bl	800cd64 <sbrk_aligned>
 800ce16:	3001      	adds	r0, #1
 800ce18:	d037      	beq.n	800ce8a <_malloc_r+0xe6>
 800ce1a:	6823      	ldr	r3, [r4, #0]
 800ce1c:	442b      	add	r3, r5
 800ce1e:	6023      	str	r3, [r4, #0]
 800ce20:	f8d8 3000 	ldr.w	r3, [r8]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d038      	beq.n	800ce9a <_malloc_r+0xf6>
 800ce28:	685a      	ldr	r2, [r3, #4]
 800ce2a:	42a2      	cmp	r2, r4
 800ce2c:	d12b      	bne.n	800ce86 <_malloc_r+0xe2>
 800ce2e:	2200      	movs	r2, #0
 800ce30:	605a      	str	r2, [r3, #4]
 800ce32:	e00f      	b.n	800ce54 <_malloc_r+0xb0>
 800ce34:	6822      	ldr	r2, [r4, #0]
 800ce36:	1b52      	subs	r2, r2, r5
 800ce38:	d41f      	bmi.n	800ce7a <_malloc_r+0xd6>
 800ce3a:	2a0b      	cmp	r2, #11
 800ce3c:	d917      	bls.n	800ce6e <_malloc_r+0xca>
 800ce3e:	1961      	adds	r1, r4, r5
 800ce40:	42a3      	cmp	r3, r4
 800ce42:	6025      	str	r5, [r4, #0]
 800ce44:	bf18      	it	ne
 800ce46:	6059      	strne	r1, [r3, #4]
 800ce48:	6863      	ldr	r3, [r4, #4]
 800ce4a:	bf08      	it	eq
 800ce4c:	f8c8 1000 	streq.w	r1, [r8]
 800ce50:	5162      	str	r2, [r4, r5]
 800ce52:	604b      	str	r3, [r1, #4]
 800ce54:	4638      	mov	r0, r7
 800ce56:	f104 060b 	add.w	r6, r4, #11
 800ce5a:	f000 f829 	bl	800ceb0 <__malloc_unlock>
 800ce5e:	f026 0607 	bic.w	r6, r6, #7
 800ce62:	1d23      	adds	r3, r4, #4
 800ce64:	1af2      	subs	r2, r6, r3
 800ce66:	d0ae      	beq.n	800cdc6 <_malloc_r+0x22>
 800ce68:	1b9b      	subs	r3, r3, r6
 800ce6a:	50a3      	str	r3, [r4, r2]
 800ce6c:	e7ab      	b.n	800cdc6 <_malloc_r+0x22>
 800ce6e:	42a3      	cmp	r3, r4
 800ce70:	6862      	ldr	r2, [r4, #4]
 800ce72:	d1dd      	bne.n	800ce30 <_malloc_r+0x8c>
 800ce74:	f8c8 2000 	str.w	r2, [r8]
 800ce78:	e7ec      	b.n	800ce54 <_malloc_r+0xb0>
 800ce7a:	4623      	mov	r3, r4
 800ce7c:	6864      	ldr	r4, [r4, #4]
 800ce7e:	e7ac      	b.n	800cdda <_malloc_r+0x36>
 800ce80:	4634      	mov	r4, r6
 800ce82:	6876      	ldr	r6, [r6, #4]
 800ce84:	e7b4      	b.n	800cdf0 <_malloc_r+0x4c>
 800ce86:	4613      	mov	r3, r2
 800ce88:	e7cc      	b.n	800ce24 <_malloc_r+0x80>
 800ce8a:	230c      	movs	r3, #12
 800ce8c:	603b      	str	r3, [r7, #0]
 800ce8e:	4638      	mov	r0, r7
 800ce90:	f000 f80e 	bl	800ceb0 <__malloc_unlock>
 800ce94:	e797      	b.n	800cdc6 <_malloc_r+0x22>
 800ce96:	6025      	str	r5, [r4, #0]
 800ce98:	e7dc      	b.n	800ce54 <_malloc_r+0xb0>
 800ce9a:	605b      	str	r3, [r3, #4]
 800ce9c:	deff      	udf	#255	; 0xff
 800ce9e:	bf00      	nop
 800cea0:	20000970 	.word	0x20000970

0800cea4 <__malloc_lock>:
 800cea4:	4801      	ldr	r0, [pc, #4]	; (800ceac <__malloc_lock+0x8>)
 800cea6:	f7ff b87c 	b.w	800bfa2 <__retarget_lock_acquire_recursive>
 800ceaa:	bf00      	nop
 800ceac:	2000096c 	.word	0x2000096c

0800ceb0 <__malloc_unlock>:
 800ceb0:	4801      	ldr	r0, [pc, #4]	; (800ceb8 <__malloc_unlock+0x8>)
 800ceb2:	f7ff b877 	b.w	800bfa4 <__retarget_lock_release_recursive>
 800ceb6:	bf00      	nop
 800ceb8:	2000096c 	.word	0x2000096c

0800cebc <_Balloc>:
 800cebc:	b570      	push	{r4, r5, r6, lr}
 800cebe:	69c6      	ldr	r6, [r0, #28]
 800cec0:	4604      	mov	r4, r0
 800cec2:	460d      	mov	r5, r1
 800cec4:	b976      	cbnz	r6, 800cee4 <_Balloc+0x28>
 800cec6:	2010      	movs	r0, #16
 800cec8:	f7ff ff44 	bl	800cd54 <malloc>
 800cecc:	4602      	mov	r2, r0
 800cece:	61e0      	str	r0, [r4, #28]
 800ced0:	b920      	cbnz	r0, 800cedc <_Balloc+0x20>
 800ced2:	4b18      	ldr	r3, [pc, #96]	; (800cf34 <_Balloc+0x78>)
 800ced4:	4818      	ldr	r0, [pc, #96]	; (800cf38 <_Balloc+0x7c>)
 800ced6:	216b      	movs	r1, #107	; 0x6b
 800ced8:	f000 ff76 	bl	800ddc8 <__assert_func>
 800cedc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cee0:	6006      	str	r6, [r0, #0]
 800cee2:	60c6      	str	r6, [r0, #12]
 800cee4:	69e6      	ldr	r6, [r4, #28]
 800cee6:	68f3      	ldr	r3, [r6, #12]
 800cee8:	b183      	cbz	r3, 800cf0c <_Balloc+0x50>
 800ceea:	69e3      	ldr	r3, [r4, #28]
 800ceec:	68db      	ldr	r3, [r3, #12]
 800ceee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cef2:	b9b8      	cbnz	r0, 800cf24 <_Balloc+0x68>
 800cef4:	2101      	movs	r1, #1
 800cef6:	fa01 f605 	lsl.w	r6, r1, r5
 800cefa:	1d72      	adds	r2, r6, #5
 800cefc:	0092      	lsls	r2, r2, #2
 800cefe:	4620      	mov	r0, r4
 800cf00:	f000 ff80 	bl	800de04 <_calloc_r>
 800cf04:	b160      	cbz	r0, 800cf20 <_Balloc+0x64>
 800cf06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cf0a:	e00e      	b.n	800cf2a <_Balloc+0x6e>
 800cf0c:	2221      	movs	r2, #33	; 0x21
 800cf0e:	2104      	movs	r1, #4
 800cf10:	4620      	mov	r0, r4
 800cf12:	f000 ff77 	bl	800de04 <_calloc_r>
 800cf16:	69e3      	ldr	r3, [r4, #28]
 800cf18:	60f0      	str	r0, [r6, #12]
 800cf1a:	68db      	ldr	r3, [r3, #12]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d1e4      	bne.n	800ceea <_Balloc+0x2e>
 800cf20:	2000      	movs	r0, #0
 800cf22:	bd70      	pop	{r4, r5, r6, pc}
 800cf24:	6802      	ldr	r2, [r0, #0]
 800cf26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cf30:	e7f7      	b.n	800cf22 <_Balloc+0x66>
 800cf32:	bf00      	nop
 800cf34:	0800e312 	.word	0x0800e312
 800cf38:	0800e392 	.word	0x0800e392

0800cf3c <_Bfree>:
 800cf3c:	b570      	push	{r4, r5, r6, lr}
 800cf3e:	69c6      	ldr	r6, [r0, #28]
 800cf40:	4605      	mov	r5, r0
 800cf42:	460c      	mov	r4, r1
 800cf44:	b976      	cbnz	r6, 800cf64 <_Bfree+0x28>
 800cf46:	2010      	movs	r0, #16
 800cf48:	f7ff ff04 	bl	800cd54 <malloc>
 800cf4c:	4602      	mov	r2, r0
 800cf4e:	61e8      	str	r0, [r5, #28]
 800cf50:	b920      	cbnz	r0, 800cf5c <_Bfree+0x20>
 800cf52:	4b09      	ldr	r3, [pc, #36]	; (800cf78 <_Bfree+0x3c>)
 800cf54:	4809      	ldr	r0, [pc, #36]	; (800cf7c <_Bfree+0x40>)
 800cf56:	218f      	movs	r1, #143	; 0x8f
 800cf58:	f000 ff36 	bl	800ddc8 <__assert_func>
 800cf5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf60:	6006      	str	r6, [r0, #0]
 800cf62:	60c6      	str	r6, [r0, #12]
 800cf64:	b13c      	cbz	r4, 800cf76 <_Bfree+0x3a>
 800cf66:	69eb      	ldr	r3, [r5, #28]
 800cf68:	6862      	ldr	r2, [r4, #4]
 800cf6a:	68db      	ldr	r3, [r3, #12]
 800cf6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cf70:	6021      	str	r1, [r4, #0]
 800cf72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cf76:	bd70      	pop	{r4, r5, r6, pc}
 800cf78:	0800e312 	.word	0x0800e312
 800cf7c:	0800e392 	.word	0x0800e392

0800cf80 <__multadd>:
 800cf80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf84:	690d      	ldr	r5, [r1, #16]
 800cf86:	4607      	mov	r7, r0
 800cf88:	460c      	mov	r4, r1
 800cf8a:	461e      	mov	r6, r3
 800cf8c:	f101 0c14 	add.w	ip, r1, #20
 800cf90:	2000      	movs	r0, #0
 800cf92:	f8dc 3000 	ldr.w	r3, [ip]
 800cf96:	b299      	uxth	r1, r3
 800cf98:	fb02 6101 	mla	r1, r2, r1, r6
 800cf9c:	0c1e      	lsrs	r6, r3, #16
 800cf9e:	0c0b      	lsrs	r3, r1, #16
 800cfa0:	fb02 3306 	mla	r3, r2, r6, r3
 800cfa4:	b289      	uxth	r1, r1
 800cfa6:	3001      	adds	r0, #1
 800cfa8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cfac:	4285      	cmp	r5, r0
 800cfae:	f84c 1b04 	str.w	r1, [ip], #4
 800cfb2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cfb6:	dcec      	bgt.n	800cf92 <__multadd+0x12>
 800cfb8:	b30e      	cbz	r6, 800cffe <__multadd+0x7e>
 800cfba:	68a3      	ldr	r3, [r4, #8]
 800cfbc:	42ab      	cmp	r3, r5
 800cfbe:	dc19      	bgt.n	800cff4 <__multadd+0x74>
 800cfc0:	6861      	ldr	r1, [r4, #4]
 800cfc2:	4638      	mov	r0, r7
 800cfc4:	3101      	adds	r1, #1
 800cfc6:	f7ff ff79 	bl	800cebc <_Balloc>
 800cfca:	4680      	mov	r8, r0
 800cfcc:	b928      	cbnz	r0, 800cfda <__multadd+0x5a>
 800cfce:	4602      	mov	r2, r0
 800cfd0:	4b0c      	ldr	r3, [pc, #48]	; (800d004 <__multadd+0x84>)
 800cfd2:	480d      	ldr	r0, [pc, #52]	; (800d008 <__multadd+0x88>)
 800cfd4:	21ba      	movs	r1, #186	; 0xba
 800cfd6:	f000 fef7 	bl	800ddc8 <__assert_func>
 800cfda:	6922      	ldr	r2, [r4, #16]
 800cfdc:	3202      	adds	r2, #2
 800cfde:	f104 010c 	add.w	r1, r4, #12
 800cfe2:	0092      	lsls	r2, r2, #2
 800cfe4:	300c      	adds	r0, #12
 800cfe6:	f7fe ffde 	bl	800bfa6 <memcpy>
 800cfea:	4621      	mov	r1, r4
 800cfec:	4638      	mov	r0, r7
 800cfee:	f7ff ffa5 	bl	800cf3c <_Bfree>
 800cff2:	4644      	mov	r4, r8
 800cff4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cff8:	3501      	adds	r5, #1
 800cffa:	615e      	str	r6, [r3, #20]
 800cffc:	6125      	str	r5, [r4, #16]
 800cffe:	4620      	mov	r0, r4
 800d000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d004:	0800e381 	.word	0x0800e381
 800d008:	0800e392 	.word	0x0800e392

0800d00c <__hi0bits>:
 800d00c:	0c03      	lsrs	r3, r0, #16
 800d00e:	041b      	lsls	r3, r3, #16
 800d010:	b9d3      	cbnz	r3, 800d048 <__hi0bits+0x3c>
 800d012:	0400      	lsls	r0, r0, #16
 800d014:	2310      	movs	r3, #16
 800d016:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d01a:	bf04      	itt	eq
 800d01c:	0200      	lsleq	r0, r0, #8
 800d01e:	3308      	addeq	r3, #8
 800d020:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d024:	bf04      	itt	eq
 800d026:	0100      	lsleq	r0, r0, #4
 800d028:	3304      	addeq	r3, #4
 800d02a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d02e:	bf04      	itt	eq
 800d030:	0080      	lsleq	r0, r0, #2
 800d032:	3302      	addeq	r3, #2
 800d034:	2800      	cmp	r0, #0
 800d036:	db05      	blt.n	800d044 <__hi0bits+0x38>
 800d038:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d03c:	f103 0301 	add.w	r3, r3, #1
 800d040:	bf08      	it	eq
 800d042:	2320      	moveq	r3, #32
 800d044:	4618      	mov	r0, r3
 800d046:	4770      	bx	lr
 800d048:	2300      	movs	r3, #0
 800d04a:	e7e4      	b.n	800d016 <__hi0bits+0xa>

0800d04c <__lo0bits>:
 800d04c:	6803      	ldr	r3, [r0, #0]
 800d04e:	f013 0207 	ands.w	r2, r3, #7
 800d052:	d00c      	beq.n	800d06e <__lo0bits+0x22>
 800d054:	07d9      	lsls	r1, r3, #31
 800d056:	d422      	bmi.n	800d09e <__lo0bits+0x52>
 800d058:	079a      	lsls	r2, r3, #30
 800d05a:	bf49      	itett	mi
 800d05c:	085b      	lsrmi	r3, r3, #1
 800d05e:	089b      	lsrpl	r3, r3, #2
 800d060:	6003      	strmi	r3, [r0, #0]
 800d062:	2201      	movmi	r2, #1
 800d064:	bf5c      	itt	pl
 800d066:	6003      	strpl	r3, [r0, #0]
 800d068:	2202      	movpl	r2, #2
 800d06a:	4610      	mov	r0, r2
 800d06c:	4770      	bx	lr
 800d06e:	b299      	uxth	r1, r3
 800d070:	b909      	cbnz	r1, 800d076 <__lo0bits+0x2a>
 800d072:	0c1b      	lsrs	r3, r3, #16
 800d074:	2210      	movs	r2, #16
 800d076:	b2d9      	uxtb	r1, r3
 800d078:	b909      	cbnz	r1, 800d07e <__lo0bits+0x32>
 800d07a:	3208      	adds	r2, #8
 800d07c:	0a1b      	lsrs	r3, r3, #8
 800d07e:	0719      	lsls	r1, r3, #28
 800d080:	bf04      	itt	eq
 800d082:	091b      	lsreq	r3, r3, #4
 800d084:	3204      	addeq	r2, #4
 800d086:	0799      	lsls	r1, r3, #30
 800d088:	bf04      	itt	eq
 800d08a:	089b      	lsreq	r3, r3, #2
 800d08c:	3202      	addeq	r2, #2
 800d08e:	07d9      	lsls	r1, r3, #31
 800d090:	d403      	bmi.n	800d09a <__lo0bits+0x4e>
 800d092:	085b      	lsrs	r3, r3, #1
 800d094:	f102 0201 	add.w	r2, r2, #1
 800d098:	d003      	beq.n	800d0a2 <__lo0bits+0x56>
 800d09a:	6003      	str	r3, [r0, #0]
 800d09c:	e7e5      	b.n	800d06a <__lo0bits+0x1e>
 800d09e:	2200      	movs	r2, #0
 800d0a0:	e7e3      	b.n	800d06a <__lo0bits+0x1e>
 800d0a2:	2220      	movs	r2, #32
 800d0a4:	e7e1      	b.n	800d06a <__lo0bits+0x1e>
	...

0800d0a8 <__i2b>:
 800d0a8:	b510      	push	{r4, lr}
 800d0aa:	460c      	mov	r4, r1
 800d0ac:	2101      	movs	r1, #1
 800d0ae:	f7ff ff05 	bl	800cebc <_Balloc>
 800d0b2:	4602      	mov	r2, r0
 800d0b4:	b928      	cbnz	r0, 800d0c2 <__i2b+0x1a>
 800d0b6:	4b05      	ldr	r3, [pc, #20]	; (800d0cc <__i2b+0x24>)
 800d0b8:	4805      	ldr	r0, [pc, #20]	; (800d0d0 <__i2b+0x28>)
 800d0ba:	f240 1145 	movw	r1, #325	; 0x145
 800d0be:	f000 fe83 	bl	800ddc8 <__assert_func>
 800d0c2:	2301      	movs	r3, #1
 800d0c4:	6144      	str	r4, [r0, #20]
 800d0c6:	6103      	str	r3, [r0, #16]
 800d0c8:	bd10      	pop	{r4, pc}
 800d0ca:	bf00      	nop
 800d0cc:	0800e381 	.word	0x0800e381
 800d0d0:	0800e392 	.word	0x0800e392

0800d0d4 <__multiply>:
 800d0d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0d8:	4691      	mov	r9, r2
 800d0da:	690a      	ldr	r2, [r1, #16]
 800d0dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d0e0:	429a      	cmp	r2, r3
 800d0e2:	bfb8      	it	lt
 800d0e4:	460b      	movlt	r3, r1
 800d0e6:	460c      	mov	r4, r1
 800d0e8:	bfbc      	itt	lt
 800d0ea:	464c      	movlt	r4, r9
 800d0ec:	4699      	movlt	r9, r3
 800d0ee:	6927      	ldr	r7, [r4, #16]
 800d0f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d0f4:	68a3      	ldr	r3, [r4, #8]
 800d0f6:	6861      	ldr	r1, [r4, #4]
 800d0f8:	eb07 060a 	add.w	r6, r7, sl
 800d0fc:	42b3      	cmp	r3, r6
 800d0fe:	b085      	sub	sp, #20
 800d100:	bfb8      	it	lt
 800d102:	3101      	addlt	r1, #1
 800d104:	f7ff feda 	bl	800cebc <_Balloc>
 800d108:	b930      	cbnz	r0, 800d118 <__multiply+0x44>
 800d10a:	4602      	mov	r2, r0
 800d10c:	4b44      	ldr	r3, [pc, #272]	; (800d220 <__multiply+0x14c>)
 800d10e:	4845      	ldr	r0, [pc, #276]	; (800d224 <__multiply+0x150>)
 800d110:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d114:	f000 fe58 	bl	800ddc8 <__assert_func>
 800d118:	f100 0514 	add.w	r5, r0, #20
 800d11c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d120:	462b      	mov	r3, r5
 800d122:	2200      	movs	r2, #0
 800d124:	4543      	cmp	r3, r8
 800d126:	d321      	bcc.n	800d16c <__multiply+0x98>
 800d128:	f104 0314 	add.w	r3, r4, #20
 800d12c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d130:	f109 0314 	add.w	r3, r9, #20
 800d134:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d138:	9202      	str	r2, [sp, #8]
 800d13a:	1b3a      	subs	r2, r7, r4
 800d13c:	3a15      	subs	r2, #21
 800d13e:	f022 0203 	bic.w	r2, r2, #3
 800d142:	3204      	adds	r2, #4
 800d144:	f104 0115 	add.w	r1, r4, #21
 800d148:	428f      	cmp	r7, r1
 800d14a:	bf38      	it	cc
 800d14c:	2204      	movcc	r2, #4
 800d14e:	9201      	str	r2, [sp, #4]
 800d150:	9a02      	ldr	r2, [sp, #8]
 800d152:	9303      	str	r3, [sp, #12]
 800d154:	429a      	cmp	r2, r3
 800d156:	d80c      	bhi.n	800d172 <__multiply+0x9e>
 800d158:	2e00      	cmp	r6, #0
 800d15a:	dd03      	ble.n	800d164 <__multiply+0x90>
 800d15c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d160:	2b00      	cmp	r3, #0
 800d162:	d05b      	beq.n	800d21c <__multiply+0x148>
 800d164:	6106      	str	r6, [r0, #16]
 800d166:	b005      	add	sp, #20
 800d168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d16c:	f843 2b04 	str.w	r2, [r3], #4
 800d170:	e7d8      	b.n	800d124 <__multiply+0x50>
 800d172:	f8b3 a000 	ldrh.w	sl, [r3]
 800d176:	f1ba 0f00 	cmp.w	sl, #0
 800d17a:	d024      	beq.n	800d1c6 <__multiply+0xf2>
 800d17c:	f104 0e14 	add.w	lr, r4, #20
 800d180:	46a9      	mov	r9, r5
 800d182:	f04f 0c00 	mov.w	ip, #0
 800d186:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d18a:	f8d9 1000 	ldr.w	r1, [r9]
 800d18e:	fa1f fb82 	uxth.w	fp, r2
 800d192:	b289      	uxth	r1, r1
 800d194:	fb0a 110b 	mla	r1, sl, fp, r1
 800d198:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d19c:	f8d9 2000 	ldr.w	r2, [r9]
 800d1a0:	4461      	add	r1, ip
 800d1a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d1a6:	fb0a c20b 	mla	r2, sl, fp, ip
 800d1aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d1ae:	b289      	uxth	r1, r1
 800d1b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d1b4:	4577      	cmp	r7, lr
 800d1b6:	f849 1b04 	str.w	r1, [r9], #4
 800d1ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d1be:	d8e2      	bhi.n	800d186 <__multiply+0xb2>
 800d1c0:	9a01      	ldr	r2, [sp, #4]
 800d1c2:	f845 c002 	str.w	ip, [r5, r2]
 800d1c6:	9a03      	ldr	r2, [sp, #12]
 800d1c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d1cc:	3304      	adds	r3, #4
 800d1ce:	f1b9 0f00 	cmp.w	r9, #0
 800d1d2:	d021      	beq.n	800d218 <__multiply+0x144>
 800d1d4:	6829      	ldr	r1, [r5, #0]
 800d1d6:	f104 0c14 	add.w	ip, r4, #20
 800d1da:	46ae      	mov	lr, r5
 800d1dc:	f04f 0a00 	mov.w	sl, #0
 800d1e0:	f8bc b000 	ldrh.w	fp, [ip]
 800d1e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d1e8:	fb09 220b 	mla	r2, r9, fp, r2
 800d1ec:	4452      	add	r2, sl
 800d1ee:	b289      	uxth	r1, r1
 800d1f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d1f4:	f84e 1b04 	str.w	r1, [lr], #4
 800d1f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d1fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d200:	f8be 1000 	ldrh.w	r1, [lr]
 800d204:	fb09 110a 	mla	r1, r9, sl, r1
 800d208:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d20c:	4567      	cmp	r7, ip
 800d20e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d212:	d8e5      	bhi.n	800d1e0 <__multiply+0x10c>
 800d214:	9a01      	ldr	r2, [sp, #4]
 800d216:	50a9      	str	r1, [r5, r2]
 800d218:	3504      	adds	r5, #4
 800d21a:	e799      	b.n	800d150 <__multiply+0x7c>
 800d21c:	3e01      	subs	r6, #1
 800d21e:	e79b      	b.n	800d158 <__multiply+0x84>
 800d220:	0800e381 	.word	0x0800e381
 800d224:	0800e392 	.word	0x0800e392

0800d228 <__pow5mult>:
 800d228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d22c:	4615      	mov	r5, r2
 800d22e:	f012 0203 	ands.w	r2, r2, #3
 800d232:	4606      	mov	r6, r0
 800d234:	460f      	mov	r7, r1
 800d236:	d007      	beq.n	800d248 <__pow5mult+0x20>
 800d238:	4c25      	ldr	r4, [pc, #148]	; (800d2d0 <__pow5mult+0xa8>)
 800d23a:	3a01      	subs	r2, #1
 800d23c:	2300      	movs	r3, #0
 800d23e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d242:	f7ff fe9d 	bl	800cf80 <__multadd>
 800d246:	4607      	mov	r7, r0
 800d248:	10ad      	asrs	r5, r5, #2
 800d24a:	d03d      	beq.n	800d2c8 <__pow5mult+0xa0>
 800d24c:	69f4      	ldr	r4, [r6, #28]
 800d24e:	b97c      	cbnz	r4, 800d270 <__pow5mult+0x48>
 800d250:	2010      	movs	r0, #16
 800d252:	f7ff fd7f 	bl	800cd54 <malloc>
 800d256:	4602      	mov	r2, r0
 800d258:	61f0      	str	r0, [r6, #28]
 800d25a:	b928      	cbnz	r0, 800d268 <__pow5mult+0x40>
 800d25c:	4b1d      	ldr	r3, [pc, #116]	; (800d2d4 <__pow5mult+0xac>)
 800d25e:	481e      	ldr	r0, [pc, #120]	; (800d2d8 <__pow5mult+0xb0>)
 800d260:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d264:	f000 fdb0 	bl	800ddc8 <__assert_func>
 800d268:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d26c:	6004      	str	r4, [r0, #0]
 800d26e:	60c4      	str	r4, [r0, #12]
 800d270:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d274:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d278:	b94c      	cbnz	r4, 800d28e <__pow5mult+0x66>
 800d27a:	f240 2171 	movw	r1, #625	; 0x271
 800d27e:	4630      	mov	r0, r6
 800d280:	f7ff ff12 	bl	800d0a8 <__i2b>
 800d284:	2300      	movs	r3, #0
 800d286:	f8c8 0008 	str.w	r0, [r8, #8]
 800d28a:	4604      	mov	r4, r0
 800d28c:	6003      	str	r3, [r0, #0]
 800d28e:	f04f 0900 	mov.w	r9, #0
 800d292:	07eb      	lsls	r3, r5, #31
 800d294:	d50a      	bpl.n	800d2ac <__pow5mult+0x84>
 800d296:	4639      	mov	r1, r7
 800d298:	4622      	mov	r2, r4
 800d29a:	4630      	mov	r0, r6
 800d29c:	f7ff ff1a 	bl	800d0d4 <__multiply>
 800d2a0:	4639      	mov	r1, r7
 800d2a2:	4680      	mov	r8, r0
 800d2a4:	4630      	mov	r0, r6
 800d2a6:	f7ff fe49 	bl	800cf3c <_Bfree>
 800d2aa:	4647      	mov	r7, r8
 800d2ac:	106d      	asrs	r5, r5, #1
 800d2ae:	d00b      	beq.n	800d2c8 <__pow5mult+0xa0>
 800d2b0:	6820      	ldr	r0, [r4, #0]
 800d2b2:	b938      	cbnz	r0, 800d2c4 <__pow5mult+0x9c>
 800d2b4:	4622      	mov	r2, r4
 800d2b6:	4621      	mov	r1, r4
 800d2b8:	4630      	mov	r0, r6
 800d2ba:	f7ff ff0b 	bl	800d0d4 <__multiply>
 800d2be:	6020      	str	r0, [r4, #0]
 800d2c0:	f8c0 9000 	str.w	r9, [r0]
 800d2c4:	4604      	mov	r4, r0
 800d2c6:	e7e4      	b.n	800d292 <__pow5mult+0x6a>
 800d2c8:	4638      	mov	r0, r7
 800d2ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2ce:	bf00      	nop
 800d2d0:	0800e4e0 	.word	0x0800e4e0
 800d2d4:	0800e312 	.word	0x0800e312
 800d2d8:	0800e392 	.word	0x0800e392

0800d2dc <__lshift>:
 800d2dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2e0:	460c      	mov	r4, r1
 800d2e2:	6849      	ldr	r1, [r1, #4]
 800d2e4:	6923      	ldr	r3, [r4, #16]
 800d2e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d2ea:	68a3      	ldr	r3, [r4, #8]
 800d2ec:	4607      	mov	r7, r0
 800d2ee:	4691      	mov	r9, r2
 800d2f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d2f4:	f108 0601 	add.w	r6, r8, #1
 800d2f8:	42b3      	cmp	r3, r6
 800d2fa:	db0b      	blt.n	800d314 <__lshift+0x38>
 800d2fc:	4638      	mov	r0, r7
 800d2fe:	f7ff fddd 	bl	800cebc <_Balloc>
 800d302:	4605      	mov	r5, r0
 800d304:	b948      	cbnz	r0, 800d31a <__lshift+0x3e>
 800d306:	4602      	mov	r2, r0
 800d308:	4b28      	ldr	r3, [pc, #160]	; (800d3ac <__lshift+0xd0>)
 800d30a:	4829      	ldr	r0, [pc, #164]	; (800d3b0 <__lshift+0xd4>)
 800d30c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d310:	f000 fd5a 	bl	800ddc8 <__assert_func>
 800d314:	3101      	adds	r1, #1
 800d316:	005b      	lsls	r3, r3, #1
 800d318:	e7ee      	b.n	800d2f8 <__lshift+0x1c>
 800d31a:	2300      	movs	r3, #0
 800d31c:	f100 0114 	add.w	r1, r0, #20
 800d320:	f100 0210 	add.w	r2, r0, #16
 800d324:	4618      	mov	r0, r3
 800d326:	4553      	cmp	r3, sl
 800d328:	db33      	blt.n	800d392 <__lshift+0xb6>
 800d32a:	6920      	ldr	r0, [r4, #16]
 800d32c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d330:	f104 0314 	add.w	r3, r4, #20
 800d334:	f019 091f 	ands.w	r9, r9, #31
 800d338:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d33c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d340:	d02b      	beq.n	800d39a <__lshift+0xbe>
 800d342:	f1c9 0e20 	rsb	lr, r9, #32
 800d346:	468a      	mov	sl, r1
 800d348:	2200      	movs	r2, #0
 800d34a:	6818      	ldr	r0, [r3, #0]
 800d34c:	fa00 f009 	lsl.w	r0, r0, r9
 800d350:	4310      	orrs	r0, r2
 800d352:	f84a 0b04 	str.w	r0, [sl], #4
 800d356:	f853 2b04 	ldr.w	r2, [r3], #4
 800d35a:	459c      	cmp	ip, r3
 800d35c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d360:	d8f3      	bhi.n	800d34a <__lshift+0x6e>
 800d362:	ebac 0304 	sub.w	r3, ip, r4
 800d366:	3b15      	subs	r3, #21
 800d368:	f023 0303 	bic.w	r3, r3, #3
 800d36c:	3304      	adds	r3, #4
 800d36e:	f104 0015 	add.w	r0, r4, #21
 800d372:	4584      	cmp	ip, r0
 800d374:	bf38      	it	cc
 800d376:	2304      	movcc	r3, #4
 800d378:	50ca      	str	r2, [r1, r3]
 800d37a:	b10a      	cbz	r2, 800d380 <__lshift+0xa4>
 800d37c:	f108 0602 	add.w	r6, r8, #2
 800d380:	3e01      	subs	r6, #1
 800d382:	4638      	mov	r0, r7
 800d384:	612e      	str	r6, [r5, #16]
 800d386:	4621      	mov	r1, r4
 800d388:	f7ff fdd8 	bl	800cf3c <_Bfree>
 800d38c:	4628      	mov	r0, r5
 800d38e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d392:	f842 0f04 	str.w	r0, [r2, #4]!
 800d396:	3301      	adds	r3, #1
 800d398:	e7c5      	b.n	800d326 <__lshift+0x4a>
 800d39a:	3904      	subs	r1, #4
 800d39c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800d3a4:	459c      	cmp	ip, r3
 800d3a6:	d8f9      	bhi.n	800d39c <__lshift+0xc0>
 800d3a8:	e7ea      	b.n	800d380 <__lshift+0xa4>
 800d3aa:	bf00      	nop
 800d3ac:	0800e381 	.word	0x0800e381
 800d3b0:	0800e392 	.word	0x0800e392

0800d3b4 <__mcmp>:
 800d3b4:	b530      	push	{r4, r5, lr}
 800d3b6:	6902      	ldr	r2, [r0, #16]
 800d3b8:	690c      	ldr	r4, [r1, #16]
 800d3ba:	1b12      	subs	r2, r2, r4
 800d3bc:	d10e      	bne.n	800d3dc <__mcmp+0x28>
 800d3be:	f100 0314 	add.w	r3, r0, #20
 800d3c2:	3114      	adds	r1, #20
 800d3c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d3c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d3cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d3d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d3d4:	42a5      	cmp	r5, r4
 800d3d6:	d003      	beq.n	800d3e0 <__mcmp+0x2c>
 800d3d8:	d305      	bcc.n	800d3e6 <__mcmp+0x32>
 800d3da:	2201      	movs	r2, #1
 800d3dc:	4610      	mov	r0, r2
 800d3de:	bd30      	pop	{r4, r5, pc}
 800d3e0:	4283      	cmp	r3, r0
 800d3e2:	d3f3      	bcc.n	800d3cc <__mcmp+0x18>
 800d3e4:	e7fa      	b.n	800d3dc <__mcmp+0x28>
 800d3e6:	f04f 32ff 	mov.w	r2, #4294967295
 800d3ea:	e7f7      	b.n	800d3dc <__mcmp+0x28>

0800d3ec <__mdiff>:
 800d3ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3f0:	460c      	mov	r4, r1
 800d3f2:	4606      	mov	r6, r0
 800d3f4:	4611      	mov	r1, r2
 800d3f6:	4620      	mov	r0, r4
 800d3f8:	4690      	mov	r8, r2
 800d3fa:	f7ff ffdb 	bl	800d3b4 <__mcmp>
 800d3fe:	1e05      	subs	r5, r0, #0
 800d400:	d110      	bne.n	800d424 <__mdiff+0x38>
 800d402:	4629      	mov	r1, r5
 800d404:	4630      	mov	r0, r6
 800d406:	f7ff fd59 	bl	800cebc <_Balloc>
 800d40a:	b930      	cbnz	r0, 800d41a <__mdiff+0x2e>
 800d40c:	4b3a      	ldr	r3, [pc, #232]	; (800d4f8 <__mdiff+0x10c>)
 800d40e:	4602      	mov	r2, r0
 800d410:	f240 2137 	movw	r1, #567	; 0x237
 800d414:	4839      	ldr	r0, [pc, #228]	; (800d4fc <__mdiff+0x110>)
 800d416:	f000 fcd7 	bl	800ddc8 <__assert_func>
 800d41a:	2301      	movs	r3, #1
 800d41c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d420:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d424:	bfa4      	itt	ge
 800d426:	4643      	movge	r3, r8
 800d428:	46a0      	movge	r8, r4
 800d42a:	4630      	mov	r0, r6
 800d42c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d430:	bfa6      	itte	ge
 800d432:	461c      	movge	r4, r3
 800d434:	2500      	movge	r5, #0
 800d436:	2501      	movlt	r5, #1
 800d438:	f7ff fd40 	bl	800cebc <_Balloc>
 800d43c:	b920      	cbnz	r0, 800d448 <__mdiff+0x5c>
 800d43e:	4b2e      	ldr	r3, [pc, #184]	; (800d4f8 <__mdiff+0x10c>)
 800d440:	4602      	mov	r2, r0
 800d442:	f240 2145 	movw	r1, #581	; 0x245
 800d446:	e7e5      	b.n	800d414 <__mdiff+0x28>
 800d448:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d44c:	6926      	ldr	r6, [r4, #16]
 800d44e:	60c5      	str	r5, [r0, #12]
 800d450:	f104 0914 	add.w	r9, r4, #20
 800d454:	f108 0514 	add.w	r5, r8, #20
 800d458:	f100 0e14 	add.w	lr, r0, #20
 800d45c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d460:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d464:	f108 0210 	add.w	r2, r8, #16
 800d468:	46f2      	mov	sl, lr
 800d46a:	2100      	movs	r1, #0
 800d46c:	f859 3b04 	ldr.w	r3, [r9], #4
 800d470:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d474:	fa11 f88b 	uxtah	r8, r1, fp
 800d478:	b299      	uxth	r1, r3
 800d47a:	0c1b      	lsrs	r3, r3, #16
 800d47c:	eba8 0801 	sub.w	r8, r8, r1
 800d480:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d484:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d488:	fa1f f888 	uxth.w	r8, r8
 800d48c:	1419      	asrs	r1, r3, #16
 800d48e:	454e      	cmp	r6, r9
 800d490:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d494:	f84a 3b04 	str.w	r3, [sl], #4
 800d498:	d8e8      	bhi.n	800d46c <__mdiff+0x80>
 800d49a:	1b33      	subs	r3, r6, r4
 800d49c:	3b15      	subs	r3, #21
 800d49e:	f023 0303 	bic.w	r3, r3, #3
 800d4a2:	3304      	adds	r3, #4
 800d4a4:	3415      	adds	r4, #21
 800d4a6:	42a6      	cmp	r6, r4
 800d4a8:	bf38      	it	cc
 800d4aa:	2304      	movcc	r3, #4
 800d4ac:	441d      	add	r5, r3
 800d4ae:	4473      	add	r3, lr
 800d4b0:	469e      	mov	lr, r3
 800d4b2:	462e      	mov	r6, r5
 800d4b4:	4566      	cmp	r6, ip
 800d4b6:	d30e      	bcc.n	800d4d6 <__mdiff+0xea>
 800d4b8:	f10c 0203 	add.w	r2, ip, #3
 800d4bc:	1b52      	subs	r2, r2, r5
 800d4be:	f022 0203 	bic.w	r2, r2, #3
 800d4c2:	3d03      	subs	r5, #3
 800d4c4:	45ac      	cmp	ip, r5
 800d4c6:	bf38      	it	cc
 800d4c8:	2200      	movcc	r2, #0
 800d4ca:	4413      	add	r3, r2
 800d4cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d4d0:	b17a      	cbz	r2, 800d4f2 <__mdiff+0x106>
 800d4d2:	6107      	str	r7, [r0, #16]
 800d4d4:	e7a4      	b.n	800d420 <__mdiff+0x34>
 800d4d6:	f856 8b04 	ldr.w	r8, [r6], #4
 800d4da:	fa11 f288 	uxtah	r2, r1, r8
 800d4de:	1414      	asrs	r4, r2, #16
 800d4e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d4e4:	b292      	uxth	r2, r2
 800d4e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d4ea:	f84e 2b04 	str.w	r2, [lr], #4
 800d4ee:	1421      	asrs	r1, r4, #16
 800d4f0:	e7e0      	b.n	800d4b4 <__mdiff+0xc8>
 800d4f2:	3f01      	subs	r7, #1
 800d4f4:	e7ea      	b.n	800d4cc <__mdiff+0xe0>
 800d4f6:	bf00      	nop
 800d4f8:	0800e381 	.word	0x0800e381
 800d4fc:	0800e392 	.word	0x0800e392

0800d500 <__d2b>:
 800d500:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d504:	460f      	mov	r7, r1
 800d506:	2101      	movs	r1, #1
 800d508:	ec59 8b10 	vmov	r8, r9, d0
 800d50c:	4616      	mov	r6, r2
 800d50e:	f7ff fcd5 	bl	800cebc <_Balloc>
 800d512:	4604      	mov	r4, r0
 800d514:	b930      	cbnz	r0, 800d524 <__d2b+0x24>
 800d516:	4602      	mov	r2, r0
 800d518:	4b24      	ldr	r3, [pc, #144]	; (800d5ac <__d2b+0xac>)
 800d51a:	4825      	ldr	r0, [pc, #148]	; (800d5b0 <__d2b+0xb0>)
 800d51c:	f240 310f 	movw	r1, #783	; 0x30f
 800d520:	f000 fc52 	bl	800ddc8 <__assert_func>
 800d524:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d528:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d52c:	bb2d      	cbnz	r5, 800d57a <__d2b+0x7a>
 800d52e:	9301      	str	r3, [sp, #4]
 800d530:	f1b8 0300 	subs.w	r3, r8, #0
 800d534:	d026      	beq.n	800d584 <__d2b+0x84>
 800d536:	4668      	mov	r0, sp
 800d538:	9300      	str	r3, [sp, #0]
 800d53a:	f7ff fd87 	bl	800d04c <__lo0bits>
 800d53e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d542:	b1e8      	cbz	r0, 800d580 <__d2b+0x80>
 800d544:	f1c0 0320 	rsb	r3, r0, #32
 800d548:	fa02 f303 	lsl.w	r3, r2, r3
 800d54c:	430b      	orrs	r3, r1
 800d54e:	40c2      	lsrs	r2, r0
 800d550:	6163      	str	r3, [r4, #20]
 800d552:	9201      	str	r2, [sp, #4]
 800d554:	9b01      	ldr	r3, [sp, #4]
 800d556:	61a3      	str	r3, [r4, #24]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	bf14      	ite	ne
 800d55c:	2202      	movne	r2, #2
 800d55e:	2201      	moveq	r2, #1
 800d560:	6122      	str	r2, [r4, #16]
 800d562:	b1bd      	cbz	r5, 800d594 <__d2b+0x94>
 800d564:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d568:	4405      	add	r5, r0
 800d56a:	603d      	str	r5, [r7, #0]
 800d56c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d570:	6030      	str	r0, [r6, #0]
 800d572:	4620      	mov	r0, r4
 800d574:	b003      	add	sp, #12
 800d576:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d57a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d57e:	e7d6      	b.n	800d52e <__d2b+0x2e>
 800d580:	6161      	str	r1, [r4, #20]
 800d582:	e7e7      	b.n	800d554 <__d2b+0x54>
 800d584:	a801      	add	r0, sp, #4
 800d586:	f7ff fd61 	bl	800d04c <__lo0bits>
 800d58a:	9b01      	ldr	r3, [sp, #4]
 800d58c:	6163      	str	r3, [r4, #20]
 800d58e:	3020      	adds	r0, #32
 800d590:	2201      	movs	r2, #1
 800d592:	e7e5      	b.n	800d560 <__d2b+0x60>
 800d594:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d598:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d59c:	6038      	str	r0, [r7, #0]
 800d59e:	6918      	ldr	r0, [r3, #16]
 800d5a0:	f7ff fd34 	bl	800d00c <__hi0bits>
 800d5a4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d5a8:	e7e2      	b.n	800d570 <__d2b+0x70>
 800d5aa:	bf00      	nop
 800d5ac:	0800e381 	.word	0x0800e381
 800d5b0:	0800e392 	.word	0x0800e392

0800d5b4 <__ssputs_r>:
 800d5b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5b8:	688e      	ldr	r6, [r1, #8]
 800d5ba:	461f      	mov	r7, r3
 800d5bc:	42be      	cmp	r6, r7
 800d5be:	680b      	ldr	r3, [r1, #0]
 800d5c0:	4682      	mov	sl, r0
 800d5c2:	460c      	mov	r4, r1
 800d5c4:	4690      	mov	r8, r2
 800d5c6:	d82c      	bhi.n	800d622 <__ssputs_r+0x6e>
 800d5c8:	898a      	ldrh	r2, [r1, #12]
 800d5ca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d5ce:	d026      	beq.n	800d61e <__ssputs_r+0x6a>
 800d5d0:	6965      	ldr	r5, [r4, #20]
 800d5d2:	6909      	ldr	r1, [r1, #16]
 800d5d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d5d8:	eba3 0901 	sub.w	r9, r3, r1
 800d5dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d5e0:	1c7b      	adds	r3, r7, #1
 800d5e2:	444b      	add	r3, r9
 800d5e4:	106d      	asrs	r5, r5, #1
 800d5e6:	429d      	cmp	r5, r3
 800d5e8:	bf38      	it	cc
 800d5ea:	461d      	movcc	r5, r3
 800d5ec:	0553      	lsls	r3, r2, #21
 800d5ee:	d527      	bpl.n	800d640 <__ssputs_r+0x8c>
 800d5f0:	4629      	mov	r1, r5
 800d5f2:	f7ff fbd7 	bl	800cda4 <_malloc_r>
 800d5f6:	4606      	mov	r6, r0
 800d5f8:	b360      	cbz	r0, 800d654 <__ssputs_r+0xa0>
 800d5fa:	6921      	ldr	r1, [r4, #16]
 800d5fc:	464a      	mov	r2, r9
 800d5fe:	f7fe fcd2 	bl	800bfa6 <memcpy>
 800d602:	89a3      	ldrh	r3, [r4, #12]
 800d604:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d608:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d60c:	81a3      	strh	r3, [r4, #12]
 800d60e:	6126      	str	r6, [r4, #16]
 800d610:	6165      	str	r5, [r4, #20]
 800d612:	444e      	add	r6, r9
 800d614:	eba5 0509 	sub.w	r5, r5, r9
 800d618:	6026      	str	r6, [r4, #0]
 800d61a:	60a5      	str	r5, [r4, #8]
 800d61c:	463e      	mov	r6, r7
 800d61e:	42be      	cmp	r6, r7
 800d620:	d900      	bls.n	800d624 <__ssputs_r+0x70>
 800d622:	463e      	mov	r6, r7
 800d624:	6820      	ldr	r0, [r4, #0]
 800d626:	4632      	mov	r2, r6
 800d628:	4641      	mov	r1, r8
 800d62a:	f000 fba3 	bl	800dd74 <memmove>
 800d62e:	68a3      	ldr	r3, [r4, #8]
 800d630:	1b9b      	subs	r3, r3, r6
 800d632:	60a3      	str	r3, [r4, #8]
 800d634:	6823      	ldr	r3, [r4, #0]
 800d636:	4433      	add	r3, r6
 800d638:	6023      	str	r3, [r4, #0]
 800d63a:	2000      	movs	r0, #0
 800d63c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d640:	462a      	mov	r2, r5
 800d642:	f000 fc07 	bl	800de54 <_realloc_r>
 800d646:	4606      	mov	r6, r0
 800d648:	2800      	cmp	r0, #0
 800d64a:	d1e0      	bne.n	800d60e <__ssputs_r+0x5a>
 800d64c:	6921      	ldr	r1, [r4, #16]
 800d64e:	4650      	mov	r0, sl
 800d650:	f7ff fb34 	bl	800ccbc <_free_r>
 800d654:	230c      	movs	r3, #12
 800d656:	f8ca 3000 	str.w	r3, [sl]
 800d65a:	89a3      	ldrh	r3, [r4, #12]
 800d65c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d660:	81a3      	strh	r3, [r4, #12]
 800d662:	f04f 30ff 	mov.w	r0, #4294967295
 800d666:	e7e9      	b.n	800d63c <__ssputs_r+0x88>

0800d668 <_svfiprintf_r>:
 800d668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d66c:	4698      	mov	r8, r3
 800d66e:	898b      	ldrh	r3, [r1, #12]
 800d670:	061b      	lsls	r3, r3, #24
 800d672:	b09d      	sub	sp, #116	; 0x74
 800d674:	4607      	mov	r7, r0
 800d676:	460d      	mov	r5, r1
 800d678:	4614      	mov	r4, r2
 800d67a:	d50e      	bpl.n	800d69a <_svfiprintf_r+0x32>
 800d67c:	690b      	ldr	r3, [r1, #16]
 800d67e:	b963      	cbnz	r3, 800d69a <_svfiprintf_r+0x32>
 800d680:	2140      	movs	r1, #64	; 0x40
 800d682:	f7ff fb8f 	bl	800cda4 <_malloc_r>
 800d686:	6028      	str	r0, [r5, #0]
 800d688:	6128      	str	r0, [r5, #16]
 800d68a:	b920      	cbnz	r0, 800d696 <_svfiprintf_r+0x2e>
 800d68c:	230c      	movs	r3, #12
 800d68e:	603b      	str	r3, [r7, #0]
 800d690:	f04f 30ff 	mov.w	r0, #4294967295
 800d694:	e0d0      	b.n	800d838 <_svfiprintf_r+0x1d0>
 800d696:	2340      	movs	r3, #64	; 0x40
 800d698:	616b      	str	r3, [r5, #20]
 800d69a:	2300      	movs	r3, #0
 800d69c:	9309      	str	r3, [sp, #36]	; 0x24
 800d69e:	2320      	movs	r3, #32
 800d6a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d6a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6a8:	2330      	movs	r3, #48	; 0x30
 800d6aa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d850 <_svfiprintf_r+0x1e8>
 800d6ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d6b2:	f04f 0901 	mov.w	r9, #1
 800d6b6:	4623      	mov	r3, r4
 800d6b8:	469a      	mov	sl, r3
 800d6ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6be:	b10a      	cbz	r2, 800d6c4 <_svfiprintf_r+0x5c>
 800d6c0:	2a25      	cmp	r2, #37	; 0x25
 800d6c2:	d1f9      	bne.n	800d6b8 <_svfiprintf_r+0x50>
 800d6c4:	ebba 0b04 	subs.w	fp, sl, r4
 800d6c8:	d00b      	beq.n	800d6e2 <_svfiprintf_r+0x7a>
 800d6ca:	465b      	mov	r3, fp
 800d6cc:	4622      	mov	r2, r4
 800d6ce:	4629      	mov	r1, r5
 800d6d0:	4638      	mov	r0, r7
 800d6d2:	f7ff ff6f 	bl	800d5b4 <__ssputs_r>
 800d6d6:	3001      	adds	r0, #1
 800d6d8:	f000 80a9 	beq.w	800d82e <_svfiprintf_r+0x1c6>
 800d6dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6de:	445a      	add	r2, fp
 800d6e0:	9209      	str	r2, [sp, #36]	; 0x24
 800d6e2:	f89a 3000 	ldrb.w	r3, [sl]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	f000 80a1 	beq.w	800d82e <_svfiprintf_r+0x1c6>
 800d6ec:	2300      	movs	r3, #0
 800d6ee:	f04f 32ff 	mov.w	r2, #4294967295
 800d6f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6f6:	f10a 0a01 	add.w	sl, sl, #1
 800d6fa:	9304      	str	r3, [sp, #16]
 800d6fc:	9307      	str	r3, [sp, #28]
 800d6fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d702:	931a      	str	r3, [sp, #104]	; 0x68
 800d704:	4654      	mov	r4, sl
 800d706:	2205      	movs	r2, #5
 800d708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d70c:	4850      	ldr	r0, [pc, #320]	; (800d850 <_svfiprintf_r+0x1e8>)
 800d70e:	f7f2 fd5f 	bl	80001d0 <memchr>
 800d712:	9a04      	ldr	r2, [sp, #16]
 800d714:	b9d8      	cbnz	r0, 800d74e <_svfiprintf_r+0xe6>
 800d716:	06d0      	lsls	r0, r2, #27
 800d718:	bf44      	itt	mi
 800d71a:	2320      	movmi	r3, #32
 800d71c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d720:	0711      	lsls	r1, r2, #28
 800d722:	bf44      	itt	mi
 800d724:	232b      	movmi	r3, #43	; 0x2b
 800d726:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d72a:	f89a 3000 	ldrb.w	r3, [sl]
 800d72e:	2b2a      	cmp	r3, #42	; 0x2a
 800d730:	d015      	beq.n	800d75e <_svfiprintf_r+0xf6>
 800d732:	9a07      	ldr	r2, [sp, #28]
 800d734:	4654      	mov	r4, sl
 800d736:	2000      	movs	r0, #0
 800d738:	f04f 0c0a 	mov.w	ip, #10
 800d73c:	4621      	mov	r1, r4
 800d73e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d742:	3b30      	subs	r3, #48	; 0x30
 800d744:	2b09      	cmp	r3, #9
 800d746:	d94d      	bls.n	800d7e4 <_svfiprintf_r+0x17c>
 800d748:	b1b0      	cbz	r0, 800d778 <_svfiprintf_r+0x110>
 800d74a:	9207      	str	r2, [sp, #28]
 800d74c:	e014      	b.n	800d778 <_svfiprintf_r+0x110>
 800d74e:	eba0 0308 	sub.w	r3, r0, r8
 800d752:	fa09 f303 	lsl.w	r3, r9, r3
 800d756:	4313      	orrs	r3, r2
 800d758:	9304      	str	r3, [sp, #16]
 800d75a:	46a2      	mov	sl, r4
 800d75c:	e7d2      	b.n	800d704 <_svfiprintf_r+0x9c>
 800d75e:	9b03      	ldr	r3, [sp, #12]
 800d760:	1d19      	adds	r1, r3, #4
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	9103      	str	r1, [sp, #12]
 800d766:	2b00      	cmp	r3, #0
 800d768:	bfbb      	ittet	lt
 800d76a:	425b      	neglt	r3, r3
 800d76c:	f042 0202 	orrlt.w	r2, r2, #2
 800d770:	9307      	strge	r3, [sp, #28]
 800d772:	9307      	strlt	r3, [sp, #28]
 800d774:	bfb8      	it	lt
 800d776:	9204      	strlt	r2, [sp, #16]
 800d778:	7823      	ldrb	r3, [r4, #0]
 800d77a:	2b2e      	cmp	r3, #46	; 0x2e
 800d77c:	d10c      	bne.n	800d798 <_svfiprintf_r+0x130>
 800d77e:	7863      	ldrb	r3, [r4, #1]
 800d780:	2b2a      	cmp	r3, #42	; 0x2a
 800d782:	d134      	bne.n	800d7ee <_svfiprintf_r+0x186>
 800d784:	9b03      	ldr	r3, [sp, #12]
 800d786:	1d1a      	adds	r2, r3, #4
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	9203      	str	r2, [sp, #12]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	bfb8      	it	lt
 800d790:	f04f 33ff 	movlt.w	r3, #4294967295
 800d794:	3402      	adds	r4, #2
 800d796:	9305      	str	r3, [sp, #20]
 800d798:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d860 <_svfiprintf_r+0x1f8>
 800d79c:	7821      	ldrb	r1, [r4, #0]
 800d79e:	2203      	movs	r2, #3
 800d7a0:	4650      	mov	r0, sl
 800d7a2:	f7f2 fd15 	bl	80001d0 <memchr>
 800d7a6:	b138      	cbz	r0, 800d7b8 <_svfiprintf_r+0x150>
 800d7a8:	9b04      	ldr	r3, [sp, #16]
 800d7aa:	eba0 000a 	sub.w	r0, r0, sl
 800d7ae:	2240      	movs	r2, #64	; 0x40
 800d7b0:	4082      	lsls	r2, r0
 800d7b2:	4313      	orrs	r3, r2
 800d7b4:	3401      	adds	r4, #1
 800d7b6:	9304      	str	r3, [sp, #16]
 800d7b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7bc:	4825      	ldr	r0, [pc, #148]	; (800d854 <_svfiprintf_r+0x1ec>)
 800d7be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d7c2:	2206      	movs	r2, #6
 800d7c4:	f7f2 fd04 	bl	80001d0 <memchr>
 800d7c8:	2800      	cmp	r0, #0
 800d7ca:	d038      	beq.n	800d83e <_svfiprintf_r+0x1d6>
 800d7cc:	4b22      	ldr	r3, [pc, #136]	; (800d858 <_svfiprintf_r+0x1f0>)
 800d7ce:	bb1b      	cbnz	r3, 800d818 <_svfiprintf_r+0x1b0>
 800d7d0:	9b03      	ldr	r3, [sp, #12]
 800d7d2:	3307      	adds	r3, #7
 800d7d4:	f023 0307 	bic.w	r3, r3, #7
 800d7d8:	3308      	adds	r3, #8
 800d7da:	9303      	str	r3, [sp, #12]
 800d7dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7de:	4433      	add	r3, r6
 800d7e0:	9309      	str	r3, [sp, #36]	; 0x24
 800d7e2:	e768      	b.n	800d6b6 <_svfiprintf_r+0x4e>
 800d7e4:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7e8:	460c      	mov	r4, r1
 800d7ea:	2001      	movs	r0, #1
 800d7ec:	e7a6      	b.n	800d73c <_svfiprintf_r+0xd4>
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	3401      	adds	r4, #1
 800d7f2:	9305      	str	r3, [sp, #20]
 800d7f4:	4619      	mov	r1, r3
 800d7f6:	f04f 0c0a 	mov.w	ip, #10
 800d7fa:	4620      	mov	r0, r4
 800d7fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d800:	3a30      	subs	r2, #48	; 0x30
 800d802:	2a09      	cmp	r2, #9
 800d804:	d903      	bls.n	800d80e <_svfiprintf_r+0x1a6>
 800d806:	2b00      	cmp	r3, #0
 800d808:	d0c6      	beq.n	800d798 <_svfiprintf_r+0x130>
 800d80a:	9105      	str	r1, [sp, #20]
 800d80c:	e7c4      	b.n	800d798 <_svfiprintf_r+0x130>
 800d80e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d812:	4604      	mov	r4, r0
 800d814:	2301      	movs	r3, #1
 800d816:	e7f0      	b.n	800d7fa <_svfiprintf_r+0x192>
 800d818:	ab03      	add	r3, sp, #12
 800d81a:	9300      	str	r3, [sp, #0]
 800d81c:	462a      	mov	r2, r5
 800d81e:	4b0f      	ldr	r3, [pc, #60]	; (800d85c <_svfiprintf_r+0x1f4>)
 800d820:	a904      	add	r1, sp, #16
 800d822:	4638      	mov	r0, r7
 800d824:	f7fd fe42 	bl	800b4ac <_printf_float>
 800d828:	1c42      	adds	r2, r0, #1
 800d82a:	4606      	mov	r6, r0
 800d82c:	d1d6      	bne.n	800d7dc <_svfiprintf_r+0x174>
 800d82e:	89ab      	ldrh	r3, [r5, #12]
 800d830:	065b      	lsls	r3, r3, #25
 800d832:	f53f af2d 	bmi.w	800d690 <_svfiprintf_r+0x28>
 800d836:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d838:	b01d      	add	sp, #116	; 0x74
 800d83a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d83e:	ab03      	add	r3, sp, #12
 800d840:	9300      	str	r3, [sp, #0]
 800d842:	462a      	mov	r2, r5
 800d844:	4b05      	ldr	r3, [pc, #20]	; (800d85c <_svfiprintf_r+0x1f4>)
 800d846:	a904      	add	r1, sp, #16
 800d848:	4638      	mov	r0, r7
 800d84a:	f7fe f8d3 	bl	800b9f4 <_printf_i>
 800d84e:	e7eb      	b.n	800d828 <_svfiprintf_r+0x1c0>
 800d850:	0800e4ec 	.word	0x0800e4ec
 800d854:	0800e4f6 	.word	0x0800e4f6
 800d858:	0800b4ad 	.word	0x0800b4ad
 800d85c:	0800d5b5 	.word	0x0800d5b5
 800d860:	0800e4f2 	.word	0x0800e4f2

0800d864 <__sfputc_r>:
 800d864:	6893      	ldr	r3, [r2, #8]
 800d866:	3b01      	subs	r3, #1
 800d868:	2b00      	cmp	r3, #0
 800d86a:	b410      	push	{r4}
 800d86c:	6093      	str	r3, [r2, #8]
 800d86e:	da08      	bge.n	800d882 <__sfputc_r+0x1e>
 800d870:	6994      	ldr	r4, [r2, #24]
 800d872:	42a3      	cmp	r3, r4
 800d874:	db01      	blt.n	800d87a <__sfputc_r+0x16>
 800d876:	290a      	cmp	r1, #10
 800d878:	d103      	bne.n	800d882 <__sfputc_r+0x1e>
 800d87a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d87e:	f000 b9e3 	b.w	800dc48 <__swbuf_r>
 800d882:	6813      	ldr	r3, [r2, #0]
 800d884:	1c58      	adds	r0, r3, #1
 800d886:	6010      	str	r0, [r2, #0]
 800d888:	7019      	strb	r1, [r3, #0]
 800d88a:	4608      	mov	r0, r1
 800d88c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d890:	4770      	bx	lr

0800d892 <__sfputs_r>:
 800d892:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d894:	4606      	mov	r6, r0
 800d896:	460f      	mov	r7, r1
 800d898:	4614      	mov	r4, r2
 800d89a:	18d5      	adds	r5, r2, r3
 800d89c:	42ac      	cmp	r4, r5
 800d89e:	d101      	bne.n	800d8a4 <__sfputs_r+0x12>
 800d8a0:	2000      	movs	r0, #0
 800d8a2:	e007      	b.n	800d8b4 <__sfputs_r+0x22>
 800d8a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8a8:	463a      	mov	r2, r7
 800d8aa:	4630      	mov	r0, r6
 800d8ac:	f7ff ffda 	bl	800d864 <__sfputc_r>
 800d8b0:	1c43      	adds	r3, r0, #1
 800d8b2:	d1f3      	bne.n	800d89c <__sfputs_r+0xa>
 800d8b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8b8 <_vfiprintf_r>:
 800d8b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8bc:	460d      	mov	r5, r1
 800d8be:	b09d      	sub	sp, #116	; 0x74
 800d8c0:	4614      	mov	r4, r2
 800d8c2:	4698      	mov	r8, r3
 800d8c4:	4606      	mov	r6, r0
 800d8c6:	b118      	cbz	r0, 800d8d0 <_vfiprintf_r+0x18>
 800d8c8:	6a03      	ldr	r3, [r0, #32]
 800d8ca:	b90b      	cbnz	r3, 800d8d0 <_vfiprintf_r+0x18>
 800d8cc:	f7fe fa40 	bl	800bd50 <__sinit>
 800d8d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d8d2:	07d9      	lsls	r1, r3, #31
 800d8d4:	d405      	bmi.n	800d8e2 <_vfiprintf_r+0x2a>
 800d8d6:	89ab      	ldrh	r3, [r5, #12]
 800d8d8:	059a      	lsls	r2, r3, #22
 800d8da:	d402      	bmi.n	800d8e2 <_vfiprintf_r+0x2a>
 800d8dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d8de:	f7fe fb60 	bl	800bfa2 <__retarget_lock_acquire_recursive>
 800d8e2:	89ab      	ldrh	r3, [r5, #12]
 800d8e4:	071b      	lsls	r3, r3, #28
 800d8e6:	d501      	bpl.n	800d8ec <_vfiprintf_r+0x34>
 800d8e8:	692b      	ldr	r3, [r5, #16]
 800d8ea:	b99b      	cbnz	r3, 800d914 <_vfiprintf_r+0x5c>
 800d8ec:	4629      	mov	r1, r5
 800d8ee:	4630      	mov	r0, r6
 800d8f0:	f000 f9e8 	bl	800dcc4 <__swsetup_r>
 800d8f4:	b170      	cbz	r0, 800d914 <_vfiprintf_r+0x5c>
 800d8f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d8f8:	07dc      	lsls	r4, r3, #31
 800d8fa:	d504      	bpl.n	800d906 <_vfiprintf_r+0x4e>
 800d8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d900:	b01d      	add	sp, #116	; 0x74
 800d902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d906:	89ab      	ldrh	r3, [r5, #12]
 800d908:	0598      	lsls	r0, r3, #22
 800d90a:	d4f7      	bmi.n	800d8fc <_vfiprintf_r+0x44>
 800d90c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d90e:	f7fe fb49 	bl	800bfa4 <__retarget_lock_release_recursive>
 800d912:	e7f3      	b.n	800d8fc <_vfiprintf_r+0x44>
 800d914:	2300      	movs	r3, #0
 800d916:	9309      	str	r3, [sp, #36]	; 0x24
 800d918:	2320      	movs	r3, #32
 800d91a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d91e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d922:	2330      	movs	r3, #48	; 0x30
 800d924:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800dad8 <_vfiprintf_r+0x220>
 800d928:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d92c:	f04f 0901 	mov.w	r9, #1
 800d930:	4623      	mov	r3, r4
 800d932:	469a      	mov	sl, r3
 800d934:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d938:	b10a      	cbz	r2, 800d93e <_vfiprintf_r+0x86>
 800d93a:	2a25      	cmp	r2, #37	; 0x25
 800d93c:	d1f9      	bne.n	800d932 <_vfiprintf_r+0x7a>
 800d93e:	ebba 0b04 	subs.w	fp, sl, r4
 800d942:	d00b      	beq.n	800d95c <_vfiprintf_r+0xa4>
 800d944:	465b      	mov	r3, fp
 800d946:	4622      	mov	r2, r4
 800d948:	4629      	mov	r1, r5
 800d94a:	4630      	mov	r0, r6
 800d94c:	f7ff ffa1 	bl	800d892 <__sfputs_r>
 800d950:	3001      	adds	r0, #1
 800d952:	f000 80a9 	beq.w	800daa8 <_vfiprintf_r+0x1f0>
 800d956:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d958:	445a      	add	r2, fp
 800d95a:	9209      	str	r2, [sp, #36]	; 0x24
 800d95c:	f89a 3000 	ldrb.w	r3, [sl]
 800d960:	2b00      	cmp	r3, #0
 800d962:	f000 80a1 	beq.w	800daa8 <_vfiprintf_r+0x1f0>
 800d966:	2300      	movs	r3, #0
 800d968:	f04f 32ff 	mov.w	r2, #4294967295
 800d96c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d970:	f10a 0a01 	add.w	sl, sl, #1
 800d974:	9304      	str	r3, [sp, #16]
 800d976:	9307      	str	r3, [sp, #28]
 800d978:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d97c:	931a      	str	r3, [sp, #104]	; 0x68
 800d97e:	4654      	mov	r4, sl
 800d980:	2205      	movs	r2, #5
 800d982:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d986:	4854      	ldr	r0, [pc, #336]	; (800dad8 <_vfiprintf_r+0x220>)
 800d988:	f7f2 fc22 	bl	80001d0 <memchr>
 800d98c:	9a04      	ldr	r2, [sp, #16]
 800d98e:	b9d8      	cbnz	r0, 800d9c8 <_vfiprintf_r+0x110>
 800d990:	06d1      	lsls	r1, r2, #27
 800d992:	bf44      	itt	mi
 800d994:	2320      	movmi	r3, #32
 800d996:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d99a:	0713      	lsls	r3, r2, #28
 800d99c:	bf44      	itt	mi
 800d99e:	232b      	movmi	r3, #43	; 0x2b
 800d9a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9a4:	f89a 3000 	ldrb.w	r3, [sl]
 800d9a8:	2b2a      	cmp	r3, #42	; 0x2a
 800d9aa:	d015      	beq.n	800d9d8 <_vfiprintf_r+0x120>
 800d9ac:	9a07      	ldr	r2, [sp, #28]
 800d9ae:	4654      	mov	r4, sl
 800d9b0:	2000      	movs	r0, #0
 800d9b2:	f04f 0c0a 	mov.w	ip, #10
 800d9b6:	4621      	mov	r1, r4
 800d9b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9bc:	3b30      	subs	r3, #48	; 0x30
 800d9be:	2b09      	cmp	r3, #9
 800d9c0:	d94d      	bls.n	800da5e <_vfiprintf_r+0x1a6>
 800d9c2:	b1b0      	cbz	r0, 800d9f2 <_vfiprintf_r+0x13a>
 800d9c4:	9207      	str	r2, [sp, #28]
 800d9c6:	e014      	b.n	800d9f2 <_vfiprintf_r+0x13a>
 800d9c8:	eba0 0308 	sub.w	r3, r0, r8
 800d9cc:	fa09 f303 	lsl.w	r3, r9, r3
 800d9d0:	4313      	orrs	r3, r2
 800d9d2:	9304      	str	r3, [sp, #16]
 800d9d4:	46a2      	mov	sl, r4
 800d9d6:	e7d2      	b.n	800d97e <_vfiprintf_r+0xc6>
 800d9d8:	9b03      	ldr	r3, [sp, #12]
 800d9da:	1d19      	adds	r1, r3, #4
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	9103      	str	r1, [sp, #12]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	bfbb      	ittet	lt
 800d9e4:	425b      	neglt	r3, r3
 800d9e6:	f042 0202 	orrlt.w	r2, r2, #2
 800d9ea:	9307      	strge	r3, [sp, #28]
 800d9ec:	9307      	strlt	r3, [sp, #28]
 800d9ee:	bfb8      	it	lt
 800d9f0:	9204      	strlt	r2, [sp, #16]
 800d9f2:	7823      	ldrb	r3, [r4, #0]
 800d9f4:	2b2e      	cmp	r3, #46	; 0x2e
 800d9f6:	d10c      	bne.n	800da12 <_vfiprintf_r+0x15a>
 800d9f8:	7863      	ldrb	r3, [r4, #1]
 800d9fa:	2b2a      	cmp	r3, #42	; 0x2a
 800d9fc:	d134      	bne.n	800da68 <_vfiprintf_r+0x1b0>
 800d9fe:	9b03      	ldr	r3, [sp, #12]
 800da00:	1d1a      	adds	r2, r3, #4
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	9203      	str	r2, [sp, #12]
 800da06:	2b00      	cmp	r3, #0
 800da08:	bfb8      	it	lt
 800da0a:	f04f 33ff 	movlt.w	r3, #4294967295
 800da0e:	3402      	adds	r4, #2
 800da10:	9305      	str	r3, [sp, #20]
 800da12:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800dae8 <_vfiprintf_r+0x230>
 800da16:	7821      	ldrb	r1, [r4, #0]
 800da18:	2203      	movs	r2, #3
 800da1a:	4650      	mov	r0, sl
 800da1c:	f7f2 fbd8 	bl	80001d0 <memchr>
 800da20:	b138      	cbz	r0, 800da32 <_vfiprintf_r+0x17a>
 800da22:	9b04      	ldr	r3, [sp, #16]
 800da24:	eba0 000a 	sub.w	r0, r0, sl
 800da28:	2240      	movs	r2, #64	; 0x40
 800da2a:	4082      	lsls	r2, r0
 800da2c:	4313      	orrs	r3, r2
 800da2e:	3401      	adds	r4, #1
 800da30:	9304      	str	r3, [sp, #16]
 800da32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da36:	4829      	ldr	r0, [pc, #164]	; (800dadc <_vfiprintf_r+0x224>)
 800da38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da3c:	2206      	movs	r2, #6
 800da3e:	f7f2 fbc7 	bl	80001d0 <memchr>
 800da42:	2800      	cmp	r0, #0
 800da44:	d03f      	beq.n	800dac6 <_vfiprintf_r+0x20e>
 800da46:	4b26      	ldr	r3, [pc, #152]	; (800dae0 <_vfiprintf_r+0x228>)
 800da48:	bb1b      	cbnz	r3, 800da92 <_vfiprintf_r+0x1da>
 800da4a:	9b03      	ldr	r3, [sp, #12]
 800da4c:	3307      	adds	r3, #7
 800da4e:	f023 0307 	bic.w	r3, r3, #7
 800da52:	3308      	adds	r3, #8
 800da54:	9303      	str	r3, [sp, #12]
 800da56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da58:	443b      	add	r3, r7
 800da5a:	9309      	str	r3, [sp, #36]	; 0x24
 800da5c:	e768      	b.n	800d930 <_vfiprintf_r+0x78>
 800da5e:	fb0c 3202 	mla	r2, ip, r2, r3
 800da62:	460c      	mov	r4, r1
 800da64:	2001      	movs	r0, #1
 800da66:	e7a6      	b.n	800d9b6 <_vfiprintf_r+0xfe>
 800da68:	2300      	movs	r3, #0
 800da6a:	3401      	adds	r4, #1
 800da6c:	9305      	str	r3, [sp, #20]
 800da6e:	4619      	mov	r1, r3
 800da70:	f04f 0c0a 	mov.w	ip, #10
 800da74:	4620      	mov	r0, r4
 800da76:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da7a:	3a30      	subs	r2, #48	; 0x30
 800da7c:	2a09      	cmp	r2, #9
 800da7e:	d903      	bls.n	800da88 <_vfiprintf_r+0x1d0>
 800da80:	2b00      	cmp	r3, #0
 800da82:	d0c6      	beq.n	800da12 <_vfiprintf_r+0x15a>
 800da84:	9105      	str	r1, [sp, #20]
 800da86:	e7c4      	b.n	800da12 <_vfiprintf_r+0x15a>
 800da88:	fb0c 2101 	mla	r1, ip, r1, r2
 800da8c:	4604      	mov	r4, r0
 800da8e:	2301      	movs	r3, #1
 800da90:	e7f0      	b.n	800da74 <_vfiprintf_r+0x1bc>
 800da92:	ab03      	add	r3, sp, #12
 800da94:	9300      	str	r3, [sp, #0]
 800da96:	462a      	mov	r2, r5
 800da98:	4b12      	ldr	r3, [pc, #72]	; (800dae4 <_vfiprintf_r+0x22c>)
 800da9a:	a904      	add	r1, sp, #16
 800da9c:	4630      	mov	r0, r6
 800da9e:	f7fd fd05 	bl	800b4ac <_printf_float>
 800daa2:	4607      	mov	r7, r0
 800daa4:	1c78      	adds	r0, r7, #1
 800daa6:	d1d6      	bne.n	800da56 <_vfiprintf_r+0x19e>
 800daa8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800daaa:	07d9      	lsls	r1, r3, #31
 800daac:	d405      	bmi.n	800daba <_vfiprintf_r+0x202>
 800daae:	89ab      	ldrh	r3, [r5, #12]
 800dab0:	059a      	lsls	r2, r3, #22
 800dab2:	d402      	bmi.n	800daba <_vfiprintf_r+0x202>
 800dab4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dab6:	f7fe fa75 	bl	800bfa4 <__retarget_lock_release_recursive>
 800daba:	89ab      	ldrh	r3, [r5, #12]
 800dabc:	065b      	lsls	r3, r3, #25
 800dabe:	f53f af1d 	bmi.w	800d8fc <_vfiprintf_r+0x44>
 800dac2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dac4:	e71c      	b.n	800d900 <_vfiprintf_r+0x48>
 800dac6:	ab03      	add	r3, sp, #12
 800dac8:	9300      	str	r3, [sp, #0]
 800daca:	462a      	mov	r2, r5
 800dacc:	4b05      	ldr	r3, [pc, #20]	; (800dae4 <_vfiprintf_r+0x22c>)
 800dace:	a904      	add	r1, sp, #16
 800dad0:	4630      	mov	r0, r6
 800dad2:	f7fd ff8f 	bl	800b9f4 <_printf_i>
 800dad6:	e7e4      	b.n	800daa2 <_vfiprintf_r+0x1ea>
 800dad8:	0800e4ec 	.word	0x0800e4ec
 800dadc:	0800e4f6 	.word	0x0800e4f6
 800dae0:	0800b4ad 	.word	0x0800b4ad
 800dae4:	0800d893 	.word	0x0800d893
 800dae8:	0800e4f2 	.word	0x0800e4f2

0800daec <__sflush_r>:
 800daec:	898a      	ldrh	r2, [r1, #12]
 800daee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daf2:	4605      	mov	r5, r0
 800daf4:	0710      	lsls	r0, r2, #28
 800daf6:	460c      	mov	r4, r1
 800daf8:	d458      	bmi.n	800dbac <__sflush_r+0xc0>
 800dafa:	684b      	ldr	r3, [r1, #4]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	dc05      	bgt.n	800db0c <__sflush_r+0x20>
 800db00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800db02:	2b00      	cmp	r3, #0
 800db04:	dc02      	bgt.n	800db0c <__sflush_r+0x20>
 800db06:	2000      	movs	r0, #0
 800db08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800db0e:	2e00      	cmp	r6, #0
 800db10:	d0f9      	beq.n	800db06 <__sflush_r+0x1a>
 800db12:	2300      	movs	r3, #0
 800db14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800db18:	682f      	ldr	r7, [r5, #0]
 800db1a:	6a21      	ldr	r1, [r4, #32]
 800db1c:	602b      	str	r3, [r5, #0]
 800db1e:	d032      	beq.n	800db86 <__sflush_r+0x9a>
 800db20:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800db22:	89a3      	ldrh	r3, [r4, #12]
 800db24:	075a      	lsls	r2, r3, #29
 800db26:	d505      	bpl.n	800db34 <__sflush_r+0x48>
 800db28:	6863      	ldr	r3, [r4, #4]
 800db2a:	1ac0      	subs	r0, r0, r3
 800db2c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800db2e:	b10b      	cbz	r3, 800db34 <__sflush_r+0x48>
 800db30:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800db32:	1ac0      	subs	r0, r0, r3
 800db34:	2300      	movs	r3, #0
 800db36:	4602      	mov	r2, r0
 800db38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800db3a:	6a21      	ldr	r1, [r4, #32]
 800db3c:	4628      	mov	r0, r5
 800db3e:	47b0      	blx	r6
 800db40:	1c43      	adds	r3, r0, #1
 800db42:	89a3      	ldrh	r3, [r4, #12]
 800db44:	d106      	bne.n	800db54 <__sflush_r+0x68>
 800db46:	6829      	ldr	r1, [r5, #0]
 800db48:	291d      	cmp	r1, #29
 800db4a:	d82b      	bhi.n	800dba4 <__sflush_r+0xb8>
 800db4c:	4a29      	ldr	r2, [pc, #164]	; (800dbf4 <__sflush_r+0x108>)
 800db4e:	410a      	asrs	r2, r1
 800db50:	07d6      	lsls	r6, r2, #31
 800db52:	d427      	bmi.n	800dba4 <__sflush_r+0xb8>
 800db54:	2200      	movs	r2, #0
 800db56:	6062      	str	r2, [r4, #4]
 800db58:	04d9      	lsls	r1, r3, #19
 800db5a:	6922      	ldr	r2, [r4, #16]
 800db5c:	6022      	str	r2, [r4, #0]
 800db5e:	d504      	bpl.n	800db6a <__sflush_r+0x7e>
 800db60:	1c42      	adds	r2, r0, #1
 800db62:	d101      	bne.n	800db68 <__sflush_r+0x7c>
 800db64:	682b      	ldr	r3, [r5, #0]
 800db66:	b903      	cbnz	r3, 800db6a <__sflush_r+0x7e>
 800db68:	6560      	str	r0, [r4, #84]	; 0x54
 800db6a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800db6c:	602f      	str	r7, [r5, #0]
 800db6e:	2900      	cmp	r1, #0
 800db70:	d0c9      	beq.n	800db06 <__sflush_r+0x1a>
 800db72:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800db76:	4299      	cmp	r1, r3
 800db78:	d002      	beq.n	800db80 <__sflush_r+0x94>
 800db7a:	4628      	mov	r0, r5
 800db7c:	f7ff f89e 	bl	800ccbc <_free_r>
 800db80:	2000      	movs	r0, #0
 800db82:	6360      	str	r0, [r4, #52]	; 0x34
 800db84:	e7c0      	b.n	800db08 <__sflush_r+0x1c>
 800db86:	2301      	movs	r3, #1
 800db88:	4628      	mov	r0, r5
 800db8a:	47b0      	blx	r6
 800db8c:	1c41      	adds	r1, r0, #1
 800db8e:	d1c8      	bne.n	800db22 <__sflush_r+0x36>
 800db90:	682b      	ldr	r3, [r5, #0]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d0c5      	beq.n	800db22 <__sflush_r+0x36>
 800db96:	2b1d      	cmp	r3, #29
 800db98:	d001      	beq.n	800db9e <__sflush_r+0xb2>
 800db9a:	2b16      	cmp	r3, #22
 800db9c:	d101      	bne.n	800dba2 <__sflush_r+0xb6>
 800db9e:	602f      	str	r7, [r5, #0]
 800dba0:	e7b1      	b.n	800db06 <__sflush_r+0x1a>
 800dba2:	89a3      	ldrh	r3, [r4, #12]
 800dba4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dba8:	81a3      	strh	r3, [r4, #12]
 800dbaa:	e7ad      	b.n	800db08 <__sflush_r+0x1c>
 800dbac:	690f      	ldr	r7, [r1, #16]
 800dbae:	2f00      	cmp	r7, #0
 800dbb0:	d0a9      	beq.n	800db06 <__sflush_r+0x1a>
 800dbb2:	0793      	lsls	r3, r2, #30
 800dbb4:	680e      	ldr	r6, [r1, #0]
 800dbb6:	bf08      	it	eq
 800dbb8:	694b      	ldreq	r3, [r1, #20]
 800dbba:	600f      	str	r7, [r1, #0]
 800dbbc:	bf18      	it	ne
 800dbbe:	2300      	movne	r3, #0
 800dbc0:	eba6 0807 	sub.w	r8, r6, r7
 800dbc4:	608b      	str	r3, [r1, #8]
 800dbc6:	f1b8 0f00 	cmp.w	r8, #0
 800dbca:	dd9c      	ble.n	800db06 <__sflush_r+0x1a>
 800dbcc:	6a21      	ldr	r1, [r4, #32]
 800dbce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dbd0:	4643      	mov	r3, r8
 800dbd2:	463a      	mov	r2, r7
 800dbd4:	4628      	mov	r0, r5
 800dbd6:	47b0      	blx	r6
 800dbd8:	2800      	cmp	r0, #0
 800dbda:	dc06      	bgt.n	800dbea <__sflush_r+0xfe>
 800dbdc:	89a3      	ldrh	r3, [r4, #12]
 800dbde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dbe2:	81a3      	strh	r3, [r4, #12]
 800dbe4:	f04f 30ff 	mov.w	r0, #4294967295
 800dbe8:	e78e      	b.n	800db08 <__sflush_r+0x1c>
 800dbea:	4407      	add	r7, r0
 800dbec:	eba8 0800 	sub.w	r8, r8, r0
 800dbf0:	e7e9      	b.n	800dbc6 <__sflush_r+0xda>
 800dbf2:	bf00      	nop
 800dbf4:	dfbffffe 	.word	0xdfbffffe

0800dbf8 <_fflush_r>:
 800dbf8:	b538      	push	{r3, r4, r5, lr}
 800dbfa:	690b      	ldr	r3, [r1, #16]
 800dbfc:	4605      	mov	r5, r0
 800dbfe:	460c      	mov	r4, r1
 800dc00:	b913      	cbnz	r3, 800dc08 <_fflush_r+0x10>
 800dc02:	2500      	movs	r5, #0
 800dc04:	4628      	mov	r0, r5
 800dc06:	bd38      	pop	{r3, r4, r5, pc}
 800dc08:	b118      	cbz	r0, 800dc12 <_fflush_r+0x1a>
 800dc0a:	6a03      	ldr	r3, [r0, #32]
 800dc0c:	b90b      	cbnz	r3, 800dc12 <_fflush_r+0x1a>
 800dc0e:	f7fe f89f 	bl	800bd50 <__sinit>
 800dc12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d0f3      	beq.n	800dc02 <_fflush_r+0xa>
 800dc1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dc1c:	07d0      	lsls	r0, r2, #31
 800dc1e:	d404      	bmi.n	800dc2a <_fflush_r+0x32>
 800dc20:	0599      	lsls	r1, r3, #22
 800dc22:	d402      	bmi.n	800dc2a <_fflush_r+0x32>
 800dc24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc26:	f7fe f9bc 	bl	800bfa2 <__retarget_lock_acquire_recursive>
 800dc2a:	4628      	mov	r0, r5
 800dc2c:	4621      	mov	r1, r4
 800dc2e:	f7ff ff5d 	bl	800daec <__sflush_r>
 800dc32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dc34:	07da      	lsls	r2, r3, #31
 800dc36:	4605      	mov	r5, r0
 800dc38:	d4e4      	bmi.n	800dc04 <_fflush_r+0xc>
 800dc3a:	89a3      	ldrh	r3, [r4, #12]
 800dc3c:	059b      	lsls	r3, r3, #22
 800dc3e:	d4e1      	bmi.n	800dc04 <_fflush_r+0xc>
 800dc40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dc42:	f7fe f9af 	bl	800bfa4 <__retarget_lock_release_recursive>
 800dc46:	e7dd      	b.n	800dc04 <_fflush_r+0xc>

0800dc48 <__swbuf_r>:
 800dc48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc4a:	460e      	mov	r6, r1
 800dc4c:	4614      	mov	r4, r2
 800dc4e:	4605      	mov	r5, r0
 800dc50:	b118      	cbz	r0, 800dc5a <__swbuf_r+0x12>
 800dc52:	6a03      	ldr	r3, [r0, #32]
 800dc54:	b90b      	cbnz	r3, 800dc5a <__swbuf_r+0x12>
 800dc56:	f7fe f87b 	bl	800bd50 <__sinit>
 800dc5a:	69a3      	ldr	r3, [r4, #24]
 800dc5c:	60a3      	str	r3, [r4, #8]
 800dc5e:	89a3      	ldrh	r3, [r4, #12]
 800dc60:	071a      	lsls	r2, r3, #28
 800dc62:	d525      	bpl.n	800dcb0 <__swbuf_r+0x68>
 800dc64:	6923      	ldr	r3, [r4, #16]
 800dc66:	b31b      	cbz	r3, 800dcb0 <__swbuf_r+0x68>
 800dc68:	6823      	ldr	r3, [r4, #0]
 800dc6a:	6922      	ldr	r2, [r4, #16]
 800dc6c:	1a98      	subs	r0, r3, r2
 800dc6e:	6963      	ldr	r3, [r4, #20]
 800dc70:	b2f6      	uxtb	r6, r6
 800dc72:	4283      	cmp	r3, r0
 800dc74:	4637      	mov	r7, r6
 800dc76:	dc04      	bgt.n	800dc82 <__swbuf_r+0x3a>
 800dc78:	4621      	mov	r1, r4
 800dc7a:	4628      	mov	r0, r5
 800dc7c:	f7ff ffbc 	bl	800dbf8 <_fflush_r>
 800dc80:	b9e0      	cbnz	r0, 800dcbc <__swbuf_r+0x74>
 800dc82:	68a3      	ldr	r3, [r4, #8]
 800dc84:	3b01      	subs	r3, #1
 800dc86:	60a3      	str	r3, [r4, #8]
 800dc88:	6823      	ldr	r3, [r4, #0]
 800dc8a:	1c5a      	adds	r2, r3, #1
 800dc8c:	6022      	str	r2, [r4, #0]
 800dc8e:	701e      	strb	r6, [r3, #0]
 800dc90:	6962      	ldr	r2, [r4, #20]
 800dc92:	1c43      	adds	r3, r0, #1
 800dc94:	429a      	cmp	r2, r3
 800dc96:	d004      	beq.n	800dca2 <__swbuf_r+0x5a>
 800dc98:	89a3      	ldrh	r3, [r4, #12]
 800dc9a:	07db      	lsls	r3, r3, #31
 800dc9c:	d506      	bpl.n	800dcac <__swbuf_r+0x64>
 800dc9e:	2e0a      	cmp	r6, #10
 800dca0:	d104      	bne.n	800dcac <__swbuf_r+0x64>
 800dca2:	4621      	mov	r1, r4
 800dca4:	4628      	mov	r0, r5
 800dca6:	f7ff ffa7 	bl	800dbf8 <_fflush_r>
 800dcaa:	b938      	cbnz	r0, 800dcbc <__swbuf_r+0x74>
 800dcac:	4638      	mov	r0, r7
 800dcae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dcb0:	4621      	mov	r1, r4
 800dcb2:	4628      	mov	r0, r5
 800dcb4:	f000 f806 	bl	800dcc4 <__swsetup_r>
 800dcb8:	2800      	cmp	r0, #0
 800dcba:	d0d5      	beq.n	800dc68 <__swbuf_r+0x20>
 800dcbc:	f04f 37ff 	mov.w	r7, #4294967295
 800dcc0:	e7f4      	b.n	800dcac <__swbuf_r+0x64>
	...

0800dcc4 <__swsetup_r>:
 800dcc4:	b538      	push	{r3, r4, r5, lr}
 800dcc6:	4b2a      	ldr	r3, [pc, #168]	; (800dd70 <__swsetup_r+0xac>)
 800dcc8:	4605      	mov	r5, r0
 800dcca:	6818      	ldr	r0, [r3, #0]
 800dccc:	460c      	mov	r4, r1
 800dcce:	b118      	cbz	r0, 800dcd8 <__swsetup_r+0x14>
 800dcd0:	6a03      	ldr	r3, [r0, #32]
 800dcd2:	b90b      	cbnz	r3, 800dcd8 <__swsetup_r+0x14>
 800dcd4:	f7fe f83c 	bl	800bd50 <__sinit>
 800dcd8:	89a3      	ldrh	r3, [r4, #12]
 800dcda:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dcde:	0718      	lsls	r0, r3, #28
 800dce0:	d422      	bmi.n	800dd28 <__swsetup_r+0x64>
 800dce2:	06d9      	lsls	r1, r3, #27
 800dce4:	d407      	bmi.n	800dcf6 <__swsetup_r+0x32>
 800dce6:	2309      	movs	r3, #9
 800dce8:	602b      	str	r3, [r5, #0]
 800dcea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dcee:	81a3      	strh	r3, [r4, #12]
 800dcf0:	f04f 30ff 	mov.w	r0, #4294967295
 800dcf4:	e034      	b.n	800dd60 <__swsetup_r+0x9c>
 800dcf6:	0758      	lsls	r0, r3, #29
 800dcf8:	d512      	bpl.n	800dd20 <__swsetup_r+0x5c>
 800dcfa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dcfc:	b141      	cbz	r1, 800dd10 <__swsetup_r+0x4c>
 800dcfe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dd02:	4299      	cmp	r1, r3
 800dd04:	d002      	beq.n	800dd0c <__swsetup_r+0x48>
 800dd06:	4628      	mov	r0, r5
 800dd08:	f7fe ffd8 	bl	800ccbc <_free_r>
 800dd0c:	2300      	movs	r3, #0
 800dd0e:	6363      	str	r3, [r4, #52]	; 0x34
 800dd10:	89a3      	ldrh	r3, [r4, #12]
 800dd12:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dd16:	81a3      	strh	r3, [r4, #12]
 800dd18:	2300      	movs	r3, #0
 800dd1a:	6063      	str	r3, [r4, #4]
 800dd1c:	6923      	ldr	r3, [r4, #16]
 800dd1e:	6023      	str	r3, [r4, #0]
 800dd20:	89a3      	ldrh	r3, [r4, #12]
 800dd22:	f043 0308 	orr.w	r3, r3, #8
 800dd26:	81a3      	strh	r3, [r4, #12]
 800dd28:	6923      	ldr	r3, [r4, #16]
 800dd2a:	b94b      	cbnz	r3, 800dd40 <__swsetup_r+0x7c>
 800dd2c:	89a3      	ldrh	r3, [r4, #12]
 800dd2e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dd32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dd36:	d003      	beq.n	800dd40 <__swsetup_r+0x7c>
 800dd38:	4621      	mov	r1, r4
 800dd3a:	4628      	mov	r0, r5
 800dd3c:	f000 f8fe 	bl	800df3c <__smakebuf_r>
 800dd40:	89a0      	ldrh	r0, [r4, #12]
 800dd42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dd46:	f010 0301 	ands.w	r3, r0, #1
 800dd4a:	d00a      	beq.n	800dd62 <__swsetup_r+0x9e>
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	60a3      	str	r3, [r4, #8]
 800dd50:	6963      	ldr	r3, [r4, #20]
 800dd52:	425b      	negs	r3, r3
 800dd54:	61a3      	str	r3, [r4, #24]
 800dd56:	6923      	ldr	r3, [r4, #16]
 800dd58:	b943      	cbnz	r3, 800dd6c <__swsetup_r+0xa8>
 800dd5a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dd5e:	d1c4      	bne.n	800dcea <__swsetup_r+0x26>
 800dd60:	bd38      	pop	{r3, r4, r5, pc}
 800dd62:	0781      	lsls	r1, r0, #30
 800dd64:	bf58      	it	pl
 800dd66:	6963      	ldrpl	r3, [r4, #20]
 800dd68:	60a3      	str	r3, [r4, #8]
 800dd6a:	e7f4      	b.n	800dd56 <__swsetup_r+0x92>
 800dd6c:	2000      	movs	r0, #0
 800dd6e:	e7f7      	b.n	800dd60 <__swsetup_r+0x9c>
 800dd70:	20000164 	.word	0x20000164

0800dd74 <memmove>:
 800dd74:	4288      	cmp	r0, r1
 800dd76:	b510      	push	{r4, lr}
 800dd78:	eb01 0402 	add.w	r4, r1, r2
 800dd7c:	d902      	bls.n	800dd84 <memmove+0x10>
 800dd7e:	4284      	cmp	r4, r0
 800dd80:	4623      	mov	r3, r4
 800dd82:	d807      	bhi.n	800dd94 <memmove+0x20>
 800dd84:	1e43      	subs	r3, r0, #1
 800dd86:	42a1      	cmp	r1, r4
 800dd88:	d008      	beq.n	800dd9c <memmove+0x28>
 800dd8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd92:	e7f8      	b.n	800dd86 <memmove+0x12>
 800dd94:	4402      	add	r2, r0
 800dd96:	4601      	mov	r1, r0
 800dd98:	428a      	cmp	r2, r1
 800dd9a:	d100      	bne.n	800dd9e <memmove+0x2a>
 800dd9c:	bd10      	pop	{r4, pc}
 800dd9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dda2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dda6:	e7f7      	b.n	800dd98 <memmove+0x24>

0800dda8 <_sbrk_r>:
 800dda8:	b538      	push	{r3, r4, r5, lr}
 800ddaa:	4d06      	ldr	r5, [pc, #24]	; (800ddc4 <_sbrk_r+0x1c>)
 800ddac:	2300      	movs	r3, #0
 800ddae:	4604      	mov	r4, r0
 800ddb0:	4608      	mov	r0, r1
 800ddb2:	602b      	str	r3, [r5, #0]
 800ddb4:	f7f4 ff9c 	bl	8002cf0 <_sbrk>
 800ddb8:	1c43      	adds	r3, r0, #1
 800ddba:	d102      	bne.n	800ddc2 <_sbrk_r+0x1a>
 800ddbc:	682b      	ldr	r3, [r5, #0]
 800ddbe:	b103      	cbz	r3, 800ddc2 <_sbrk_r+0x1a>
 800ddc0:	6023      	str	r3, [r4, #0]
 800ddc2:	bd38      	pop	{r3, r4, r5, pc}
 800ddc4:	20000968 	.word	0x20000968

0800ddc8 <__assert_func>:
 800ddc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ddca:	4614      	mov	r4, r2
 800ddcc:	461a      	mov	r2, r3
 800ddce:	4b09      	ldr	r3, [pc, #36]	; (800ddf4 <__assert_func+0x2c>)
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	4605      	mov	r5, r0
 800ddd4:	68d8      	ldr	r0, [r3, #12]
 800ddd6:	b14c      	cbz	r4, 800ddec <__assert_func+0x24>
 800ddd8:	4b07      	ldr	r3, [pc, #28]	; (800ddf8 <__assert_func+0x30>)
 800ddda:	9100      	str	r1, [sp, #0]
 800dddc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dde0:	4906      	ldr	r1, [pc, #24]	; (800ddfc <__assert_func+0x34>)
 800dde2:	462b      	mov	r3, r5
 800dde4:	f000 f872 	bl	800decc <fiprintf>
 800dde8:	f000 f906 	bl	800dff8 <abort>
 800ddec:	4b04      	ldr	r3, [pc, #16]	; (800de00 <__assert_func+0x38>)
 800ddee:	461c      	mov	r4, r3
 800ddf0:	e7f3      	b.n	800ddda <__assert_func+0x12>
 800ddf2:	bf00      	nop
 800ddf4:	20000164 	.word	0x20000164
 800ddf8:	0800e507 	.word	0x0800e507
 800ddfc:	0800e514 	.word	0x0800e514
 800de00:	0800e542 	.word	0x0800e542

0800de04 <_calloc_r>:
 800de04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800de06:	fba1 2402 	umull	r2, r4, r1, r2
 800de0a:	b94c      	cbnz	r4, 800de20 <_calloc_r+0x1c>
 800de0c:	4611      	mov	r1, r2
 800de0e:	9201      	str	r2, [sp, #4]
 800de10:	f7fe ffc8 	bl	800cda4 <_malloc_r>
 800de14:	9a01      	ldr	r2, [sp, #4]
 800de16:	4605      	mov	r5, r0
 800de18:	b930      	cbnz	r0, 800de28 <_calloc_r+0x24>
 800de1a:	4628      	mov	r0, r5
 800de1c:	b003      	add	sp, #12
 800de1e:	bd30      	pop	{r4, r5, pc}
 800de20:	220c      	movs	r2, #12
 800de22:	6002      	str	r2, [r0, #0]
 800de24:	2500      	movs	r5, #0
 800de26:	e7f8      	b.n	800de1a <_calloc_r+0x16>
 800de28:	4621      	mov	r1, r4
 800de2a:	f7fe f83c 	bl	800bea6 <memset>
 800de2e:	e7f4      	b.n	800de1a <_calloc_r+0x16>

0800de30 <__ascii_mbtowc>:
 800de30:	b082      	sub	sp, #8
 800de32:	b901      	cbnz	r1, 800de36 <__ascii_mbtowc+0x6>
 800de34:	a901      	add	r1, sp, #4
 800de36:	b142      	cbz	r2, 800de4a <__ascii_mbtowc+0x1a>
 800de38:	b14b      	cbz	r3, 800de4e <__ascii_mbtowc+0x1e>
 800de3a:	7813      	ldrb	r3, [r2, #0]
 800de3c:	600b      	str	r3, [r1, #0]
 800de3e:	7812      	ldrb	r2, [r2, #0]
 800de40:	1e10      	subs	r0, r2, #0
 800de42:	bf18      	it	ne
 800de44:	2001      	movne	r0, #1
 800de46:	b002      	add	sp, #8
 800de48:	4770      	bx	lr
 800de4a:	4610      	mov	r0, r2
 800de4c:	e7fb      	b.n	800de46 <__ascii_mbtowc+0x16>
 800de4e:	f06f 0001 	mvn.w	r0, #1
 800de52:	e7f8      	b.n	800de46 <__ascii_mbtowc+0x16>

0800de54 <_realloc_r>:
 800de54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de58:	4680      	mov	r8, r0
 800de5a:	4614      	mov	r4, r2
 800de5c:	460e      	mov	r6, r1
 800de5e:	b921      	cbnz	r1, 800de6a <_realloc_r+0x16>
 800de60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de64:	4611      	mov	r1, r2
 800de66:	f7fe bf9d 	b.w	800cda4 <_malloc_r>
 800de6a:	b92a      	cbnz	r2, 800de78 <_realloc_r+0x24>
 800de6c:	f7fe ff26 	bl	800ccbc <_free_r>
 800de70:	4625      	mov	r5, r4
 800de72:	4628      	mov	r0, r5
 800de74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de78:	f000 f8c5 	bl	800e006 <_malloc_usable_size_r>
 800de7c:	4284      	cmp	r4, r0
 800de7e:	4607      	mov	r7, r0
 800de80:	d802      	bhi.n	800de88 <_realloc_r+0x34>
 800de82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de86:	d812      	bhi.n	800deae <_realloc_r+0x5a>
 800de88:	4621      	mov	r1, r4
 800de8a:	4640      	mov	r0, r8
 800de8c:	f7fe ff8a 	bl	800cda4 <_malloc_r>
 800de90:	4605      	mov	r5, r0
 800de92:	2800      	cmp	r0, #0
 800de94:	d0ed      	beq.n	800de72 <_realloc_r+0x1e>
 800de96:	42bc      	cmp	r4, r7
 800de98:	4622      	mov	r2, r4
 800de9a:	4631      	mov	r1, r6
 800de9c:	bf28      	it	cs
 800de9e:	463a      	movcs	r2, r7
 800dea0:	f7fe f881 	bl	800bfa6 <memcpy>
 800dea4:	4631      	mov	r1, r6
 800dea6:	4640      	mov	r0, r8
 800dea8:	f7fe ff08 	bl	800ccbc <_free_r>
 800deac:	e7e1      	b.n	800de72 <_realloc_r+0x1e>
 800deae:	4635      	mov	r5, r6
 800deb0:	e7df      	b.n	800de72 <_realloc_r+0x1e>

0800deb2 <__ascii_wctomb>:
 800deb2:	b149      	cbz	r1, 800dec8 <__ascii_wctomb+0x16>
 800deb4:	2aff      	cmp	r2, #255	; 0xff
 800deb6:	bf85      	ittet	hi
 800deb8:	238a      	movhi	r3, #138	; 0x8a
 800deba:	6003      	strhi	r3, [r0, #0]
 800debc:	700a      	strbls	r2, [r1, #0]
 800debe:	f04f 30ff 	movhi.w	r0, #4294967295
 800dec2:	bf98      	it	ls
 800dec4:	2001      	movls	r0, #1
 800dec6:	4770      	bx	lr
 800dec8:	4608      	mov	r0, r1
 800deca:	4770      	bx	lr

0800decc <fiprintf>:
 800decc:	b40e      	push	{r1, r2, r3}
 800dece:	b503      	push	{r0, r1, lr}
 800ded0:	4601      	mov	r1, r0
 800ded2:	ab03      	add	r3, sp, #12
 800ded4:	4805      	ldr	r0, [pc, #20]	; (800deec <fiprintf+0x20>)
 800ded6:	f853 2b04 	ldr.w	r2, [r3], #4
 800deda:	6800      	ldr	r0, [r0, #0]
 800dedc:	9301      	str	r3, [sp, #4]
 800dede:	f7ff fceb 	bl	800d8b8 <_vfiprintf_r>
 800dee2:	b002      	add	sp, #8
 800dee4:	f85d eb04 	ldr.w	lr, [sp], #4
 800dee8:	b003      	add	sp, #12
 800deea:	4770      	bx	lr
 800deec:	20000164 	.word	0x20000164

0800def0 <__swhatbuf_r>:
 800def0:	b570      	push	{r4, r5, r6, lr}
 800def2:	460c      	mov	r4, r1
 800def4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800def8:	2900      	cmp	r1, #0
 800defa:	b096      	sub	sp, #88	; 0x58
 800defc:	4615      	mov	r5, r2
 800defe:	461e      	mov	r6, r3
 800df00:	da0d      	bge.n	800df1e <__swhatbuf_r+0x2e>
 800df02:	89a3      	ldrh	r3, [r4, #12]
 800df04:	f013 0f80 	tst.w	r3, #128	; 0x80
 800df08:	f04f 0100 	mov.w	r1, #0
 800df0c:	bf0c      	ite	eq
 800df0e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800df12:	2340      	movne	r3, #64	; 0x40
 800df14:	2000      	movs	r0, #0
 800df16:	6031      	str	r1, [r6, #0]
 800df18:	602b      	str	r3, [r5, #0]
 800df1a:	b016      	add	sp, #88	; 0x58
 800df1c:	bd70      	pop	{r4, r5, r6, pc}
 800df1e:	466a      	mov	r2, sp
 800df20:	f000 f848 	bl	800dfb4 <_fstat_r>
 800df24:	2800      	cmp	r0, #0
 800df26:	dbec      	blt.n	800df02 <__swhatbuf_r+0x12>
 800df28:	9901      	ldr	r1, [sp, #4]
 800df2a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800df2e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800df32:	4259      	negs	r1, r3
 800df34:	4159      	adcs	r1, r3
 800df36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800df3a:	e7eb      	b.n	800df14 <__swhatbuf_r+0x24>

0800df3c <__smakebuf_r>:
 800df3c:	898b      	ldrh	r3, [r1, #12]
 800df3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800df40:	079d      	lsls	r5, r3, #30
 800df42:	4606      	mov	r6, r0
 800df44:	460c      	mov	r4, r1
 800df46:	d507      	bpl.n	800df58 <__smakebuf_r+0x1c>
 800df48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800df4c:	6023      	str	r3, [r4, #0]
 800df4e:	6123      	str	r3, [r4, #16]
 800df50:	2301      	movs	r3, #1
 800df52:	6163      	str	r3, [r4, #20]
 800df54:	b002      	add	sp, #8
 800df56:	bd70      	pop	{r4, r5, r6, pc}
 800df58:	ab01      	add	r3, sp, #4
 800df5a:	466a      	mov	r2, sp
 800df5c:	f7ff ffc8 	bl	800def0 <__swhatbuf_r>
 800df60:	9900      	ldr	r1, [sp, #0]
 800df62:	4605      	mov	r5, r0
 800df64:	4630      	mov	r0, r6
 800df66:	f7fe ff1d 	bl	800cda4 <_malloc_r>
 800df6a:	b948      	cbnz	r0, 800df80 <__smakebuf_r+0x44>
 800df6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df70:	059a      	lsls	r2, r3, #22
 800df72:	d4ef      	bmi.n	800df54 <__smakebuf_r+0x18>
 800df74:	f023 0303 	bic.w	r3, r3, #3
 800df78:	f043 0302 	orr.w	r3, r3, #2
 800df7c:	81a3      	strh	r3, [r4, #12]
 800df7e:	e7e3      	b.n	800df48 <__smakebuf_r+0xc>
 800df80:	89a3      	ldrh	r3, [r4, #12]
 800df82:	6020      	str	r0, [r4, #0]
 800df84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df88:	81a3      	strh	r3, [r4, #12]
 800df8a:	9b00      	ldr	r3, [sp, #0]
 800df8c:	6163      	str	r3, [r4, #20]
 800df8e:	9b01      	ldr	r3, [sp, #4]
 800df90:	6120      	str	r0, [r4, #16]
 800df92:	b15b      	cbz	r3, 800dfac <__smakebuf_r+0x70>
 800df94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df98:	4630      	mov	r0, r6
 800df9a:	f000 f81d 	bl	800dfd8 <_isatty_r>
 800df9e:	b128      	cbz	r0, 800dfac <__smakebuf_r+0x70>
 800dfa0:	89a3      	ldrh	r3, [r4, #12]
 800dfa2:	f023 0303 	bic.w	r3, r3, #3
 800dfa6:	f043 0301 	orr.w	r3, r3, #1
 800dfaa:	81a3      	strh	r3, [r4, #12]
 800dfac:	89a3      	ldrh	r3, [r4, #12]
 800dfae:	431d      	orrs	r5, r3
 800dfb0:	81a5      	strh	r5, [r4, #12]
 800dfb2:	e7cf      	b.n	800df54 <__smakebuf_r+0x18>

0800dfb4 <_fstat_r>:
 800dfb4:	b538      	push	{r3, r4, r5, lr}
 800dfb6:	4d07      	ldr	r5, [pc, #28]	; (800dfd4 <_fstat_r+0x20>)
 800dfb8:	2300      	movs	r3, #0
 800dfba:	4604      	mov	r4, r0
 800dfbc:	4608      	mov	r0, r1
 800dfbe:	4611      	mov	r1, r2
 800dfc0:	602b      	str	r3, [r5, #0]
 800dfc2:	f7f4 fe6c 	bl	8002c9e <_fstat>
 800dfc6:	1c43      	adds	r3, r0, #1
 800dfc8:	d102      	bne.n	800dfd0 <_fstat_r+0x1c>
 800dfca:	682b      	ldr	r3, [r5, #0]
 800dfcc:	b103      	cbz	r3, 800dfd0 <_fstat_r+0x1c>
 800dfce:	6023      	str	r3, [r4, #0]
 800dfd0:	bd38      	pop	{r3, r4, r5, pc}
 800dfd2:	bf00      	nop
 800dfd4:	20000968 	.word	0x20000968

0800dfd8 <_isatty_r>:
 800dfd8:	b538      	push	{r3, r4, r5, lr}
 800dfda:	4d06      	ldr	r5, [pc, #24]	; (800dff4 <_isatty_r+0x1c>)
 800dfdc:	2300      	movs	r3, #0
 800dfde:	4604      	mov	r4, r0
 800dfe0:	4608      	mov	r0, r1
 800dfe2:	602b      	str	r3, [r5, #0]
 800dfe4:	f7f4 fe6b 	bl	8002cbe <_isatty>
 800dfe8:	1c43      	adds	r3, r0, #1
 800dfea:	d102      	bne.n	800dff2 <_isatty_r+0x1a>
 800dfec:	682b      	ldr	r3, [r5, #0]
 800dfee:	b103      	cbz	r3, 800dff2 <_isatty_r+0x1a>
 800dff0:	6023      	str	r3, [r4, #0]
 800dff2:	bd38      	pop	{r3, r4, r5, pc}
 800dff4:	20000968 	.word	0x20000968

0800dff8 <abort>:
 800dff8:	b508      	push	{r3, lr}
 800dffa:	2006      	movs	r0, #6
 800dffc:	f000 f834 	bl	800e068 <raise>
 800e000:	2001      	movs	r0, #1
 800e002:	f7f4 fdfd 	bl	8002c00 <_exit>

0800e006 <_malloc_usable_size_r>:
 800e006:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e00a:	1f18      	subs	r0, r3, #4
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	bfbc      	itt	lt
 800e010:	580b      	ldrlt	r3, [r1, r0]
 800e012:	18c0      	addlt	r0, r0, r3
 800e014:	4770      	bx	lr

0800e016 <_raise_r>:
 800e016:	291f      	cmp	r1, #31
 800e018:	b538      	push	{r3, r4, r5, lr}
 800e01a:	4604      	mov	r4, r0
 800e01c:	460d      	mov	r5, r1
 800e01e:	d904      	bls.n	800e02a <_raise_r+0x14>
 800e020:	2316      	movs	r3, #22
 800e022:	6003      	str	r3, [r0, #0]
 800e024:	f04f 30ff 	mov.w	r0, #4294967295
 800e028:	bd38      	pop	{r3, r4, r5, pc}
 800e02a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e02c:	b112      	cbz	r2, 800e034 <_raise_r+0x1e>
 800e02e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e032:	b94b      	cbnz	r3, 800e048 <_raise_r+0x32>
 800e034:	4620      	mov	r0, r4
 800e036:	f000 f831 	bl	800e09c <_getpid_r>
 800e03a:	462a      	mov	r2, r5
 800e03c:	4601      	mov	r1, r0
 800e03e:	4620      	mov	r0, r4
 800e040:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e044:	f000 b818 	b.w	800e078 <_kill_r>
 800e048:	2b01      	cmp	r3, #1
 800e04a:	d00a      	beq.n	800e062 <_raise_r+0x4c>
 800e04c:	1c59      	adds	r1, r3, #1
 800e04e:	d103      	bne.n	800e058 <_raise_r+0x42>
 800e050:	2316      	movs	r3, #22
 800e052:	6003      	str	r3, [r0, #0]
 800e054:	2001      	movs	r0, #1
 800e056:	e7e7      	b.n	800e028 <_raise_r+0x12>
 800e058:	2400      	movs	r4, #0
 800e05a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e05e:	4628      	mov	r0, r5
 800e060:	4798      	blx	r3
 800e062:	2000      	movs	r0, #0
 800e064:	e7e0      	b.n	800e028 <_raise_r+0x12>
	...

0800e068 <raise>:
 800e068:	4b02      	ldr	r3, [pc, #8]	; (800e074 <raise+0xc>)
 800e06a:	4601      	mov	r1, r0
 800e06c:	6818      	ldr	r0, [r3, #0]
 800e06e:	f7ff bfd2 	b.w	800e016 <_raise_r>
 800e072:	bf00      	nop
 800e074:	20000164 	.word	0x20000164

0800e078 <_kill_r>:
 800e078:	b538      	push	{r3, r4, r5, lr}
 800e07a:	4d07      	ldr	r5, [pc, #28]	; (800e098 <_kill_r+0x20>)
 800e07c:	2300      	movs	r3, #0
 800e07e:	4604      	mov	r4, r0
 800e080:	4608      	mov	r0, r1
 800e082:	4611      	mov	r1, r2
 800e084:	602b      	str	r3, [r5, #0]
 800e086:	f7f4 fdab 	bl	8002be0 <_kill>
 800e08a:	1c43      	adds	r3, r0, #1
 800e08c:	d102      	bne.n	800e094 <_kill_r+0x1c>
 800e08e:	682b      	ldr	r3, [r5, #0]
 800e090:	b103      	cbz	r3, 800e094 <_kill_r+0x1c>
 800e092:	6023      	str	r3, [r4, #0]
 800e094:	bd38      	pop	{r3, r4, r5, pc}
 800e096:	bf00      	nop
 800e098:	20000968 	.word	0x20000968

0800e09c <_getpid_r>:
 800e09c:	f7f4 bd98 	b.w	8002bd0 <_getpid>

0800e0a0 <_init>:
 800e0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0a2:	bf00      	nop
 800e0a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0a6:	bc08      	pop	{r3}
 800e0a8:	469e      	mov	lr, r3
 800e0aa:	4770      	bx	lr

0800e0ac <_fini>:
 800e0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0ae:	bf00      	nop
 800e0b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0b2:	bc08      	pop	{r3}
 800e0b4:	469e      	mov	lr, r3
 800e0b6:	4770      	bx	lr
