
*** Running vivado
    with args -log Main.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Main.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Project/Project.srcs/constrs_1/new/cons.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: 'W7' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:11]
CRITICAL WARNING: [Common 17-69] Command failed: 'W6' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: 'U8' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'V8' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:17]
CRITICAL WARNING: [Common 17-69] Command failed: 'U5' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'V5' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: 'U7' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'V7' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:25]
CRITICAL WARNING: [Common 17-69] Command failed: 'U2' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:28]
CRITICAL WARNING: [Common 17-69] Command failed: 'U4' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:30]
CRITICAL WARNING: [Common 17-69] Command failed: 'V4' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:32]
CRITICAL WARNING: [Common 17-69] Command failed: 'W4' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:34]
CRITICAL WARNING: [Common 17-69] Command failed: 'A17' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:43]
CRITICAL WARNING: [Common 17-69] Command failed: 'C15' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:45]
CRITICAL WARNING: [Common 17-69] Command failed: 'A16' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:52]
CRITICAL WARNING: [Common 17-69] Command failed: 'P18' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:67]
CRITICAL WARNING: [Common 17-69] Command failed: 'N17' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:70]
CRITICAL WARNING: [Common 17-69] Command failed: 'M18' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'phases[3]]'. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'outputKey[3]]'. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'W2' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:86]
CRITICAL WARNING: [Common 17-69] Command failed: 'U1' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:88]
CRITICAL WARNING: [Common 17-69] Command failed: 'U18' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:92]
CRITICAL WARNING: [Common 17-69] Command failed: 'U17' is not a valid site or package pin name. [F:/Project/Project.srcs/constrs_1/new/cons.xdc:95]
Finished Parsing XDC File [F:/Project/Project.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 449.703 ; gain = 248.938
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -350 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 452.676 ; gain = 2.973
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c2eba2b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 933.184 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 5 cells.
Phase 2 Constant Propagation | Checksum: f4fb0a58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 933.184 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1 unconnected nets.
INFO: [Opt 31-11] Eliminated 2 unconnected cells.
Phase 3 Sweep | Checksum: a4a5966e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 933.184 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 933.184 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a4a5966e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 933.184 ; gain = 0.000
Implement Debug Cores | Checksum: c2eba2b5
Logic Optimization | Checksum: c2eba2b5

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: a4a5966e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 933.184 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 2 Warnings, 25 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 933.184 ; gain = 483.480
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.698 . Memory (MB): peak = 933.184 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Project/Project.runs/impl_1/Main_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -350 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 7f0971b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 933.184 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 933.184 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 933.184 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 16c5bd0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 933.184 ; gain = 0.000
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus keyb_col are not locked:  'keyb_col[1]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus keyb_row are not locked:  'keyb_row[2]'  'keyb_row[1]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus outputKey are not locked:  'outputKey[3]'  'outputKey[1]'  'outputKey[0]' 
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 16c5bd0e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 16c5bd0e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: c34f24c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12dbe0800

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1fef43b39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.530 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 2.2.1 Place Init Design | Checksum: 183879109

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 2.2 Build Placer Netlist Model | Checksum: 183879109

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.580 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 183879109

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.590 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 2.3 Constrain Clocks/Macros | Checksum: 183879109

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.590 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 2 Placer Initialization | Checksum: 183879109

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.590 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 205fcf2ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.720 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 205fcf2ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.720 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 109b3d5f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.770 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: deba73f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.770 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: deba73f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.780 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: ef04506f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.790 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 123c88ea6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.790 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 107669833

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.840 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 107669833

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.850 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 107669833

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.850 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 107669833

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.850 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 4.6 Small Shape Detail Placement | Checksum: 107669833

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.850 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 107669833

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.860 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 4 Detail Placement | Checksum: 107669833

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.860 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 11dbc09e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.860 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 6 Post Commit Optimization

Phase 6.1 updateClock Trees: PCOPT
Phase 6.1 updateClock Trees: PCOPT | Checksum: 11dbc09e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.870 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 6.2 Post Placement Optimization

Phase 6.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.793. For the most accurate timing information please run report_timing.
Phase 6.2.1 Post Placement Timing Optimization | Checksum: 13c3b0734

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 6.2 Post Placement Optimization | Checksum: 13c3b0734

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 6 Post Commit Optimization | Checksum: 13c3b0734

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: 13c3b0734

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 13c3b0734

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 13c3b0734

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 5.4 Placer Reporting | Checksum: 13c3b0734

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 950.563 ; gain = 17.379

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 156efaa1b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 950.563 ; gain = 17.379
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 156efaa1b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 950.563 ; gain = 17.379
Ending Placer Task | Checksum: 122e11c24

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 950.563 ; gain = 17.379
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 5 Warnings, 25 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.840 . Memory (MB): peak = 950.563 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 950.563 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 950.563 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 950.563 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -350 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus keyb_col[3:0] are not locked:  keyb_col[1]
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus keyb_row[3:0] are not locked:  keyb_row[2] keyb_row[1]
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus outputKey[3:0] are not locked:  outputKey[3] outputKey[1] outputKey[0]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16c33241b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1019.469 ; gain = 68.906

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16c33241b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.418 ; gain = 71.855

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16c33241b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1029.223 ; gain = 78.660
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: e3d6bde2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.749  | TNS=0.000  | WHS=-0.093 | THS=-2.185 |

Phase 2 Router Initialization | Checksum: b17e06b2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27c703d1d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2119e1a34

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.787  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18390d131

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930
Phase 4 Rip-up And Reroute | Checksum: 18390d131

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: dfb5e60a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.866  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: dfb5e60a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: dfb5e60a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930
Phase 5 Delay and Skew Optimization | Checksum: dfb5e60a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1a7cc66bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.866  | TNS=0.000  | WHS=0.165  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 15f7d9306

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0794068 %
  Global Horizontal Routing Utilization  = 0.132353 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b937dbed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b937dbed

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 199688038

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.866  | TNS=0.000  | WHS=0.165  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 199688038

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 8 Warnings, 25 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1036.492 ; gain = 85.930
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.830 . Memory (MB): peak = 1036.492 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Project/Project.runs/impl_1/Main_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 18:10:16 2017...
