INFO: [VRFC 10-163] Analyzing VHDL file "C:/SSC/MetodaRefaceriiRestului/Proiect.srcs/sources_1/new/SLRN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SLRN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SSC/MetodaRefaceriiRestului/Proiect.srcs/sources_1/new/FDN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FDN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SSC/MetodaRefaceriiRestului/Proiect.srcs/sources_1/new/ADDN.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADDN
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SSC/MetodaRefaceriiRestului/Proiect.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SSC/MetodaRefaceriiRestului/Proiect.srcs/sources_1/new/Impartitor1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Impartitor1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SSC/MetodaRefaceriiRestului/Proiect.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
