/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_3z | celloutsig_1_5z[1]);
  assign celloutsig_0_0z = ~((in_data[41] | in_data[77]) & (in_data[76] | in_data[95]));
  assign celloutsig_1_14z = ~((celloutsig_1_6z | in_data[183]) & (celloutsig_1_8z[1] | celloutsig_1_7z));
  assign celloutsig_1_15z = ~((celloutsig_1_14z | celloutsig_1_3z) & (celloutsig_1_2z[3] | celloutsig_1_0z));
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_1_5z[2:0], celloutsig_1_8z, celloutsig_1_8z };
  reg [24:0] _06_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _06_ <= 25'h0000000;
    else _06_ <= in_data[88:64];
  assign out_data[24:0] = _06_;
  assign celloutsig_1_11z = { in_data[142:140], celloutsig_1_10z, celloutsig_1_4z } == _00_[4:0];
  assign celloutsig_1_4z = ! { in_data[189:172], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = ! { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_17z };
  assign celloutsig_1_7z = { celloutsig_1_2z[12:1], 1'h1, celloutsig_1_4z, celloutsig_1_0z } < { in_data[144:131], celloutsig_1_3z };
  assign celloutsig_1_3z = celloutsig_1_0z & ~(in_data[153]);
  assign celloutsig_1_5z = celloutsig_1_3z ? { in_data[150:148], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } : { celloutsig_1_2z[5:1], 1'h1 };
  assign celloutsig_0_1z = { in_data[23:19], celloutsig_0_0z } | { in_data[73:69], celloutsig_0_0z };
  assign celloutsig_1_10z = | _00_[7:4];
  assign celloutsig_1_17z = ~^ { celloutsig_1_2z[12:1], 1'h1, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_13z = in_data[141:135] >> { in_data[161:157], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z } ~^ in_data[186:184];
  assign celloutsig_1_16z = ~((celloutsig_1_13z[6] & celloutsig_1_15z) | in_data[130]);
  assign celloutsig_1_19z = ~((in_data[182] & celloutsig_1_8z[0]) | celloutsig_1_14z);
  assign celloutsig_1_0z = ~((in_data[173] & in_data[169]) | (in_data[99] & in_data[114]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[135]) | (in_data[104] & celloutsig_1_0z));
  assign { celloutsig_1_2z[2:1], celloutsig_1_2z[3], celloutsig_1_2z[12:4] } = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, in_data[174:166] } ~^ { in_data[121:120], in_data[122], in_data[131:123] };
  assign celloutsig_1_2z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[37:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z };
endmodule
