0.7
2020.1
May 27 2020
20:09:33
C:/Users/needs/Downloads/HU-CA-Project-main/HU-CA-Project-main/Source/Pipelined-Processor/EXMEM.v,1681191725,verilog,,C:/Users/needs/Downloads/HU-CA-Project-main/HU-CA-Project-main/Source/Pipelined-Processor/IDEX.v,,EXMEM,,,,,,,,
C:/Users/needs/Downloads/HU-CA-Project-main/HU-CA-Project-main/Source/Pipelined-Processor/IDEX.v,1681193509,verilog,,C:/Users/needs/Downloads/HU-CA-Project-main/HU-CA-Project-main/Source/Pipelined-Processor/IFID.v,,IDEX,,,,,,,,
C:/Users/needs/Downloads/HU-CA-Project-main/HU-CA-Project-main/Source/Pipelined-Processor/IFID.v,1681809334,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/ImmGen.v,,IFID,,,,,,,,
C:/Users/needs/Downloads/HU-CA-Project-main/HU-CA-Project-main/Source/Pipelined-Processor/MEMWB.v,1681191725,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/Mux.v,,MEMWB,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.sim/sim_1/behav/xsim/glbl.v,1680155540,verilog,,,,glbl,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sim_1/new/TASK2.v,1682299651,verilog,,,,tbPuraProcessor,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/ImmGen.v,1680155542,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/InsParser.v,,ImmGen,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/InsParser.v,1680155542,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Instruction_Memory.v,,InsParser,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/Mux.v,1682303865,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/YDrLoZ/Instruction_Memory/Instruction_Memory.srcs/sources_1/new/Program_Counter.v,,Mux;Mux2,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/ALU_Control.v,1681792872,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/Control_Unit.v,,ALU_Control,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/Control_Unit.v,1682301700,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Data_Memory.v,,Control_Unit,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Data_Memory.v,1681810519,verilog,,C:/Users/needs/Downloads/HU-CA-Project-main/HU-CA-Project-main/Source/Pipelined-Processor/EXMEM.v,,Data_Memory,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Instruction_Memory.v,1682304340,verilog,,C:/Users/needs/Downloads/HU-CA-Project-main/HU-CA-Project-main/Source/Pipelined-Processor/MEMWB.v,,Instruction_Memory,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/Lab7/registers.v,1681797770,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sim_1/new/TASK2.v,,registerFile,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/YDrLoZ/Instruction_Memory/Instruction_Memory.srcs/sources_1/new/Program_Counter.v,1681800196,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/new/PuraProcessor.v,,Program_Counter;pc_adder,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/new/ALU_64.v,1682301875,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/ALU_Control.v,,ALU_64,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/new/PuraProcessor.v,1682303626,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/Lab7/registers.v,,PuraProcessor,,,,,,,,
D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/new/branch_decision.v,1682302959,verilog,,D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/Pipelined/Lab_11.srcs/sources_1/imports/Desktop/Lab7/registers.v,,branch_decision,,,,,,,,
