<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>S32 SDK: middleware/sbc/sbc_uja113x/include/sbc_uja113x.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top" style="height:auto; width:100%"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
  <img id="projectlogo" style="height:auto; width:100%" alt="Logo" src="s32sdk_logo_small.jpg"/>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('sbc__uja113x_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">sbc_uja113x.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &quot;<a class="el" href="status_8h_source.html">status.h</a>&quot;</code><br />
</div>
<p><a href="sbc__uja113x_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__wtdc__cfg__t.html">uja113x_wtdc_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog register configuration structure (reg 0x00)  <a href="structuja113x__wtdc__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__fsc__cfg__t.html">uja113x_fsc_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fail-safe register configuration structure (reg 0x02)  <a href="structuja113x__fsc__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__lckc__cfg__t.html">uja113x_lckc_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock Control register configuration structure (reg 0x0A)  <a href="structuja113x__lckc__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__rc__cfg__t.html">uja113x_rc_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register configuration structure (0x10)  <a href="structuja113x__rc__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__bmc__cfg__t.html">uja113x_bmc_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor registers configuration structure (0x11 - 0x14)  <a href="structuja113x__bmc__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__smpsc__cfg__t.html">uja113x_smpsc_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS (buck-boost converter) registers configuration structure (0x19 - 0x1A)  <a href="structuja113x__smpsc__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__canc__cfg__t.html">uja113x_canc_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register configuration structure (0x20)  <a href="structuja113x__canc__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__linc__cfg__t.html">uja113x_linc_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN control register configuration structure (0x21)  <a href="structuja113x__linc__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__cpnc__cfg__t.html">uja113x_cpnc_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN partial networking configuration structure (0x26 - 0x2F)  <a href="structuja113x__cpnc__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__dm__cfg__t.html">uja113x_dm_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN partial networking data mask registers configuration structure (0x68 - 0x6F)  <a href="structuja113x__dm__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__hvio__cfg__t.html">uja113x_hvio_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3)  <a href="structuja113x__hvio__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__bscdt__cfg__t.html">uja113x_bscdt_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0/1 short-circuit detection threshold configuration structure (0x39/0x49)  <a href="structuja113x__bscdt__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__boldt__cfg__t.html">uja113x_boldt_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0/1 open-load detection threshold configuration structure (0x3A/0x4A)  <a href="structuja113x__boldt__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__timsc__cfg__t.html">uja113x_timsc_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single timer control registers configuration structure (0x5x - 0x5x + 1)  <a href="structuja113x__timsc__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__mtpnv__cfg__t.html">uja113x_mtpnv_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV registers configuration structure (0x71 - 0x74)  <a href="structuja113x__mtpnv__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__drv__cfg__t.html">uja113x_drv_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC driver configuration structure.  <a href="structuja113x__drv__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__hvio__bank__cfg__t.html">uja113x_hvio_bank_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO bank configuration structure.  <a href="structuja113x__hvio__bank__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuja113x__init__cfg__t.html">uja113x_init_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC global initialization structure.  <a href="structuja113x__init__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcrc__spec__t.html">crc_spec_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the CRC8 algoritm to be used.  <a href="structcrc__spec__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a7575a7e334f632aece2e4ca89bb43533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x_8h.html#a7575a7e334f632aece2e4ca89bb43533">BANK_HVIO_CNT</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:a7575a7e334f632aece2e4ca89bb43533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ace119e8d9adbf1c438c943c5bbfb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x_8h.html#a7ace119e8d9adbf1c438c943c5bbfb31">HVIO_MAX_CHANNELS</a>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:a7ace119e8d9adbf1c438c943c5bbfb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516e48f8807198b124dcb24e8ba74d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sbc__uja113x_8h.html#a516e48f8807198b124dcb24e8ba74d6b">HVIO_MAX_BANKS</a>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:a516e48f8807198b124dcb24e8ba74d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Primary control registers (0x00 - 0x0F)</div></td></tr>
<tr class="memitem:ga2fcb073da8055ac8b0e1522c7401b1bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga2fcb073da8055ac8b0e1522c7401b1bd">WTDC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x00U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga2fcb073da8055ac8b0e1522c7401b1bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog control register address.  <a href="group__regmap.html#ga2fcb073da8055ac8b0e1522c7401b1bd">More...</a><br /></td></tr>
<tr class="separator:ga2fcb073da8055ac8b0e1522c7401b1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd75d7a1fd68d728cb47c03d199c59e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gafd75d7a1fd68d728cb47c03d199c59e6">MC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x01U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gafd75d7a1fd68d728cb47c03d199c59e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode control register address.  <a href="group__regmap.html#gafd75d7a1fd68d728cb47c03d199c59e6">More...</a><br /></td></tr>
<tr class="separator:gafd75d7a1fd68d728cb47c03d199c59e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132ee9d0bdefb48a694de828a4591fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga132ee9d0bdefb48a694de828a4591fea">FSC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x02U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga132ee9d0bdefb48a694de828a4591fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fail-safe control register address.  <a href="group__regmap.html#ga132ee9d0bdefb48a694de828a4591fea">More...</a><br /></td></tr>
<tr class="separator:ga132ee9d0bdefb48a694de828a4591fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad90a5133722d329c20d7d2eee08da21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaad90a5133722d329c20d7d2eee08da21">MSBCS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x03U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaad90a5133722d329c20d7d2eee08da21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main SBC status register address.  <a href="group__regmap.html#gaad90a5133722d329c20d7d2eee08da21">More...</a><br /></td></tr>
<tr class="separator:gaad90a5133722d329c20d7d2eee08da21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290c9c8b3bf2bbd6da97c421701d4a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga290c9c8b3bf2bbd6da97c421701d4a05">SYSIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x04U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga290c9c8b3bf2bbd6da97c421701d4a05"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt enable register address.  <a href="group__regmap.html#ga290c9c8b3bf2bbd6da97c421701d4a05">More...</a><br /></td></tr>
<tr class="separator:ga290c9c8b3bf2bbd6da97c421701d4a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902801edc88b0fff26a8c1e39c9dd20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga902801edc88b0fff26a8c1e39c9dd20d">WTDS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x05U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga902801edc88b0fff26a8c1e39c9dd20d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog status register address.  <a href="group__regmap.html#ga902801edc88b0fff26a8c1e39c9dd20d">More...</a><br /></td></tr>
<tr class="separator:ga902801edc88b0fff26a8c1e39c9dd20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa6fbc503438f79c67190bdc2e6ec6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga5aa6fbc503438f79c67190bdc2e6ec6b">MEM0_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x06U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga5aa6fbc503438f79c67190bdc2e6ec6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">General purpose memory 0 address.  <a href="group__regmap.html#ga5aa6fbc503438f79c67190bdc2e6ec6b">More...</a><br /></td></tr>
<tr class="separator:ga5aa6fbc503438f79c67190bdc2e6ec6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9455349f6f3ab6deae117e53dbae7772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga9455349f6f3ab6deae117e53dbae7772">MEM1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x07U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga9455349f6f3ab6deae117e53dbae7772"><td class="mdescLeft">&#160;</td><td class="mdescRight">General purpose memory 1 address.  <a href="group__regmap.html#ga9455349f6f3ab6deae117e53dbae7772">More...</a><br /></td></tr>
<tr class="separator:ga9455349f6f3ab6deae117e53dbae7772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165a9aef447c38a4a36ad57e4653ab5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga165a9aef447c38a4a36ad57e4653ab5b">MEM2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x08U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga165a9aef447c38a4a36ad57e4653ab5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">General purpose memory 2 address.  <a href="group__regmap.html#ga165a9aef447c38a4a36ad57e4653ab5b">More...</a><br /></td></tr>
<tr class="separator:ga165a9aef447c38a4a36ad57e4653ab5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae313da3cc9047cb4ab87ed9871eebda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae313da3cc9047cb4ab87ed9871eebda6">MEM3_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x09U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae313da3cc9047cb4ab87ed9871eebda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">General purpose memory 3 address.  <a href="group__regmap.html#gae313da3cc9047cb4ab87ed9871eebda6">More...</a><br /></td></tr>
<tr class="separator:gae313da3cc9047cb4ab87ed9871eebda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396cce9cde5bf86140f74cccbfbbfc87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga396cce9cde5bf86140f74cccbfbbfc87">LCKC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x0AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga396cce9cde5bf86140f74cccbfbbfc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control register address.  <a href="group__regmap.html#ga396cce9cde5bf86140f74cccbfbbfc87">More...</a><br /></td></tr>
<tr class="separator:ga396cce9cde5bf86140f74cccbfbbfc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Supply control registers (0x10 - 0x1F)</div></td></tr>
<tr class="memitem:ga33768510fbf55fdac2017a1862601812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga33768510fbf55fdac2017a1862601812">RC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x10U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga33768510fbf55fdac2017a1862601812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator control register address.  <a href="group__regmap.html#ga33768510fbf55fdac2017a1862601812">More...</a><br /></td></tr>
<tr class="separator:ga33768510fbf55fdac2017a1862601812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780f8ca43e330193e4c34e7fec3745d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga780f8ca43e330193e4c34e7fec3745d1">BMETSC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x11U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga780f8ca43e330193e4c34e7fec3745d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor event trigger source control register address.  <a href="group__regmap.html#ga780f8ca43e330193e4c34e7fec3745d1">More...</a><br /></td></tr>
<tr class="separator:ga780f8ca43e330193e4c34e7fec3745d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3d3e09eddd5ad474244b759a2442f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaff3d3e09eddd5ad474244b759a2442f1">BMUTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x12U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaff3d3e09eddd5ad474244b759a2442f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor undervoltage threshold control register address.  <a href="group__regmap.html#gaff3d3e09eddd5ad474244b759a2442f1">More...</a><br /></td></tr>
<tr class="separator:gaff3d3e09eddd5ad474244b759a2442f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d8f93b070ff29b7d78553fb722058e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gab6d8f93b070ff29b7d78553fb722058e">BMOTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x13U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gab6d8f93b070ff29b7d78553fb722058e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor overvoltage threshold control register address.  <a href="group__regmap.html#gab6d8f93b070ff29b7d78553fb722058e">More...</a><br /></td></tr>
<tr class="separator:gab6d8f93b070ff29b7d78553fb722058e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6f052541ea61be40843ff279584d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gafa6f052541ea61be40843ff279584d88">BMHC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x14U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gafa6f052541ea61be40843ff279584d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor hysteresis control register address.  <a href="group__regmap.html#gafa6f052541ea61be40843ff279584d88">More...</a><br /></td></tr>
<tr class="separator:gafa6f052541ea61be40843ff279584d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9071be42af700b3356857f22e7c44814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga9071be42af700b3356857f22e7c44814">VBADC1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x15U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga9071be42af700b3356857f22e7c44814"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for Vbat register 1 address.  <a href="group__regmap.html#ga9071be42af700b3356857f22e7c44814">More...</a><br /></td></tr>
<tr class="separator:ga9071be42af700b3356857f22e7c44814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c2a1ed145db3a63e8d0667dd27d345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gac2c2a1ed145db3a63e8d0667dd27d345">VBADC2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x16U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gac2c2a1ed145db3a63e8d0667dd27d345"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for Vbat register 2 address.  <a href="group__regmap.html#gac2c2a1ed145db3a63e8d0667dd27d345">More...</a><br /></td></tr>
<tr class="separator:gac2c2a1ed145db3a63e8d0667dd27d345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98bf3f94d02e9de64dc5ba9c67786470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga98bf3f94d02e9de64dc5ba9c67786470">BSADC1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x17U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga98bf3f94d02e9de64dc5ba9c67786470"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for Vbatsense register 1 address.  <a href="group__regmap.html#ga98bf3f94d02e9de64dc5ba9c67786470">More...</a><br /></td></tr>
<tr class="separator:ga98bf3f94d02e9de64dc5ba9c67786470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b09f7390f51654764b6df4046b332d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gad2b09f7390f51654764b6df4046b332d">BSADC2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x18U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gad2b09f7390f51654764b6df4046b332d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC conversion results for Vbatsense register 2 address.  <a href="group__regmap.html#gad2b09f7390f51654764b6df4046b332d">More...</a><br /></td></tr>
<tr class="separator:gad2b09f7390f51654764b6df4046b332d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c56ef1b5560aad9daa0cce9fc145727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga4c56ef1b5560aad9daa0cce9fc145727">SMPSC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x19U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga4c56ef1b5560aad9daa0cce9fc145727"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS control register address.  <a href="group__regmap.html#ga4c56ef1b5560aad9daa0cce9fc145727">More...</a><br /></td></tr>
<tr class="separator:ga4c56ef1b5560aad9daa0cce9fc145727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8c690f0e5651db1209fd3eb966dfca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3a8c690f0e5651db1209fd3eb966dfca">SMPSOVC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x1AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3a8c690f0e5651db1209fd3eb966dfca"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS out voltage control register address.  <a href="group__regmap.html#ga3a8c690f0e5651db1209fd3eb966dfca">More...</a><br /></td></tr>
<tr class="separator:ga3a8c690f0e5651db1209fd3eb966dfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572f28b0b1577de682af019640bbee24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga572f28b0b1577de682af019640bbee24">SUPVS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x1BU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga572f28b0b1577de682af019640bbee24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply voltage status register address.  <a href="group__regmap.html#ga572f28b0b1577de682af019640bbee24">More...</a><br /></td></tr>
<tr class="separator:ga572f28b0b1577de682af019640bbee24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361cda49d4e80bf77409f72c52baff64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga361cda49d4e80bf77409f72c52baff64">SUPIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x1CU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga361cda49d4e80bf77409f72c52baff64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt enable register address.  <a href="group__regmap.html#ga361cda49d4e80bf77409f72c52baff64">More...</a><br /></td></tr>
<tr class="separator:ga361cda49d4e80bf77409f72c52baff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Transceiver control registers (0x20 - 0x2F)</div></td></tr>
<tr class="memitem:ga4077c5b0c574aeb51e2ebd81f2aaf18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga4077c5b0c574aeb51e2ebd81f2aaf18a">CANC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x20U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga4077c5b0c574aeb51e2ebd81f2aaf18a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN control register address.  <a href="group__regmap.html#ga4077c5b0c574aeb51e2ebd81f2aaf18a">More...</a><br /></td></tr>
<tr class="separator:ga4077c5b0c574aeb51e2ebd81f2aaf18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a224c025c2c25fcc345261bce92feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga56a224c025c2c25fcc345261bce92feb">LINC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x21U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga56a224c025c2c25fcc345261bce92feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN control register address.  <a href="group__regmap.html#ga56a224c025c2c25fcc345261bce92feb">More...</a><br /></td></tr>
<tr class="separator:ga56a224c025c2c25fcc345261bce92feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf436c18bede09041a66ea686da130103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaf436c18bede09041a66ea686da130103">TS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x22U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaf436c18bede09041a66ea686da130103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver status register address.  <a href="group__regmap.html#gaf436c18bede09041a66ea686da130103">More...</a><br /></td></tr>
<tr class="separator:gaf436c18bede09041a66ea686da130103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3ffc363de828b2ebd8519370ac77479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaa3ffc363de828b2ebd8519370ac77479">TIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x23U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaa3ffc363de828b2ebd8519370ac77479"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt enable register address.  <a href="group__regmap.html#gaa3ffc363de828b2ebd8519370ac77479">More...</a><br /></td></tr>
<tr class="separator:gaa3ffc363de828b2ebd8519370ac77479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ecb1c96cfae175f5f00490e5e91e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga35ecb1c96cfae175f5f00490e5e91e88">DR_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x26U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga35ecb1c96cfae175f5f00490e5e91e88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data rate register address.  <a href="group__regmap.html#ga35ecb1c96cfae175f5f00490e5e91e88">More...</a><br /></td></tr>
<tr class="separator:ga35ecb1c96cfae175f5f00490e5e91e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55925bd6b662d89e9afeea9daf8ad4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga55925bd6b662d89e9afeea9daf8ad4b4">ID0_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x27U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga55925bd6b662d89e9afeea9daf8ad4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID register 0 address.  <a href="group__regmap.html#ga55925bd6b662d89e9afeea9daf8ad4b4">More...</a><br /></td></tr>
<tr class="separator:ga55925bd6b662d89e9afeea9daf8ad4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f29bcc022a20e2112ef3151c9be13c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga00f29bcc022a20e2112ef3151c9be13c">ID1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x28U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga00f29bcc022a20e2112ef3151c9be13c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID register 1 address.  <a href="group__regmap.html#ga00f29bcc022a20e2112ef3151c9be13c">More...</a><br /></td></tr>
<tr class="separator:ga00f29bcc022a20e2112ef3151c9be13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2772c8013751544562b1eae228482b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga2772c8013751544562b1eae228482b63">ID2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x29U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga2772c8013751544562b1eae228482b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID register 2 address.  <a href="group__regmap.html#ga2772c8013751544562b1eae228482b63">More...</a><br /></td></tr>
<tr class="separator:ga2772c8013751544562b1eae228482b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f3ccaed6d9d23609b78d82c60680a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga57f3ccaed6d9d23609b78d82c60680a7">ID3_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga57f3ccaed6d9d23609b78d82c60680a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID register 3 address.  <a href="group__regmap.html#ga57f3ccaed6d9d23609b78d82c60680a7">More...</a><br /></td></tr>
<tr class="separator:ga57f3ccaed6d9d23609b78d82c60680a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc942faa29f5020b1f0894d87c8d867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3cc942faa29f5020b1f0894d87c8d867">IDM0_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2BU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3cc942faa29f5020b1f0894d87c8d867"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask register 0 address.  <a href="group__regmap.html#ga3cc942faa29f5020b1f0894d87c8d867">More...</a><br /></td></tr>
<tr class="separator:ga3cc942faa29f5020b1f0894d87c8d867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d91e18213aa6fa1080308f09403988e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga9d91e18213aa6fa1080308f09403988e">IDM1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2CU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga9d91e18213aa6fa1080308f09403988e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask register 1 address.  <a href="group__regmap.html#ga9d91e18213aa6fa1080308f09403988e">More...</a><br /></td></tr>
<tr class="separator:ga9d91e18213aa6fa1080308f09403988e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab4297fff63635c9f929411b51dc28d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaab4297fff63635c9f929411b51dc28d2">IDM2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2DU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaab4297fff63635c9f929411b51dc28d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask register 2 address.  <a href="group__regmap.html#gaab4297fff63635c9f929411b51dc28d2">More...</a><br /></td></tr>
<tr class="separator:gaab4297fff63635c9f929411b51dc28d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fa1e5433d652b1ac26f9e9bbc16087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gad3fa1e5433d652b1ac26f9e9bbc16087">IDM3_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2EU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gad3fa1e5433d652b1ac26f9e9bbc16087"><td class="mdescLeft">&#160;</td><td class="mdescRight">ID mask register 3 address.  <a href="group__regmap.html#gad3fa1e5433d652b1ac26f9e9bbc16087">More...</a><br /></td></tr>
<tr class="separator:gad3fa1e5433d652b1ac26f9e9bbc16087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74603797289e818390592940a6ceccfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga74603797289e818390592940a6ceccfb">FC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x2FU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga74603797289e818390592940a6ceccfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame control register address.  <a href="group__regmap.html#ga74603797289e818390592940a6ceccfb">More...</a><br /></td></tr>
<tr class="separator:ga74603797289e818390592940a6ceccfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO control registers (0x30 - 0x4F)</div></td></tr>
<tr class="memitem:gab86eeec3055dccd1f4e8b61538a16d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gab86eeec3055dccd1f4e8b61538a16d72">HVIO1C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x30U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gab86eeec3055dccd1f4e8b61538a16d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 1 control register address.  <a href="group__regmap.html#gab86eeec3055dccd1f4e8b61538a16d72">More...</a><br /></td></tr>
<tr class="separator:gab86eeec3055dccd1f4e8b61538a16d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafc67d1706235338d52d899b26dc6ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gacafc67d1706235338d52d899b26dc6ab">HVIO2C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x31U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gacafc67d1706235338d52d899b26dc6ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 2 control register address.  <a href="group__regmap.html#gacafc67d1706235338d52d899b26dc6ab">More...</a><br /></td></tr>
<tr class="separator:gacafc67d1706235338d52d899b26dc6ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb3e885c247dea2fb4e984c65734af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga7cb3e885c247dea2fb4e984c65734af6">HVIO3C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x32U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga7cb3e885c247dea2fb4e984c65734af6"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 3 control register address.  <a href="group__regmap.html#ga7cb3e885c247dea2fb4e984c65734af6">More...</a><br /></td></tr>
<tr class="separator:ga7cb3e885c247dea2fb4e984c65734af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dbbace080ddf89d617ae3a78534a48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga0dbbace080ddf89d617ae3a78534a48b">HVIO4C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x33U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga0dbbace080ddf89d617ae3a78534a48b"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 4 control register address.  <a href="group__regmap.html#ga0dbbace080ddf89d617ae3a78534a48b">More...</a><br /></td></tr>
<tr class="separator:ga0dbbace080ddf89d617ae3a78534a48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831862c3d59dd01cf549a41b6eefd041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga831862c3d59dd01cf549a41b6eefd041">B0WUPTHRC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x34U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga831862c3d59dd01cf549a41b6eefd041"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 (HVIO 1 - 4) wake-up threshold control register address.  <a href="group__regmap.html#ga831862c3d59dd01cf549a41b6eefd041">More...</a><br /></td></tr>
<tr class="separator:ga831862c3d59dd01cf549a41b6eefd041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68529249d29402cb8fca5c4a644a591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae68529249d29402cb8fca5c4a644a591">B0WUPS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x35U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae68529249d29402cb8fca5c4a644a591"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 wake-up status register address.  <a href="group__regmap.html#gae68529249d29402cb8fca5c4a644a591">More...</a><br /></td></tr>
<tr class="separator:gae68529249d29402cb8fca5c4a644a591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22715c0554c7b6ff74452b663698912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae22715c0554c7b6ff74452b663698912">B0DRVS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x36U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae22715c0554c7b6ff74452b663698912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 driver status register address.  <a href="group__regmap.html#gae22715c0554c7b6ff74452b663698912">More...</a><br /></td></tr>
<tr class="separator:gae22715c0554c7b6ff74452b663698912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81eb730fe4e783523a747577007afcbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga81eb730fe4e783523a747577007afcbf">B0WUPIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x37U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga81eb730fe4e783523a747577007afcbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 wake-up interrupt enable register address.  <a href="group__regmap.html#ga81eb730fe4e783523a747577007afcbf">More...</a><br /></td></tr>
<tr class="separator:ga81eb730fe4e783523a747577007afcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86fe239b9ae092f4ce388f7a86d11f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga86fe239b9ae092f4ce388f7a86d11f31">B0FIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x38U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga86fe239b9ae092f4ce388f7a86d11f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 fail interrupt enable register address.  <a href="group__regmap.html#ga86fe239b9ae092f4ce388f7a86d11f31">More...</a><br /></td></tr>
<tr class="separator:ga86fe239b9ae092f4ce388f7a86d11f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11af1dc0a78214483ba073e986b52ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga11af1dc0a78214483ba073e986b52ed2">B0SCDTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x39U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga11af1dc0a78214483ba073e986b52ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 short-circuit detection threshold control register address.  <a href="group__regmap.html#ga11af1dc0a78214483ba073e986b52ed2">More...</a><br /></td></tr>
<tr class="separator:ga11af1dc0a78214483ba073e986b52ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3731660e337a3fb4d7caee0b1f4ebd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3731660e337a3fb4d7caee0b1f4ebd92">B0OLDTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x3AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3731660e337a3fb4d7caee0b1f4ebd92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 open-laod detection threshold control register address.  <a href="group__regmap.html#ga3731660e337a3fb4d7caee0b1f4ebd92">More...</a><br /></td></tr>
<tr class="separator:ga3731660e337a3fb4d7caee0b1f4ebd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8efb2b2c08796dcccca8fa509a9b63b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga8efb2b2c08796dcccca8fa509a9b63b7">HVIO5C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x40U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga8efb2b2c08796dcccca8fa509a9b63b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 5 control register address.  <a href="group__regmap.html#ga8efb2b2c08796dcccca8fa509a9b63b7">More...</a><br /></td></tr>
<tr class="separator:ga8efb2b2c08796dcccca8fa509a9b63b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7341df43fd831789b57f6384cbefc66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaa7341df43fd831789b57f6384cbefc66">HVIO6C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x41U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaa7341df43fd831789b57f6384cbefc66"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 6 control register address.  <a href="group__regmap.html#gaa7341df43fd831789b57f6384cbefc66">More...</a><br /></td></tr>
<tr class="separator:gaa7341df43fd831789b57f6384cbefc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec44744eeef309c85f19c794fdab9ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaec44744eeef309c85f19c794fdab9ad5">HVIO7C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x42U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaec44744eeef309c85f19c794fdab9ad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 7 control register address.  <a href="group__regmap.html#gaec44744eeef309c85f19c794fdab9ad5">More...</a><br /></td></tr>
<tr class="separator:gaec44744eeef309c85f19c794fdab9ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad035c15d9b16759681be9a30346ff9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gad035c15d9b16759681be9a30346ff9e1">HVIO8C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x43U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gad035c15d9b16759681be9a30346ff9e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO 8 control register address.  <a href="group__regmap.html#gad035c15d9b16759681be9a30346ff9e1">More...</a><br /></td></tr>
<tr class="separator:gad035c15d9b16759681be9a30346ff9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e3f8e26c03a6a0365288d919c0894e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga7e3f8e26c03a6a0365288d919c0894e5">B1WUPTHRC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x44U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga7e3f8e26c03a6a0365288d919c0894e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 (HVIO 5 - 8) wake-up threshold control register address.  <a href="group__regmap.html#ga7e3f8e26c03a6a0365288d919c0894e5">More...</a><br /></td></tr>
<tr class="separator:ga7e3f8e26c03a6a0365288d919c0894e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37280725fb7de1e8debc65605353a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae37280725fb7de1e8debc65605353a8f">B1WUPS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x45U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae37280725fb7de1e8debc65605353a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 wake-up status register address.  <a href="group__regmap.html#gae37280725fb7de1e8debc65605353a8f">More...</a><br /></td></tr>
<tr class="separator:gae37280725fb7de1e8debc65605353a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb7482822e3a16062b579e8931bc6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga6bb7482822e3a16062b579e8931bc6ec">B1DRVS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x46U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga6bb7482822e3a16062b579e8931bc6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 driver status register address.  <a href="group__regmap.html#ga6bb7482822e3a16062b579e8931bc6ec">More...</a><br /></td></tr>
<tr class="separator:ga6bb7482822e3a16062b579e8931bc6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae659696c9bd4136b9394c2bf80f30ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae659696c9bd4136b9394c2bf80f30ede">B1WUPIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x47U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae659696c9bd4136b9394c2bf80f30ede"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 wake-up interrupt enable register address.  <a href="group__regmap.html#gae659696c9bd4136b9394c2bf80f30ede">More...</a><br /></td></tr>
<tr class="separator:gae659696c9bd4136b9394c2bf80f30ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c3e221f04cba1a036ee6b86a36a851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gab6c3e221f04cba1a036ee6b86a36a851">B1FIE_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x48U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gab6c3e221f04cba1a036ee6b86a36a851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 fail interrupt enable register address.  <a href="group__regmap.html#gab6c3e221f04cba1a036ee6b86a36a851">More...</a><br /></td></tr>
<tr class="separator:gab6c3e221f04cba1a036ee6b86a36a851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45776a38b034e72dd44440a9d18ffbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga45776a38b034e72dd44440a9d18ffbdb">B1SCDTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x49U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga45776a38b034e72dd44440a9d18ffbdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 short-circuit detection threshold control register address.  <a href="group__regmap.html#ga45776a38b034e72dd44440a9d18ffbdb">More...</a><br /></td></tr>
<tr class="separator:ga45776a38b034e72dd44440a9d18ffbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34edf6e1c4b2c916914d3ea7729be537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga34edf6e1c4b2c916914d3ea7729be537">B1OLDTC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x4AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga34edf6e1c4b2c916914d3ea7729be537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 open-laod detection threshold control register address.  <a href="group__regmap.html#ga34edf6e1c4b2c916914d3ea7729be537">More...</a><br /></td></tr>
<tr class="separator:ga34edf6e1c4b2c916914d3ea7729be537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Timer control registers (0x50 - 0x5F)</div></td></tr>
<tr class="memitem:ga04b13effaffb5c5e5c8aa647916adf22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga04b13effaffb5c5e5c8aa647916adf22">TIM1C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x50U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga04b13effaffb5c5e5c8aa647916adf22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 control register address.  <a href="group__regmap.html#ga04b13effaffb5c5e5c8aa647916adf22">More...</a><br /></td></tr>
<tr class="separator:ga04b13effaffb5c5e5c8aa647916adf22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65449e5da4f6ccee91fb5829c416d701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga65449e5da4f6ccee91fb5829c416d701">TIM1DCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x51U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga65449e5da4f6ccee91fb5829c416d701"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 duty cycle control register address.  <a href="group__regmap.html#ga65449e5da4f6ccee91fb5829c416d701">More...</a><br /></td></tr>
<tr class="separator:ga65449e5da4f6ccee91fb5829c416d701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69e3fb86515e10cf2749070c41d7e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaf69e3fb86515e10cf2749070c41d7e95">TIM2C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x52U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaf69e3fb86515e10cf2749070c41d7e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 control register address.  <a href="group__regmap.html#gaf69e3fb86515e10cf2749070c41d7e95">More...</a><br /></td></tr>
<tr class="separator:gaf69e3fb86515e10cf2749070c41d7e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade17b5a3236d82c47d487d76a02ca43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gade17b5a3236d82c47d487d76a02ca43d">TIM2DCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x53U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gade17b5a3236d82c47d487d76a02ca43d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 duty cycle control register address.  <a href="group__regmap.html#gade17b5a3236d82c47d487d76a02ca43d">More...</a><br /></td></tr>
<tr class="separator:gade17b5a3236d82c47d487d76a02ca43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f99effbc060193d927d4aa0387721d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga36f99effbc060193d927d4aa0387721d">TIM3C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x54U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga36f99effbc060193d927d4aa0387721d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 3 control register address.  <a href="group__regmap.html#ga36f99effbc060193d927d4aa0387721d">More...</a><br /></td></tr>
<tr class="separator:ga36f99effbc060193d927d4aa0387721d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga877e2e73c9ab9ecbec0e9d0553ab9298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga877e2e73c9ab9ecbec0e9d0553ab9298">TIM3DCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x55U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga877e2e73c9ab9ecbec0e9d0553ab9298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 3 duty cycle control register address.  <a href="group__regmap.html#ga877e2e73c9ab9ecbec0e9d0553ab9298">More...</a><br /></td></tr>
<tr class="separator:ga877e2e73c9ab9ecbec0e9d0553ab9298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6377601ad6a228f9b6c681967e1af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3c6377601ad6a228f9b6c681967e1af9">TIM4C_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x56U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3c6377601ad6a228f9b6c681967e1af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 4 control register address.  <a href="group__regmap.html#ga3c6377601ad6a228f9b6c681967e1af9">More...</a><br /></td></tr>
<tr class="separator:ga3c6377601ad6a228f9b6c681967e1af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb1c8e999b8d433fd4faa7ccafab4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaceb1c8e999b8d433fd4faa7ccafab4a2">TIM4DCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x57U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaceb1c8e999b8d433fd4faa7ccafab4a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 4 duty cycle control register address.  <a href="group__regmap.html#gaceb1c8e999b8d433fd4faa7ccafab4a2">More...</a><br /></td></tr>
<tr class="separator:gaceb1c8e999b8d433fd4faa7ccafab4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt status registers (0x60 - 0x6F)</div></td></tr>
<tr class="memitem:gaad90cdc4a6111e7c01798e68fc512172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaad90cdc4a6111e7c01798e68fc512172">GIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x60U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaad90cdc4a6111e7c01798e68fc512172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global interrupt status register address.  <a href="group__regmap.html#gaad90cdc4a6111e7c01798e68fc512172">More...</a><br /></td></tr>
<tr class="separator:gaad90cdc4a6111e7c01798e68fc512172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d209e384e03e9c20ea16fd84c5de66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga01d209e384e03e9c20ea16fd84c5de66">SYSIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x61U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga01d209e384e03e9c20ea16fd84c5de66"><td class="mdescLeft">&#160;</td><td class="mdescRight">System interrupt status register address.  <a href="group__regmap.html#ga01d209e384e03e9c20ea16fd84c5de66">More...</a><br /></td></tr>
<tr class="separator:ga01d209e384e03e9c20ea16fd84c5de66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1d3f4fa44b4d05d728435eee8437700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae1d3f4fa44b4d05d728435eee8437700">SUPIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x62U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae1d3f4fa44b4d05d728435eee8437700"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supply interrupt status register address.  <a href="group__regmap.html#gae1d3f4fa44b4d05d728435eee8437700">More...</a><br /></td></tr>
<tr class="separator:gae1d3f4fa44b4d05d728435eee8437700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c905d343aa680ab076274623a227e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga7c905d343aa680ab076274623a227e85">TIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x63U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga7c905d343aa680ab076274623a227e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver interrupt status register address.  <a href="group__regmap.html#ga7c905d343aa680ab076274623a227e85">More...</a><br /></td></tr>
<tr class="separator:ga7c905d343aa680ab076274623a227e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da5fa0460117fa53e0e651dc7d18416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3da5fa0460117fa53e0e651dc7d18416">B0WUPIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x64U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3da5fa0460117fa53e0e651dc7d18416"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 wake-up interrupt status register address.  <a href="group__regmap.html#ga3da5fa0460117fa53e0e651dc7d18416">More...</a><br /></td></tr>
<tr class="separator:ga3da5fa0460117fa53e0e651dc7d18416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3cae9482f33a65af99a46b40ebef5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gabd3cae9482f33a65af99a46b40ebef5f">B0FIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x65U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gabd3cae9482f33a65af99a46b40ebef5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 0 fail interrupt status register address.  <a href="group__regmap.html#gabd3cae9482f33a65af99a46b40ebef5f">More...</a><br /></td></tr>
<tr class="separator:gabd3cae9482f33a65af99a46b40ebef5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b55f462e201671dc642c4f49b695ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga0b55f462e201671dc642c4f49b695ac4">B1WUPIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x66U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga0b55f462e201671dc642c4f49b695ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 wake-up interrupt status register address.  <a href="group__regmap.html#ga0b55f462e201671dc642c4f49b695ac4">More...</a><br /></td></tr>
<tr class="separator:ga0b55f462e201671dc642c4f49b695ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f92d9ff5dcc2ddf10a3c8b1ca5cbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gac0f92d9ff5dcc2ddf10a3c8b1ca5cbf1">B1FIS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x67U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gac0f92d9ff5dcc2ddf10a3c8b1ca5cbf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank 1 fail interrupt status register address.  <a href="group__regmap.html#gac0f92d9ff5dcc2ddf10a3c8b1ca5cbf1">More...</a><br /></td></tr>
<tr class="separator:gac0f92d9ff5dcc2ddf10a3c8b1ca5cbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa645ac7e6bc188f50623bf10202d875f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaa645ac7e6bc188f50623bf10202d875f">DM0_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x68U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaa645ac7e6bc188f50623bf10202d875f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 0 address.  <a href="group__regmap.html#gaa645ac7e6bc188f50623bf10202d875f">More...</a><br /></td></tr>
<tr class="separator:gaa645ac7e6bc188f50623bf10202d875f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef4729fb4c95d80813c3ce87e57c74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga8ef4729fb4c95d80813c3ce87e57c74d">DM1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x69U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga8ef4729fb4c95d80813c3ce87e57c74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 1 address.  <a href="group__regmap.html#ga8ef4729fb4c95d80813c3ce87e57c74d">More...</a><br /></td></tr>
<tr class="separator:ga8ef4729fb4c95d80813c3ce87e57c74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fc0260654cdc0e8b54d00d160d2b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gae9fc0260654cdc0e8b54d00d160d2b50">DM2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6AU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gae9fc0260654cdc0e8b54d00d160d2b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 2 address.  <a href="group__regmap.html#gae9fc0260654cdc0e8b54d00d160d2b50">More...</a><br /></td></tr>
<tr class="separator:gae9fc0260654cdc0e8b54d00d160d2b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad491ba251d17b015533ed392ccff2a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gad491ba251d17b015533ed392ccff2a4d">DM3_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6BU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gad491ba251d17b015533ed392ccff2a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 3 address.  <a href="group__regmap.html#gad491ba251d17b015533ed392ccff2a4d">More...</a><br /></td></tr>
<tr class="separator:gad491ba251d17b015533ed392ccff2a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b6984c5fa7c20fcb78c108771e8916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga74b6984c5fa7c20fcb78c108771e8916">DM4_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6CU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga74b6984c5fa7c20fcb78c108771e8916"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 4 address.  <a href="group__regmap.html#ga74b6984c5fa7c20fcb78c108771e8916">More...</a><br /></td></tr>
<tr class="separator:ga74b6984c5fa7c20fcb78c108771e8916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398a2f5085b41f0883d22d756195ad19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga398a2f5085b41f0883d22d756195ad19">DM5_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6DU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga398a2f5085b41f0883d22d756195ad19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 5 address.  <a href="group__regmap.html#ga398a2f5085b41f0883d22d756195ad19">More...</a><br /></td></tr>
<tr class="separator:ga398a2f5085b41f0883d22d756195ad19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732800b8da3cae7682d2eaa4d205d213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga732800b8da3cae7682d2eaa4d205d213">DM6_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6EU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga732800b8da3cae7682d2eaa4d205d213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 6 address.  <a href="group__regmap.html#ga732800b8da3cae7682d2eaa4d205d213">More...</a><br /></td></tr>
<tr class="separator:ga732800b8da3cae7682d2eaa4d205d213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a7ee75e500120dcd955888d98a58e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga82a7ee75e500120dcd955888d98a58e2">DM7_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x6FU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga82a7ee75e500120dcd955888d98a58e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data mask register 7 address.  <a href="group__regmap.html#ga82a7ee75e500120dcd955888d98a58e2">More...</a><br /></td></tr>
<tr class="separator:ga82a7ee75e500120dcd955888d98a58e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">MTPNV and ID registers (0x70 - 0x7F)</div></td></tr>
<tr class="memitem:ga08d14c27a2cfb90daff534d27779348f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga08d14c27a2cfb90daff534d27779348f">MTPNVS_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x70U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga08d14c27a2cfb90daff534d27779348f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPNV status register address.  <a href="group__regmap.html#ga08d14c27a2cfb90daff534d27779348f">More...</a><br /></td></tr>
<tr class="separator:ga08d14c27a2cfb90daff534d27779348f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4161366e4a5cd9013be8a7bec129ef55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga4161366e4a5cd9013be8a7bec129ef55">HVIOHSDRVC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x71U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga4161366e4a5cd9013be8a7bec129ef55"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO high-side driver control register address.  <a href="group__regmap.html#ga4161366e4a5cd9013be8a7bec129ef55">More...</a><br /></td></tr>
<tr class="separator:ga4161366e4a5cd9013be8a7bec129ef55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3afa9934298e6a20b110dfb3b198786f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga3afa9934298e6a20b110dfb3b198786f">HVIOLSDRVC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x72U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga3afa9934298e6a20b110dfb3b198786f"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO low-side driver control register address.  <a href="group__regmap.html#ga3afa9934298e6a20b110dfb3b198786f">More...</a><br /></td></tr>
<tr class="separator:ga3afa9934298e6a20b110dfb3b198786f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e8ee4dc05e988158792cc661c39fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga57e8ee4dc05e988158792cc661c39fc6">SUPC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x73U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga57e8ee4dc05e988158792cc661c39fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-up control register address.  <a href="group__regmap.html#ga57e8ee4dc05e988158792cc661c39fc6">More...</a><br /></td></tr>
<tr class="separator:ga57e8ee4dc05e988158792cc661c39fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a062badcf1accff7028004ba7f5950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga79a062badcf1accff7028004ba7f5950">SBCCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x74U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga79a062badcf1accff7028004ba7f5950"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC configuration control register address.  <a href="group__regmap.html#ga79a062badcf1accff7028004ba7f5950">More...</a><br /></td></tr>
<tr class="separator:ga79a062badcf1accff7028004ba7f5950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d6f6c0be48a1e2db9ddf451e830c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga35d6f6c0be48a1e2db9ddf451e830c6e">MTPNVCRCC_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x75U &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga35d6f6c0be48a1e2db9ddf451e830c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MTPVN CRC control register address.  <a href="group__regmap.html#ga35d6f6c0be48a1e2db9ddf451e830c6e">More...</a><br /></td></tr>
<tr class="separator:ga35d6f6c0be48a1e2db9ddf451e830c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d6f75f26cad393b4ec21455ed03010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#gaa4d6f75f26cad393b4ec21455ed03010">DID1_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x7EU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:gaa4d6f75f26cad393b4ec21455ed03010"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device identification register 1 address.  <a href="group__regmap.html#gaa4d6f75f26cad393b4ec21455ed03010">More...</a><br /></td></tr>
<tr class="separator:gaa4d6f75f26cad393b4ec21455ed03010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757e57c3826080fbc455fad551a06654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__regmap.html#ga757e57c3826080fbc455fad551a06654">DID2_ADDRESS</a>&#160;&#160;&#160;((uint8_t) 0x7FU &lt;&lt; 1U)</td></tr>
<tr class="memdesc:ga757e57c3826080fbc455fad551a06654"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device identification register 2 address.  <a href="group__regmap.html#ga757e57c3826080fbc455fad551a06654">More...</a><br /></td></tr>
<tr class="separator:ga757e57c3826080fbc455fad551a06654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Overtemperature warning interrupt configuration options (0x04:OTWIE[2])</div></td></tr>
<tr class="memitem:gad634af6136981110ece1e75b8b881ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysie__group.html#gad634af6136981110ece1e75b8b881ba2">OTWIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gad634af6136981110ece1e75b8b881ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable overtemperature warning interrupt.  <a href="group__sysie__group.html#gad634af6136981110ece1e75b8b881ba2">More...</a><br /></td></tr>
<tr class="separator:gad634af6136981110ece1e75b8b881ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643cf025e9c3af9d377dbce5cf06e717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysie__group.html#ga643cf025e9c3af9d377dbce5cf06e717">OTWIE_ENABLE</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga643cf025e9c3af9d377dbce5cf06e717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable overtemperature warning interrupt.  <a href="group__sysie__group.html#ga643cf025e9c3af9d377dbce5cf06e717">More...</a><br /></td></tr>
<tr class="separator:ga643cf025e9c3af9d377dbce5cf06e717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SPI failure interrupt configuration options (0x04:SPIFIE[1])</div></td></tr>
<tr class="memitem:ga2c3aef4580814584d611ab2caf9d4f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysie__group.html#ga2c3aef4580814584d611ab2caf9d4f2e">SPIFIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga2c3aef4580814584d611ab2caf9d4f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI failure interrupt.  <a href="group__sysie__group.html#ga2c3aef4580814584d611ab2caf9d4f2e">More...</a><br /></td></tr>
<tr class="separator:ga2c3aef4580814584d611ab2caf9d4f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd15b19067d8bdcbe1e13256bd2b3402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysie__group.html#gadd15b19067d8bdcbe1e13256bd2b3402">SPIFIE_ENABLE</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:gadd15b19067d8bdcbe1e13256bd2b3402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI failure interrupt.  <a href="group__sysie__group.html#gadd15b19067d8bdcbe1e13256bd2b3402">More...</a><br /></td></tr>
<tr class="separator:gadd15b19067d8bdcbe1e13256bd2b3402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SMPS status interrupt configuration options (0x1C:SMPSSIE[5])</div></td></tr>
<tr class="memitem:gac07811aff26dd36b92654104951a55ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#gac07811aff26dd36b92654104951a55ce">SMPSSIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gac07811aff26dd36b92654104951a55ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SMPS status interrupt.  <a href="group__supie__group.html#gac07811aff26dd36b92654104951a55ce">More...</a><br /></td></tr>
<tr class="separator:gac07811aff26dd36b92654104951a55ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6959336b974e98d975828fd25e2f2e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#ga6959336b974e98d975828fd25e2f2e73">SMPSSIE_ENABLE</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga6959336b974e98d975828fd25e2f2e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SMPS status interrupt.  <a href="group__supie__group.html#ga6959336b974e98d975828fd25e2f2e73">More...</a><br /></td></tr>
<tr class="separator:ga6959336b974e98d975828fd25e2f2e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Battery monitor overvoltage interrupt configuration options (0x1C:BMOIE[4])</div></td></tr>
<tr class="memitem:gad268fbc1a8a2965c1aec6a55a96ef321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#gad268fbc1a8a2965c1aec6a55a96ef321">BMOIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gad268fbc1a8a2965c1aec6a55a96ef321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable battery monitor overvoltage interrupt.  <a href="group__supie__group.html#gad268fbc1a8a2965c1aec6a55a96ef321">More...</a><br /></td></tr>
<tr class="separator:gad268fbc1a8a2965c1aec6a55a96ef321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0dade7421c0e167de9c88c1112d6fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#gac0dade7421c0e167de9c88c1112d6fb4">BMOIE_ENABLE</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:gac0dade7421c0e167de9c88c1112d6fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable battery monitor overvoltage interrupt.  <a href="group__supie__group.html#gac0dade7421c0e167de9c88c1112d6fb4">More...</a><br /></td></tr>
<tr class="separator:gac0dade7421c0e167de9c88c1112d6fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Battery monitor undervoltage interrupt configuration options (0x1C:BMUIE[3])</div></td></tr>
<tr class="memitem:ga134f343932aacd76df627c705bc9f169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#ga134f343932aacd76df627c705bc9f169">BMUIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga134f343932aacd76df627c705bc9f169"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable battery monitor undervoltage interrupt.  <a href="group__supie__group.html#ga134f343932aacd76df627c705bc9f169">More...</a><br /></td></tr>
<tr class="separator:ga134f343932aacd76df627c705bc9f169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c41e50c50e718ccb430eeece8de863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#ga48c41e50c50e718ccb430eeece8de863">BMUIE_ENABLE</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga48c41e50c50e718ccb430eeece8de863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable battery monitor undervoltage interrupt.  <a href="group__supie__group.html#ga48c41e50c50e718ccb430eeece8de863">More...</a><br /></td></tr>
<tr class="separator:ga48c41e50c50e718ccb430eeece8de863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">VEXT overvoltage interrupt configuration options (0x1C:VEXTOIE[2])</div></td></tr>
<tr class="memitem:gaad4afba615336754d8c6719d3967cdf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#gaad4afba615336754d8c6719d3967cdf7">VEXTOIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gaad4afba615336754d8c6719d3967cdf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable VEXT overvoltage interrupt.  <a href="group__supie__group.html#gaad4afba615336754d8c6719d3967cdf7">More...</a><br /></td></tr>
<tr class="separator:gaad4afba615336754d8c6719d3967cdf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78014174d668de5041457070988fd5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#ga78014174d668de5041457070988fd5a1">VEXTOIE_ENABLE</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga78014174d668de5041457070988fd5a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable VEXT overvoltage interrupt.  <a href="group__supie__group.html#ga78014174d668de5041457070988fd5a1">More...</a><br /></td></tr>
<tr class="separator:ga78014174d668de5041457070988fd5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">VEXT undervoltage interrupt configuration options (0x1C:VEXTUIE[1])</div></td></tr>
<tr class="memitem:ga96e1616bbebb826ab5b310d0f175cfca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#ga96e1616bbebb826ab5b310d0f175cfca">VEXTUIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga96e1616bbebb826ab5b310d0f175cfca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable VEXT undervoltage interrupt.  <a href="group__supie__group.html#ga96e1616bbebb826ab5b310d0f175cfca">More...</a><br /></td></tr>
<tr class="separator:ga96e1616bbebb826ab5b310d0f175cfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2c01d09ca0d93b4dae9761d066fe03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#gabe2c01d09ca0d93b4dae9761d066fe03">VEXTUIE_ENABLE</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:gabe2c01d09ca0d93b4dae9761d066fe03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable VEXT undervoltage interrupt.  <a href="group__supie__group.html#gabe2c01d09ca0d93b4dae9761d066fe03">More...</a><br /></td></tr>
<tr class="separator:gabe2c01d09ca0d93b4dae9761d066fe03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">V1UIE undervoltage interrupt configuration options (0x1C:V1UIE[0])</div></td></tr>
<tr class="memitem:ga84f76f7f85e3ff3caff55b857f3d5143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#ga84f76f7f85e3ff3caff55b857f3d5143">V1UIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga84f76f7f85e3ff3caff55b857f3d5143"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable V1 undervoltage interrupt.  <a href="group__supie__group.html#ga84f76f7f85e3ff3caff55b857f3d5143">More...</a><br /></td></tr>
<tr class="separator:ga84f76f7f85e3ff3caff55b857f3d5143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cb1bec9a5dad544ffa82153adb729f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__supie__group.html#gaf2cb1bec9a5dad544ffa82153adb729f">V1UIE_ENABLE</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:gaf2cb1bec9a5dad544ffa82153adb729f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable V1 undervoltage interrupt.  <a href="group__supie__group.html#gaf2cb1bec9a5dad544ffa82153adb729f">More...</a><br /></td></tr>
<tr class="separator:gaf2cb1bec9a5dad544ffa82153adb729f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN bus silence interrupt configuration options (0x23:CBSIE[4])</div></td></tr>
<tr class="memitem:ga8a5286cf2bd18839f96a9c8c25c0e816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tie__group.html#ga8a5286cf2bd18839f96a9c8c25c0e816">CBSIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga8a5286cf2bd18839f96a9c8c25c0e816"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CAN bus silence interrupt.  <a href="group__tie__group.html#ga8a5286cf2bd18839f96a9c8c25c0e816">More...</a><br /></td></tr>
<tr class="separator:ga8a5286cf2bd18839f96a9c8c25c0e816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152ed884361e299512059800783c6eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tie__group.html#ga152ed884361e299512059800783c6eec">CBSIE_ENABLE</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga152ed884361e299512059800783c6eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CAN bus silence interrupt.  <a href="group__tie__group.html#ga152ed884361e299512059800783c6eec">More...</a><br /></td></tr>
<tr class="separator:ga152ed884361e299512059800783c6eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">LIN 2 wake-up interrupt configuration options (0x23:LWI2E[3])</div></td></tr>
<tr class="memitem:gaf61a67cc120ec0f69ef626c73693df2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tie__group.html#gaf61a67cc120ec0f69ef626c73693df2a">L2WIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gaf61a67cc120ec0f69ef626c73693df2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LIN 2 wake-up interrupt.  <a href="group__tie__group.html#gaf61a67cc120ec0f69ef626c73693df2a">More...</a><br /></td></tr>
<tr class="separator:gaf61a67cc120ec0f69ef626c73693df2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0681d6646d284226eaef82a262030c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tie__group.html#ga0681d6646d284226eaef82a262030c94">L2WIE_ENABLE</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga0681d6646d284226eaef82a262030c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LIN 2 wake-up interrupt.  <a href="group__tie__group.html#ga0681d6646d284226eaef82a262030c94">More...</a><br /></td></tr>
<tr class="separator:ga0681d6646d284226eaef82a262030c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">LIN 1 wake-up interrupt configuration options (0x23:LWI2E[2])</div></td></tr>
<tr class="memitem:gacebbe4b2f3a4b1846e04c071727f8241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tie__group.html#gacebbe4b2f3a4b1846e04c071727f8241">L1WIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gacebbe4b2f3a4b1846e04c071727f8241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LIN 1 wake-up interrupt.  <a href="group__tie__group.html#gacebbe4b2f3a4b1846e04c071727f8241">More...</a><br /></td></tr>
<tr class="separator:gacebbe4b2f3a4b1846e04c071727f8241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae940be711deeaea905848b710b549d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tie__group.html#gae940be711deeaea905848b710b549d2a">L1WIE_ENABLE</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gae940be711deeaea905848b710b549d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LIN 1 wake-up interrupt.  <a href="group__tie__group.html#gae940be711deeaea905848b710b549d2a">More...</a><br /></td></tr>
<tr class="separator:gae940be711deeaea905848b710b549d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN failure interrupt configuration options (0x23:CFIE[1])</div></td></tr>
<tr class="memitem:gae74da18a120438cc675c3126b4217e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tie__group.html#gae74da18a120438cc675c3126b4217e8a">CFIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gae74da18a120438cc675c3126b4217e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CAN failure interrupt.  <a href="group__tie__group.html#gae74da18a120438cc675c3126b4217e8a">More...</a><br /></td></tr>
<tr class="separator:gae74da18a120438cc675c3126b4217e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60188f20e9d07d82145656fd51cd38eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tie__group.html#ga60188f20e9d07d82145656fd51cd38eb">CFIE_ENABLE</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga60188f20e9d07d82145656fd51cd38eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CAN failure interrupt.  <a href="group__tie__group.html#ga60188f20e9d07d82145656fd51cd38eb">More...</a><br /></td></tr>
<tr class="separator:ga60188f20e9d07d82145656fd51cd38eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN wake-up interrupt configuration options (0x23:CWIE[0])</div></td></tr>
<tr class="memitem:gaa090bad88b46e7ff2586e0e6c646049f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tie__group.html#gaa090bad88b46e7ff2586e0e6c646049f">CWIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gaa090bad88b46e7ff2586e0e6c646049f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CAN wake-up interrupt.  <a href="group__tie__group.html#gaa090bad88b46e7ff2586e0e6c646049f">More...</a><br /></td></tr>
<tr class="separator:gaa090bad88b46e7ff2586e0e6c646049f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a51ce3ac100dc90426fdfd65a3e0a4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tie__group.html#ga2a51ce3ac100dc90426fdfd65a3e0a4f">CWIE_ENABLE</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga2a51ce3ac100dc90426fdfd65a3e0a4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CAN wake-up interrupt.  <a href="group__tie__group.html#ga2a51ce3ac100dc90426fdfd65a3e0a4f">More...</a><br /></td></tr>
<tr class="separator:ga2a51ce3ac100dc90426fdfd65a3e0a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO4/8 falling edge interrupt configuration options (0x37:IO4FEIE[7]/0x47:IO8FEIE[7])</div></td></tr>
<tr class="memitem:ga8abfd9047cc8e838fa9072c0a1675b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#ga8abfd9047cc8e838fa9072c0a1675b56">IO48FEIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga8abfd9047cc8e838fa9072c0a1675b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 4/8 falling edge interrupt.  <a href="group__bnwupie__group.html#ga8abfd9047cc8e838fa9072c0a1675b56">More...</a><br /></td></tr>
<tr class="separator:ga8abfd9047cc8e838fa9072c0a1675b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99e6af1781864f2b9b932bdbe879fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#gab99e6af1781864f2b9b932bdbe879fd2">IO48FEIE_ENABLE</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:gab99e6af1781864f2b9b932bdbe879fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 4/8 falling edge interrupt.  <a href="group__bnwupie__group.html#gab99e6af1781864f2b9b932bdbe879fd2">More...</a><br /></td></tr>
<tr class="separator:gab99e6af1781864f2b9b932bdbe879fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO4/8 rising edge interrupt configuration options (0x37:IO4REIE[6]/0x47:IO8REIE[6])</div></td></tr>
<tr class="memitem:gadb5cc59274e58ec1d130dc3860b42180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#gadb5cc59274e58ec1d130dc3860b42180">IO48REIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gadb5cc59274e58ec1d130dc3860b42180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 4/8 rising edge interrupt.  <a href="group__bnwupie__group.html#gadb5cc59274e58ec1d130dc3860b42180">More...</a><br /></td></tr>
<tr class="separator:gadb5cc59274e58ec1d130dc3860b42180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba7639023c1f3ff4b8f498e4078b665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#ga3ba7639023c1f3ff4b8f498e4078b665">IO48REIE_ENABLE</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:ga3ba7639023c1f3ff4b8f498e4078b665"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 4/8 rising edge interrupt.  <a href="group__bnwupie__group.html#ga3ba7639023c1f3ff4b8f498e4078b665">More...</a><br /></td></tr>
<tr class="separator:ga3ba7639023c1f3ff4b8f498e4078b665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO3/7 falling edge interrupt configuration options (0x37:IO3FEIE[5]/0x47:IO7FEIE[5])</div></td></tr>
<tr class="memitem:gab012d60dd8ad346b075c9d7cd3e947bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#gab012d60dd8ad346b075c9d7cd3e947bb">IO37FEIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gab012d60dd8ad346b075c9d7cd3e947bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 3/7 falling edge interrupt.  <a href="group__bnwupie__group.html#gab012d60dd8ad346b075c9d7cd3e947bb">More...</a><br /></td></tr>
<tr class="separator:gab012d60dd8ad346b075c9d7cd3e947bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95c8c5d3525cf42456b407946eb15dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#ga95c8c5d3525cf42456b407946eb15dac">IO37FEIE_ENABLE</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga95c8c5d3525cf42456b407946eb15dac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 3/7 falling edge interrupt.  <a href="group__bnwupie__group.html#ga95c8c5d3525cf42456b407946eb15dac">More...</a><br /></td></tr>
<tr class="separator:ga95c8c5d3525cf42456b407946eb15dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO3/7 rising edge interrupt configuration options (0x37:IO3REIE[4]/0x47:IO7REIE[4])</div></td></tr>
<tr class="memitem:gada67e63ac2974800fa022d524e9d2454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#gada67e63ac2974800fa022d524e9d2454">IO37REIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gada67e63ac2974800fa022d524e9d2454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 3/7 rising edge interrupt.  <a href="group__bnwupie__group.html#gada67e63ac2974800fa022d524e9d2454">More...</a><br /></td></tr>
<tr class="separator:gada67e63ac2974800fa022d524e9d2454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30597537b90dcfbb4180e8ce90bc0791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#ga30597537b90dcfbb4180e8ce90bc0791">IO37REIE_ENABLE</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga30597537b90dcfbb4180e8ce90bc0791"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 3/7 rising edge interrupt.  <a href="group__bnwupie__group.html#ga30597537b90dcfbb4180e8ce90bc0791">More...</a><br /></td></tr>
<tr class="separator:ga30597537b90dcfbb4180e8ce90bc0791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO2/6 falling edge interrupt configuration options (0x37:IO2FEIE[3]/0x47:IO6FEIE[3])</div></td></tr>
<tr class="memitem:gaae425ea8c55af663fe6f0fe950afff7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#gaae425ea8c55af663fe6f0fe950afff7e">IO26FEIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gaae425ea8c55af663fe6f0fe950afff7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 2/6 falling edge interrupt.  <a href="group__bnwupie__group.html#gaae425ea8c55af663fe6f0fe950afff7e">More...</a><br /></td></tr>
<tr class="separator:gaae425ea8c55af663fe6f0fe950afff7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab23ce0c9f41ca1a694b4550beafe1d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#gab23ce0c9f41ca1a694b4550beafe1d2a">IO26FEIE_ENABLE</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:gab23ce0c9f41ca1a694b4550beafe1d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 2/6 falling edge interrupt.  <a href="group__bnwupie__group.html#gab23ce0c9f41ca1a694b4550beafe1d2a">More...</a><br /></td></tr>
<tr class="separator:gab23ce0c9f41ca1a694b4550beafe1d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO2/6 rising edge interrupt configuration options (0x37:IO2REIE[2]/0x47:IO6[REIE[2])</div></td></tr>
<tr class="memitem:gad3d0831991d8afbf9a21374b854f4c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#gad3d0831991d8afbf9a21374b854f4c23">IO26REIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gad3d0831991d8afbf9a21374b854f4c23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 2/6 rising edge interrupt.  <a href="group__bnwupie__group.html#gad3d0831991d8afbf9a21374b854f4c23">More...</a><br /></td></tr>
<tr class="separator:gad3d0831991d8afbf9a21374b854f4c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0fe583646d63e73bab91b1b0107a2e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#gac0fe583646d63e73bab91b1b0107a2e4">IO26REIE_ENABLE</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gac0fe583646d63e73bab91b1b0107a2e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 2/6 rising edge interrupt.  <a href="group__bnwupie__group.html#gac0fe583646d63e73bab91b1b0107a2e4">More...</a><br /></td></tr>
<tr class="separator:gac0fe583646d63e73bab91b1b0107a2e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO1/5 falling edge interrupt configuration options (0x37:IO1FEIE[1]/0x47:IO5FEIE[1])</div></td></tr>
<tr class="memitem:gafa5dddd3598e77814eaf2bdd1fa4ace4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#gafa5dddd3598e77814eaf2bdd1fa4ace4">IO15FEIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gafa5dddd3598e77814eaf2bdd1fa4ace4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 1/5 falling edge interrupt.  <a href="group__bnwupie__group.html#gafa5dddd3598e77814eaf2bdd1fa4ace4">More...</a><br /></td></tr>
<tr class="separator:gafa5dddd3598e77814eaf2bdd1fa4ace4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8594db625e26eb7f54bb2a65394cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#ga5c8594db625e26eb7f54bb2a65394cb7">IO15FEIE_ENABLE</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga5c8594db625e26eb7f54bb2a65394cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 1/5 falling edge interrupt.  <a href="group__bnwupie__group.html#ga5c8594db625e26eb7f54bb2a65394cb7">More...</a><br /></td></tr>
<tr class="separator:ga5c8594db625e26eb7f54bb2a65394cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO1/5 rising edge interrupt configuration options (0x37:IO1REIE[0]/0x47:IO1REIE[0])</div></td></tr>
<tr class="memitem:gaaa421a47d5fd117cfd4b97dffdf91ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#gaaa421a47d5fd117cfd4b97dffdf91ed7">IO15REIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gaaa421a47d5fd117cfd4b97dffdf91ed7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 1/5 rising edge interrupt.  <a href="group__bnwupie__group.html#gaaa421a47d5fd117cfd4b97dffdf91ed7">More...</a><br /></td></tr>
<tr class="separator:gaaa421a47d5fd117cfd4b97dffdf91ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007632a2dd4aded11473801738946cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnwupie__group.html#ga007632a2dd4aded11473801738946cc5">IO15REIE_ENABLE</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga007632a2dd4aded11473801738946cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 1/5 rising edge interrupt.  <a href="group__bnwupie__group.html#ga007632a2dd4aded11473801738946cc5">More...</a><br /></td></tr>
<tr class="separator:ga007632a2dd4aded11473801738946cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO4/8 short circuit interrupt configuration options (0x38:IO4SCIE[7] / 0x48:IO8SCIE[7])</div></td></tr>
<tr class="memitem:gae80951142652191648df21b91656c69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#gae80951142652191648df21b91656c69a">IO48SCIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gae80951142652191648df21b91656c69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 4/8 short circuit interrupt.  <a href="group__bnfie__group.html#gae80951142652191648df21b91656c69a">More...</a><br /></td></tr>
<tr class="separator:gae80951142652191648df21b91656c69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac26823013dde28e01c876eb9495eb63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#gaac26823013dde28e01c876eb9495eb63">IO48SCIE_ENABLE</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:gaac26823013dde28e01c876eb9495eb63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 4/8 short circuit interrupt.  <a href="group__bnfie__group.html#gaac26823013dde28e01c876eb9495eb63">More...</a><br /></td></tr>
<tr class="separator:gaac26823013dde28e01c876eb9495eb63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO4/8 open load interrupt configuration options (0x38:IO4OLIE[6] / 0x48:IO8OLIE[6])</div></td></tr>
<tr class="memitem:ga46cb62addbb666948bad25f98a375527"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#ga46cb62addbb666948bad25f98a375527">IO48OLIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga46cb62addbb666948bad25f98a375527"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 4/8 open load interrupt.  <a href="group__bnfie__group.html#ga46cb62addbb666948bad25f98a375527">More...</a><br /></td></tr>
<tr class="separator:ga46cb62addbb666948bad25f98a375527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97bb6b8075c7f6d3bfd159d9ffd5a161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#ga97bb6b8075c7f6d3bfd159d9ffd5a161">IO48OLIE_ENABLE</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:ga97bb6b8075c7f6d3bfd159d9ffd5a161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 4/8 open load interrupt.  <a href="group__bnfie__group.html#ga97bb6b8075c7f6d3bfd159d9ffd5a161">More...</a><br /></td></tr>
<tr class="separator:ga97bb6b8075c7f6d3bfd159d9ffd5a161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO3/7 short circuit interrupt configuration options (0x38:IO3SCIE[5] / 0x48:IO7SCIE[5])</div></td></tr>
<tr class="memitem:gad1b32feac2484432e818d18cea7cc7e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#gad1b32feac2484432e818d18cea7cc7e3">IO37SCIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gad1b32feac2484432e818d18cea7cc7e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 3/7 short circuit interrupt.  <a href="group__bnfie__group.html#gad1b32feac2484432e818d18cea7cc7e3">More...</a><br /></td></tr>
<tr class="separator:gad1b32feac2484432e818d18cea7cc7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57dfb0b1f2f616379b9a53f0b7d91745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#ga57dfb0b1f2f616379b9a53f0b7d91745">IO37SCIE_ENABLE</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga57dfb0b1f2f616379b9a53f0b7d91745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 3/7 short circuit interrupt.  <a href="group__bnfie__group.html#ga57dfb0b1f2f616379b9a53f0b7d91745">More...</a><br /></td></tr>
<tr class="separator:ga57dfb0b1f2f616379b9a53f0b7d91745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO3/7 open load interrupt configuration options (0x38:IO3OLIE[4] / 0x48:IO7OLIE[4])</div></td></tr>
<tr class="memitem:gacf0bc76e081a980dad4bf0ab54cf5409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#gacf0bc76e081a980dad4bf0ab54cf5409">IO37OLIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gacf0bc76e081a980dad4bf0ab54cf5409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 3/7 open load interrupt.  <a href="group__bnfie__group.html#gacf0bc76e081a980dad4bf0ab54cf5409">More...</a><br /></td></tr>
<tr class="separator:gacf0bc76e081a980dad4bf0ab54cf5409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae458c0458bf70362bb94fc3798d2edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#gaae458c0458bf70362bb94fc3798d2edb">IO37OLIE_ENABLE</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:gaae458c0458bf70362bb94fc3798d2edb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 3/7 open load interrupt.  <a href="group__bnfie__group.html#gaae458c0458bf70362bb94fc3798d2edb">More...</a><br /></td></tr>
<tr class="separator:gaae458c0458bf70362bb94fc3798d2edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO2/6 short circuit interrupt configuration options (0x38:IO2SCIE[3] / 0x48:IO6SCIE[3])</div></td></tr>
<tr class="memitem:ga844edab49add845b627a209782b8781c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#ga844edab49add845b627a209782b8781c">IO26SCIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga844edab49add845b627a209782b8781c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 2/6 short circuit interrupt.  <a href="group__bnfie__group.html#ga844edab49add845b627a209782b8781c">More...</a><br /></td></tr>
<tr class="separator:ga844edab49add845b627a209782b8781c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40dbb4bdf4862462c04bfb8f6dbb6c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#ga40dbb4bdf4862462c04bfb8f6dbb6c0a">IO26SCIE_ENABLE</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga40dbb4bdf4862462c04bfb8f6dbb6c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 2/6 short circuit interrupt.  <a href="group__bnfie__group.html#ga40dbb4bdf4862462c04bfb8f6dbb6c0a">More...</a><br /></td></tr>
<tr class="separator:ga40dbb4bdf4862462c04bfb8f6dbb6c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO2/6 open load interrupt configuration options (0x38:IO2OLIE[2] / 0x48:IO6OLIE[2])</div></td></tr>
<tr class="memitem:ga902e0adc3feed494220fb7f4edbd2b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#ga902e0adc3feed494220fb7f4edbd2b98">IO26OLIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga902e0adc3feed494220fb7f4edbd2b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 2/6 open load interrupt.  <a href="group__bnfie__group.html#ga902e0adc3feed494220fb7f4edbd2b98">More...</a><br /></td></tr>
<tr class="separator:ga902e0adc3feed494220fb7f4edbd2b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478c517d0874578d19158b9c8062c231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#ga478c517d0874578d19158b9c8062c231">IO26OLIE_ENABLE</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga478c517d0874578d19158b9c8062c231"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 2/6 open load interrupt.  <a href="group__bnfie__group.html#ga478c517d0874578d19158b9c8062c231">More...</a><br /></td></tr>
<tr class="separator:ga478c517d0874578d19158b9c8062c231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO1/5 short circuit interrupt configuration options (0x38:IO1SCIE[1] / 0x48:IO5SCIE[1])</div></td></tr>
<tr class="memitem:gadc8141fe84306d9f7fe0c914921287c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#gadc8141fe84306d9f7fe0c914921287c2">IO15SCIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gadc8141fe84306d9f7fe0c914921287c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 1/5 short circuit interrupt.  <a href="group__bnfie__group.html#gadc8141fe84306d9f7fe0c914921287c2">More...</a><br /></td></tr>
<tr class="separator:gadc8141fe84306d9f7fe0c914921287c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b24fd3037231522aca88892d331551e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#ga3b24fd3037231522aca88892d331551e">IO15SCIE_ENABLE</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga3b24fd3037231522aca88892d331551e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 1/5 short circuit interrupt.  <a href="group__bnfie__group.html#ga3b24fd3037231522aca88892d331551e">More...</a><br /></td></tr>
<tr class="separator:ga3b24fd3037231522aca88892d331551e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO1/5 open load interrupt configuration options (0x38:IO1OLIE[0] / 0x48:IO5OLIE[1])</div></td></tr>
<tr class="memitem:ga20a66e1ea53e054dc292ba575f52fd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#ga20a66e1ea53e054dc292ba575f52fd95">IO15OLIE_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga20a66e1ea53e054dc292ba575f52fd95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HVIO 1/5 open load interrupt.  <a href="group__bnfie__group.html#ga20a66e1ea53e054dc292ba575f52fd95">More...</a><br /></td></tr>
<tr class="separator:ga20a66e1ea53e054dc292ba575f52fd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628c7b2a462371f3bc29d8d5645e599f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bnfie__group.html#ga628c7b2a462371f3bc29d8d5645e599f">IO15OLIE_ENABLE</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga628c7b2a462371f3bc29d8d5645e599f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO 1/5 open load interrupt.  <a href="group__bnfie__group.html#ga628c7b2a462371f3bc29d8d5645e599f">More...</a><br /></td></tr>
<tr class="separator:ga628c7b2a462371f3bc29d8d5645e599f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO8 high-side driver configuration options (0x71:IO8HOC[7])</div></td></tr>
<tr class="memitem:ga18072701c2c1f6f2d3b2049cbb4766ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#ga18072701c2c1f6f2d3b2049cbb4766ef">HHSDC_IO8HOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga18072701c2c1f6f2d3b2049cbb4766ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO8 high-side driver is controlled by the setting in the HVIO8 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvhsc__group.html#ga18072701c2c1f6f2d3b2049cbb4766ef">More...</a><br /></td></tr>
<tr class="separator:ga18072701c2c1f6f2d3b2049cbb4766ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b4874783fc25f072ba225c2163b56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#ga80b4874783fc25f072ba225c2163b56a">HHSDC_IO8HOC_DISABLED</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga80b4874783fc25f072ba225c2163b56a"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO8 high-side driver is off, regardless of the setting in the HVIO8 control register.  <a href="group__mtpnvhsc__group.html#ga80b4874783fc25f072ba225c2163b56a">More...</a><br /></td></tr>
<tr class="separator:ga80b4874783fc25f072ba225c2163b56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO7 high-side driver configuration options (0x71:IO7HOC[6])</div></td></tr>
<tr class="memitem:ga29a7f0f04037302122687c4baaaa557a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#ga29a7f0f04037302122687c4baaaa557a">HHSDC_IO7HOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga29a7f0f04037302122687c4baaaa557a"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO7 high-side driver is controlled by the setting in the HVIO7 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvhsc__group.html#ga29a7f0f04037302122687c4baaaa557a">More...</a><br /></td></tr>
<tr class="separator:ga29a7f0f04037302122687c4baaaa557a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931fd222f843d6d17e431ec4c3cba787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#ga931fd222f843d6d17e431ec4c3cba787">HHSDC_IO7HOC_DISABLED</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:ga931fd222f843d6d17e431ec4c3cba787"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO7 high-side driver is off, regardless of the setting in the HVIO7 control register.  <a href="group__mtpnvhsc__group.html#ga931fd222f843d6d17e431ec4c3cba787">More...</a><br /></td></tr>
<tr class="separator:ga931fd222f843d6d17e431ec4c3cba787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO6 high-side driver configuration options (0x71:IO6HOC[5])</div></td></tr>
<tr class="memitem:ga5aecd8b1bc09fe5a1c180f49b233b5d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#ga5aecd8b1bc09fe5a1c180f49b233b5d9">HHSDC_IO6HOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga5aecd8b1bc09fe5a1c180f49b233b5d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO6 high-side driver is controlled by the setting in the HVIO6 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvhsc__group.html#ga5aecd8b1bc09fe5a1c180f49b233b5d9">More...</a><br /></td></tr>
<tr class="separator:ga5aecd8b1bc09fe5a1c180f49b233b5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011f096aaf0b264041feb216fa2021e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#ga011f096aaf0b264041feb216fa2021e5">HHSDC_IO6HOC_DISABLED</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga011f096aaf0b264041feb216fa2021e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO6 high-side driver is off, regardless of the setting in the HVIO6 control register.  <a href="group__mtpnvhsc__group.html#ga011f096aaf0b264041feb216fa2021e5">More...</a><br /></td></tr>
<tr class="separator:ga011f096aaf0b264041feb216fa2021e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO5 high-side driver configuration options (0x71:IO5HOC[4])</div></td></tr>
<tr class="memitem:gad5ed09bb66c1cefd395a8c2044b1faaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#gad5ed09bb66c1cefd395a8c2044b1faaf">HHSDC_IO5HOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gad5ed09bb66c1cefd395a8c2044b1faaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO5 high-side driver is controlled by the setting in the HVIO5 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvhsc__group.html#gad5ed09bb66c1cefd395a8c2044b1faaf">More...</a><br /></td></tr>
<tr class="separator:gad5ed09bb66c1cefd395a8c2044b1faaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95a60c64db2abee0e1765d5b7c502e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#gad95a60c64db2abee0e1765d5b7c502e7">HHSDC_IO5HOC_DISABLED</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:gad95a60c64db2abee0e1765d5b7c502e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO5 high-side driver is off, regardless of the setting in the HVIO5 control register.  <a href="group__mtpnvhsc__group.html#gad95a60c64db2abee0e1765d5b7c502e7">More...</a><br /></td></tr>
<tr class="separator:gad95a60c64db2abee0e1765d5b7c502e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO4 high-side driver configuration options (0x71:IO4HOC[3])</div></td></tr>
<tr class="memitem:ga67d7e8729eac85879b76e7b50e743dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#ga67d7e8729eac85879b76e7b50e743dd1">HHSDC_IO4HOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga67d7e8729eac85879b76e7b50e743dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO4 high-side driver is controlled by the setting in the HVIO4 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvhsc__group.html#ga67d7e8729eac85879b76e7b50e743dd1">More...</a><br /></td></tr>
<tr class="separator:ga67d7e8729eac85879b76e7b50e743dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac268851661fc19519f779effa417a377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#gac268851661fc19519f779effa417a377">HHSDC_IO4HOC_DISABLED</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:gac268851661fc19519f779effa417a377"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO4 high-side driver is off, regardless of the setting in the HVIO4 control register.  <a href="group__mtpnvhsc__group.html#gac268851661fc19519f779effa417a377">More...</a><br /></td></tr>
<tr class="separator:gac268851661fc19519f779effa417a377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO3 high-side driver configuration options (0x71:IO3HOC[2])</div></td></tr>
<tr class="memitem:gadf4b9c3d6b0144b412be944d795fd2ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#gadf4b9c3d6b0144b412be944d795fd2ff">HHSDC_IO3HOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gadf4b9c3d6b0144b412be944d795fd2ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO3 high-side driver is controlled by the setting in the HVIO3 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvhsc__group.html#gadf4b9c3d6b0144b412be944d795fd2ff">More...</a><br /></td></tr>
<tr class="separator:gadf4b9c3d6b0144b412be944d795fd2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddafd9ee3f7998612b1021083707fde1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#gaddafd9ee3f7998612b1021083707fde1">HHSDC_IO3HOC_DISABLED</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gaddafd9ee3f7998612b1021083707fde1"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO3 high-side driver is off, regardless of the setting in the HVIO3 control register.  <a href="group__mtpnvhsc__group.html#gaddafd9ee3f7998612b1021083707fde1">More...</a><br /></td></tr>
<tr class="separator:gaddafd9ee3f7998612b1021083707fde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO2 high-side driver configuration options (0x71:IO2HOC[1])</div></td></tr>
<tr class="memitem:gac6f5307dc529d55c4f486ef33f0abe15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#gac6f5307dc529d55c4f486ef33f0abe15">HHSDC_IO2HOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gac6f5307dc529d55c4f486ef33f0abe15"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO2 high-side driver is controlled by the setting in the HVIO2 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvhsc__group.html#gac6f5307dc529d55c4f486ef33f0abe15">More...</a><br /></td></tr>
<tr class="separator:gac6f5307dc529d55c4f486ef33f0abe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68722a6015ea79a5cd80ed62e433a628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#ga68722a6015ea79a5cd80ed62e433a628">HHSDC_IO2HOC_DISABLED</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga68722a6015ea79a5cd80ed62e433a628"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO2 high-side driver is off, regardless of the setting in the HVIO2 control register.  <a href="group__mtpnvhsc__group.html#ga68722a6015ea79a5cd80ed62e433a628">More...</a><br /></td></tr>
<tr class="separator:ga68722a6015ea79a5cd80ed62e433a628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO1 high-side driver configuration options (0x71:IO7HOC[0])</div></td></tr>
<tr class="memitem:ga825c00e638dae4018f0a3e707927a4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#ga825c00e638dae4018f0a3e707927a4d3">HHSDC_IO1HOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga825c00e638dae4018f0a3e707927a4d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO1 high-side driver is controlled by the setting in the HVIO1 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvhsc__group.html#ga825c00e638dae4018f0a3e707927a4d3">More...</a><br /></td></tr>
<tr class="separator:ga825c00e638dae4018f0a3e707927a4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb137370343872fd8a7ce36eee320c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvhsc__group.html#gadb137370343872fd8a7ce36eee320c21">HHSDC_IO1HOC_DISABLED</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:gadb137370343872fd8a7ce36eee320c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO1 high-side driver is off, regardless of the setting in the HVIO1 control register.  <a href="group__mtpnvhsc__group.html#gadb137370343872fd8a7ce36eee320c21">More...</a><br /></td></tr>
<tr class="separator:gadb137370343872fd8a7ce36eee320c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO8 low-side driver configuration options (0x72:IO8LOC[7])</div></td></tr>
<tr class="memitem:ga94bf4693c49a81add1dff7a02512a41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#ga94bf4693c49a81add1dff7a02512a41e">HLSDC_IO8LOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga94bf4693c49a81add1dff7a02512a41e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO8 low-side driver is contolled by the setting in the HVIO8 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvlsc__group.html#ga94bf4693c49a81add1dff7a02512a41e">More...</a><br /></td></tr>
<tr class="separator:ga94bf4693c49a81add1dff7a02512a41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4251a3ba6b8213d22c96f71f8c5c0442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#ga4251a3ba6b8213d22c96f71f8c5c0442">HLSDC_IO8LOC_DISABLED</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga4251a3ba6b8213d22c96f71f8c5c0442"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO8 low-side driver is off, regardless of the setting in the HVIO8 control register.  <a href="group__mtpnvlsc__group.html#ga4251a3ba6b8213d22c96f71f8c5c0442">More...</a><br /></td></tr>
<tr class="separator:ga4251a3ba6b8213d22c96f71f8c5c0442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO7 low-side driver configuration options (0x72:IO7LOC[6])</div></td></tr>
<tr class="memitem:ga34398a61359ab3cf918f6ac4394e7285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#ga34398a61359ab3cf918f6ac4394e7285">HLSDC_IO7LOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga34398a61359ab3cf918f6ac4394e7285"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO7 low-side driver is contolled by the setting in the HVIO8 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvlsc__group.html#ga34398a61359ab3cf918f6ac4394e7285">More...</a><br /></td></tr>
<tr class="separator:ga34398a61359ab3cf918f6ac4394e7285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3ee328f066fb8a5d7d918fc856ff46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#gaae3ee328f066fb8a5d7d918fc856ff46">HLSDC_IO7LOC_DISABLED</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:gaae3ee328f066fb8a5d7d918fc856ff46"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO4 low-side driver is off, regardless of the setting in the HVIO8 control register.  <a href="group__mtpnvlsc__group.html#gaae3ee328f066fb8a5d7d918fc856ff46">More...</a><br /></td></tr>
<tr class="separator:gaae3ee328f066fb8a5d7d918fc856ff46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO6 low-side driver configuration options (0x72:IO6LOC[5])</div></td></tr>
<tr class="memitem:gaf6ed11326bc61786416f35e7ebec603a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#gaf6ed11326bc61786416f35e7ebec603a">HLSDC_IO6LOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gaf6ed11326bc61786416f35e7ebec603a"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO6 low-side driver is contolled by the setting in the HVIO6 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvlsc__group.html#gaf6ed11326bc61786416f35e7ebec603a">More...</a><br /></td></tr>
<tr class="separator:gaf6ed11326bc61786416f35e7ebec603a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ab23db321557bbea9b014288024717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#ga92ab23db321557bbea9b014288024717">HLSDC_IO6LOC_DISABLED</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga92ab23db321557bbea9b014288024717"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO6 low-side driver is off, regardless of the setting in the HVIO6 control register.  <a href="group__mtpnvlsc__group.html#ga92ab23db321557bbea9b014288024717">More...</a><br /></td></tr>
<tr class="separator:ga92ab23db321557bbea9b014288024717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO5 low-side driver configuration options (0x72:IO5LOC[4])</div></td></tr>
<tr class="memitem:ga0283df59799cf70e7c4d7476e9208883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#ga0283df59799cf70e7c4d7476e9208883">HLSDC_IO5LOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga0283df59799cf70e7c4d7476e9208883"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO5 low-side driver is contolled by the setting in the HVIO5 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvlsc__group.html#ga0283df59799cf70e7c4d7476e9208883">More...</a><br /></td></tr>
<tr class="separator:ga0283df59799cf70e7c4d7476e9208883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00951fd3f31c10414665a1c43f44e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#gaa00951fd3f31c10414665a1c43f44e66">HLSDC_IO5LOC_DISABLED</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:gaa00951fd3f31c10414665a1c43f44e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO5 low-side driver is off, regardless of the setting in the HVIO5 control register.  <a href="group__mtpnvlsc__group.html#gaa00951fd3f31c10414665a1c43f44e66">More...</a><br /></td></tr>
<tr class="separator:gaa00951fd3f31c10414665a1c43f44e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO4 low-side driver configuration options (0x72:IO4LOC[3])</div></td></tr>
<tr class="memitem:ga0f7214500b7fe416a942a9eb4e20a31a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#ga0f7214500b7fe416a942a9eb4e20a31a">HLSDC_IO4LOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga0f7214500b7fe416a942a9eb4e20a31a"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO4 low-side driver is contolled by the setting in the HVIO4 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvlsc__group.html#ga0f7214500b7fe416a942a9eb4e20a31a">More...</a><br /></td></tr>
<tr class="separator:ga0f7214500b7fe416a942a9eb4e20a31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de27d930d0759f0c9567d99e033107c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#ga4de27d930d0759f0c9567d99e033107c">HLSDC_IO4LOC_DISABLED</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga4de27d930d0759f0c9567d99e033107c"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO4 low-side driver is off, regardless of the setting in the HVIO4 control register.  <a href="group__mtpnvlsc__group.html#ga4de27d930d0759f0c9567d99e033107c">More...</a><br /></td></tr>
<tr class="separator:ga4de27d930d0759f0c9567d99e033107c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO3 low-side driver configuration options (0x72:IO3LOC[2])</div></td></tr>
<tr class="memitem:ga4902aab045222be63e4884151483dd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#ga4902aab045222be63e4884151483dd43">HLSDC_IO3LOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga4902aab045222be63e4884151483dd43"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO3 low-side driver is contolled by the setting in the HVIO3 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvlsc__group.html#ga4902aab045222be63e4884151483dd43">More...</a><br /></td></tr>
<tr class="separator:ga4902aab045222be63e4884151483dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf287adb120e49e9bc49a566aceff8e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#gaf287adb120e49e9bc49a566aceff8e79">HLSDC_IO3LOC_DISABLED</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gaf287adb120e49e9bc49a566aceff8e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO3 low-side driver is off, regardless of the setting in the HVIO3 control register.  <a href="group__mtpnvlsc__group.html#gaf287adb120e49e9bc49a566aceff8e79">More...</a><br /></td></tr>
<tr class="separator:gaf287adb120e49e9bc49a566aceff8e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO2 low-side driver configuration options (0x72:IO2LOC[1])</div></td></tr>
<tr class="memitem:gacd8c1969747887bd3d5e59ff8515cb8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#gacd8c1969747887bd3d5e59ff8515cb8a">HLSDC_IO2LOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gacd8c1969747887bd3d5e59ff8515cb8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO2 low-side driver is contolled by the setting in the HVIO2 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvlsc__group.html#gacd8c1969747887bd3d5e59ff8515cb8a">More...</a><br /></td></tr>
<tr class="separator:gacd8c1969747887bd3d5e59ff8515cb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67947a4d6da0545609ef6e32ada653f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#ga67947a4d6da0545609ef6e32ada653f7">HLSDC_IO2LOC_DISABLED</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga67947a4d6da0545609ef6e32ada653f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO2 low-side driver is off, regardless of the setting in the HVIO2 control register.  <a href="group__mtpnvlsc__group.html#ga67947a4d6da0545609ef6e32ada653f7">More...</a><br /></td></tr>
<tr class="separator:ga67947a4d6da0545609ef6e32ada653f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO1 low-side driver configuration options (0x72:IO1LOC[0])</div></td></tr>
<tr class="memitem:ga7d5d4378e984290af75206df76d00b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#ga7d5d4378e984290af75206df76d00b74">HLSDC_IO1LOC_ENABLED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga7d5d4378e984290af75206df76d00b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO1 low-side driver is contolled by the setting in the HVIO1 control register (See <a class="el" href="structuja113x__hvio__cfg__t.html" title="HVIOn control register configuration structure (0x3N; 0x4N; N = 0 - 3) ">uja113x_hvio_cfg_t</a>)  <a href="group__mtpnvlsc__group.html#ga7d5d4378e984290af75206df76d00b74">More...</a><br /></td></tr>
<tr class="separator:ga7d5d4378e984290af75206df76d00b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf7785b6d4a602c6efd9ffe44860bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvlsc__group.html#gacdf7785b6d4a602c6efd9ffe44860bad">HLSDC_IO1LOC_DISABLED</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:gacdf7785b6d4a602c6efd9ffe44860bad"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIO1 low-side driver is off, regardless of the setting in the HVIO1 control register.  <a href="group__mtpnvlsc__group.html#gacdf7785b6d4a602c6efd9ffe44860bad">More...</a><br /></td></tr>
<tr class="separator:gacdf7785b6d4a602c6efd9ffe44860bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RSTN output reset pulse width configuration options (0x73:RLC[5:4])</div></td></tr>
<tr class="memitem:ga5ea40dc634ac3fdfcd913fb3b495e50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#ga5ea40dc634ac3fdfcd913fb3b495e50b">RLC_PULSE_WIDTH_20_25_MS</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga5ea40dc634ac3fdfcd913fb3b495e50b"><td class="mdescLeft">&#160;</td><td class="mdescRight">tw(rst) = 20 ms to 25 ms  <a href="group__mtpnvsuc__group.html#ga5ea40dc634ac3fdfcd913fb3b495e50b">More...</a><br /></td></tr>
<tr class="separator:ga5ea40dc634ac3fdfcd913fb3b495e50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370fdd4be0ed843f24ded0f2c722abc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#ga370fdd4be0ed843f24ded0f2c722abc8">RLC_PULSE_WIDTH_10_12_MS</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga370fdd4be0ed843f24ded0f2c722abc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">tw(rst) = 10 ms to 12.5 ms  <a href="group__mtpnvsuc__group.html#ga370fdd4be0ed843f24ded0f2c722abc8">More...</a><br /></td></tr>
<tr class="separator:ga370fdd4be0ed843f24ded0f2c722abc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab175eef6db98bc607bcc2cf9424fb210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#gab175eef6db98bc607bcc2cf9424fb210">RLC_PULSE_WIDTH_03_05_MS</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:gab175eef6db98bc607bcc2cf9424fb210"><td class="mdescLeft">&#160;</td><td class="mdescRight">tw(rst) = 3.6 ms to 5 ms  <a href="group__mtpnvsuc__group.html#gab175eef6db98bc607bcc2cf9424fb210">More...</a><br /></td></tr>
<tr class="separator:gab175eef6db98bc607bcc2cf9424fb210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c1984bfebd439efe84e0eb20c8a361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#ga00c1984bfebd439efe84e0eb20c8a361">RLC_PULSE_WIDTH_01_MS</a>&#160;&#160;&#160;0x30U</td></tr>
<tr class="memdesc:ga00c1984bfebd439efe84e0eb20c8a361"><td class="mdescLeft">&#160;</td><td class="mdescRight">tw(rst) = 1 ms to 1.5 ms  <a href="group__mtpnvsuc__group.html#ga00c1984bfebd439efe84e0eb20c8a361">More...</a><br /></td></tr>
<tr class="separator:ga00c1984bfebd439efe84e0eb20c8a361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">V2 start-up control configuration options (0x73:V2SUC[3])</div></td></tr>
<tr><td colspan="2"><div class="groupText"><dl class="section see"><dt>See also</dt><dd><a class="el" href="group__rcconfig.html#gaf0460920187a2e506456fef733665790" title="V2 control configuration options (0x10:V2C[3:2]) ">uja113x_rc_v2c_t</a> </dd></dl>
</div></td></tr>
<tr class="memitem:gae1aa39bb9c164bb9298363228f7eb77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#gae1aa39bb9c164bb9298363228f7eb77d">V2SUC_ALWAYS_OFF</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gae1aa39bb9c164bb9298363228f7eb77d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits V2C is set to <a class="el" href="group__rcconfig.html#ggaf0460920187a2e506456fef733665790a047d5a2bac2f3f5e933eb54c2679c141">V2C_OFF</a> (00) at power-up.  <a href="group__mtpnvsuc__group.html#gae1aa39bb9c164bb9298363228f7eb77d">More...</a><br /></td></tr>
<tr class="separator:gae1aa39bb9c164bb9298363228f7eb77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976b5a2127018914334aacbbf3f6eb55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#ga976b5a2127018914334aacbbf3f6eb55">V2SUC_ALWAYS_ON</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga976b5a2127018914334aacbbf3f6eb55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits V2C is set to <a class="el" href="group__rcconfig.html#ggaf0460920187a2e506456fef733665790a4b7eeac87c0e7aa3292f7edd3f4e4369">V2C_ON_NSSRF</a> (11) at power-up.  <a href="group__mtpnvsuc__group.html#ga976b5a2127018914334aacbbf3f6eb55">More...</a><br /></td></tr>
<tr class="separator:ga976b5a2127018914334aacbbf3f6eb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO4 configuration control options (0x73:IO4SFC[2])</div></td></tr>
<tr class="memitem:gabe48078e7131acb49c6fd62a9f7e28a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#gabe48078e7131acb49c6fd62a9f7e28a6">IO4SFC_STD_IO</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gabe48078e7131acb49c6fd62a9f7e28a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure pin HVIO4 as a standard I/O pin.  <a href="group__mtpnvsuc__group.html#gabe48078e7131acb49c6fd62a9f7e28a6">More...</a><br /></td></tr>
<tr class="separator:gabe48078e7131acb49c6fd62a9f7e28a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a31aca43b64beb127384fcfd7becc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#ga37a31aca43b64beb127384fcfd7becc7">IO4SFC_LIMP_HOME</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga37a31aca43b64beb127384fcfd7becc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO4 limp home function.  <a href="group__mtpnvsuc__group.html#ga37a31aca43b64beb127384fcfd7becc7">More...</a><br /></td></tr>
<tr class="separator:ga37a31aca43b64beb127384fcfd7becc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO3 configuration control options (0x73:IO3SFC[1])</div></td></tr>
<tr class="memitem:ga41eb18a46a91e7b43b67b098d8038ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#ga41eb18a46a91e7b43b67b098d8038ebd">IO3SFC_STD_IO</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga41eb18a46a91e7b43b67b098d8038ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure pin HVIO3 as a standard I/O pin.  <a href="group__mtpnvsuc__group.html#ga41eb18a46a91e7b43b67b098d8038ebd">More...</a><br /></td></tr>
<tr class="separator:ga41eb18a46a91e7b43b67b098d8038ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0895fc28493033343a71d56f2da9ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#gae0895fc28493033343a71d56f2da9ade">IO3SFC_LIMP_HOME</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:gae0895fc28493033343a71d56f2da9ade"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO3 limp home function.  <a href="group__mtpnvsuc__group.html#gae0895fc28493033343a71d56f2da9ade">More...</a><br /></td></tr>
<tr class="separator:gae0895fc28493033343a71d56f2da9ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HVIO2 configuration control options (0x73:IO2SFC[0])</div></td></tr>
<tr class="memitem:gaa08c7a814aab9c3b108cfed39c27d6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#gaa08c7a814aab9c3b108cfed39c27d6c3">IO2SFC_STD_IO</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gaa08c7a814aab9c3b108cfed39c27d6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure pin HVIO2 as a standard I/O pin.  <a href="group__mtpnvsuc__group.html#gaa08c7a814aab9c3b108cfed39c27d6c3">More...</a><br /></td></tr>
<tr class="separator:gaa08c7a814aab9c3b108cfed39c27d6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85728817d9e5f4e9ac3d8aba95f9f4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsuc__group.html#ga85728817d9e5f4e9ac3d8aba95f9f4a6">IO2SFC_LIMP_HOME</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga85728817d9e5f4e9ac3d8aba95f9f4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HVIO2 limp home function.  <a href="group__mtpnvsuc__group.html#ga85728817d9e5f4e9ac3d8aba95f9f4a6">More...</a><br /></td></tr>
<tr class="separator:ga85728817d9e5f4e9ac3d8aba95f9f4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">V1 reset threshold (defined by V1RTC) at start-up options (0x74:V1RTSUC[5:4])</div></td></tr>
<tr class="memitem:ga7394994cf5b5fd8c50766475864370da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#ga7394994cf5b5fd8c50766475864370da">V1RTSUC_90_NOM</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga7394994cf5b5fd8c50766475864370da"><td class="mdescLeft">&#160;</td><td class="mdescRight">V1 undervoltage detection at 90% of nominal value at start-up (V1RTC = 00)  <a href="group__mtpnvsbccc__group.html#ga7394994cf5b5fd8c50766475864370da">More...</a><br /></td></tr>
<tr class="separator:ga7394994cf5b5fd8c50766475864370da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272b7ea02fed0a509b8b3092ce5237ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#ga272b7ea02fed0a509b8b3092ce5237ab">V1RTSUC_80_NOM</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga272b7ea02fed0a509b8b3092ce5237ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">V1 undervoltage detection at 80% of nominal value at start-up (V1RTC = 01)  <a href="group__mtpnvsbccc__group.html#ga272b7ea02fed0a509b8b3092ce5237ab">More...</a><br /></td></tr>
<tr class="separator:ga272b7ea02fed0a509b8b3092ce5237ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7c5a2e1bcbae4f8cad78bc3debac56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#ga1a7c5a2e1bcbae4f8cad78bc3debac56">V1RTSUC_70_NOM</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga1a7c5a2e1bcbae4f8cad78bc3debac56"><td class="mdescLeft">&#160;</td><td class="mdescRight">V1 undervoltage detection at 70% of nominal value at start-up (V1RTC = 10)  <a href="group__mtpnvsbccc__group.html#ga1a7c5a2e1bcbae4f8cad78bc3debac56">More...</a><br /></td></tr>
<tr class="separator:ga1a7c5a2e1bcbae4f8cad78bc3debac56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ef7b7fcf4fe5d7327c17e4515d7c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#ga50ef7b7fcf4fe5d7327c17e4515d7c2b">V1RTSUC_60_NOM</a>&#160;&#160;&#160;0x30U</td></tr>
<tr class="memdesc:ga50ef7b7fcf4fe5d7327c17e4515d7c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">V1 undervoltage detection at 60% of nominal value at start-up (V1RTC = 11)  <a href="group__mtpnvsbccc__group.html#ga50ef7b7fcf4fe5d7327c17e4515d7c2b">More...</a><br /></td></tr>
<tr class="separator:ga50ef7b7fcf4fe5d7327c17e4515d7c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Forced normal mode options (0x74:FNMC[3])</div></td></tr>
<tr class="memitem:gac27d45990dc8ad50b12ecbfdbaa009c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#gac27d45990dc8ad50b12ecbfdbaa009c1">FNMC_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gac27d45990dc8ad50b12ecbfdbaa009c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Forced Normal mode.  <a href="group__mtpnvsbccc__group.html#gac27d45990dc8ad50b12ecbfdbaa009c1">More...</a><br /></td></tr>
<tr class="separator:gac27d45990dc8ad50b12ecbfdbaa009c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a53c8b2b554f98c5fb4d3082bfa64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#gac2a53c8b2b554f98c5fb4d3082bfa64a">FNMC_ENABLE</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:gac2a53c8b2b554f98c5fb4d3082bfa64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enabled Forced Normal mode.  <a href="group__mtpnvsbccc__group.html#gac2a53c8b2b554f98c5fb4d3082bfa64a">More...</a><br /></td></tr>
<tr class="separator:gac2a53c8b2b554f98c5fb4d3082bfa64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Software Development mode options (0x74:SDMC[2])</div></td></tr>
<tr class="memitem:ga4ff9e492830f0eb314f3a1f90dc21efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#ga4ff9e492830f0eb314f3a1f90dc21efd">SDMC_DISABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga4ff9e492830f0eb314f3a1f90dc21efd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Software Development mode.  <a href="group__mtpnvsbccc__group.html#ga4ff9e492830f0eb314f3a1f90dc21efd">More...</a><br /></td></tr>
<tr class="separator:ga4ff9e492830f0eb314f3a1f90dc21efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab568acc9f04d785a7ff22ffa71481487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#gab568acc9f04d785a7ff22ffa71481487">SDMC_ENABLE</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gab568acc9f04d785a7ff22ffa71481487"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Software Development mode.  <a href="group__mtpnvsbccc__group.html#gab568acc9f04d785a7ff22ffa71481487">More...</a><br /></td></tr>
<tr class="separator:gab568acc9f04d785a7ff22ffa71481487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">V2 regulator configuration options (0x74:VEXTAC[1])</div></td></tr>
<tr class="memitem:ga0603644fbd598dd4c768f3475ee5cf5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#ga0603644fbd598dd4c768f3475ee5cf5e">VEXTAC_SENSOR_SUPPLY</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga0603644fbd598dd4c768f3475ee5cf5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator V2 can be used as a sensor supply via pin VEXT, provided pin V2 is left floating.  <a href="group__mtpnvsbccc__group.html#ga0603644fbd598dd4c768f3475ee5cf5e">More...</a><br /></td></tr>
<tr class="separator:ga0603644fbd598dd4c768f3475ee5cf5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61065111e08458c41364f33e621b7605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#ga61065111e08458c41364f33e621b7605">VEXTAC_NO_PROTECTION</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga61065111e08458c41364f33e621b7605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator V2 is not protected against shorts to higher voltages; pin V2 must be shorted to pin VEXT.  <a href="group__mtpnvsbccc__group.html#ga61065111e08458c41364f33e621b7605">More...</a><br /></td></tr>
<tr class="separator:ga61065111e08458c41364f33e621b7605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Sleep mode configuration options (0x74:SLPC[0])</div></td></tr>
<tr class="memitem:gaba4078b6890241832fc293ba0f60197e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#gaba4078b6890241832fc293ba0f60197e">SLPC_SLEEP_SUPPORTED</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:gaba4078b6890241832fc293ba0f60197e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep mode is supported.  <a href="group__mtpnvsbccc__group.html#gaba4078b6890241832fc293ba0f60197e">More...</a><br /></td></tr>
<tr class="separator:gaba4078b6890241832fc293ba0f60197e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2aa48f9653dcf3724864fdce32ce186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvsbccc__group.html#gab2aa48f9653dcf3724864fdce32ce186">SLPC_SLEEP_NOT_SUPPORTED</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:gab2aa48f9653dcf3724864fdce32ce186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep mode is not supported.  <a href="group__mtpnvsbccc__group.html#gab2aa48f9653dcf3724864fdce32ce186">More...</a><br /></td></tr>
<tr class="separator:gab2aa48f9653dcf3724864fdce32ce186"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga1018d0603b4d67982c79d194ff17f8da"><td class="memItemLeft" align="right" valign="top">typedef bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__fscconfig.html#ga1018d0603b4d67982c79d194ff17f8da">uja113x_fsc_endc_t</a></td></tr>
<tr class="memdesc:ga1018d0603b4d67982c79d194ff17f8da"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN high-side driver activation options (0x02:ENDC[5])  <a href="group__fscconfig.html#ga1018d0603b4d67982c79d194ff17f8da">More...</a><br /></td></tr>
<tr class="separator:ga1018d0603b4d67982c79d194ff17f8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff41cc97c1a10a93da30d9ccee2dcb1"><td class="memItemLeft" align="right" valign="top">typedef bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__fscconfig.html#ga3ff41cc97c1a10a93da30d9ccee2dcb1">uja113x_fsc_lhc_t</a></td></tr>
<tr class="memdesc:ga3ff41cc97c1a10a93da30d9ccee2dcb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIMP output configuration options (0x02:LHC[2])  <a href="group__fscconfig.html#ga3ff41cc97c1a10a93da30d9ccee2dcb1">More...</a><br /></td></tr>
<tr class="separator:ga3ff41cc97c1a10a93da30d9ccee2dcb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c0d910ca7ee1c0dca7b48b9357c4d7"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__fscconfig.html#gaf4c0d910ca7ee1c0dca7b48b9357c4d7">uja113x_fsc_rcc_t</a></td></tr>
<tr class="memdesc:gaf4c0d910ca7ee1c0dca7b48b9357c4d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC reset counter configuration option (0x02:RCC[1:0])  <a href="group__fscconfig.html#gaf4c0d910ca7ee1c0dca7b48b9357c4d7">More...</a><br /></td></tr>
<tr class="separator:gaf4c0d910ca7ee1c0dca7b48b9357c4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7067c53ec559302e6357cc29d7a4482b"><td class="memItemLeft" align="right" valign="top">typedef bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__lckcconfig.html#ga7067c53ec559302e6357cc29d7a4482b">uja113x_lckc_lkxc_t</a></td></tr>
<tr class="memdesc:ga7067c53ec559302e6357cc29d7a4482b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock Control configuration options (0x0A)  <a href="group__lckcconfig.html#ga7067c53ec559302e6357cc29d7a4482b">More...</a><br /></td></tr>
<tr class="separator:ga7067c53ec559302e6357cc29d7a4482b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645a8e8ae17e586bc1c2867f9f3406f3"><td class="memItemLeft" align="right" valign="top">typedef bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bmconfig.html#ga645a8e8ae17e586bc1c2867f9f3406f3">uja113x_bmetsc_bmsc_t</a></td></tr>
<tr class="memdesc:ga645a8e8ae17e586bc1c2867f9f3406f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor event trigger source control (0x11:BMSC[0])  <a href="group__bmconfig.html#ga645a8e8ae17e586bc1c2867f9f3406f3">More...</a><br /></td></tr>
<tr class="separator:ga645a8e8ae17e586bc1c2867f9f3406f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae73ac7bdde664a4eaca12ba064971920"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bmconfig.html#gae73ac7bdde664a4eaca12ba064971920">uja113x_bmutc_bmutc_t</a></td></tr>
<tr class="memdesc:gae73ac7bdde664a4eaca12ba064971920"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor undervoltage threshold control parameter (0x12:BMUTC[7:0])  <a href="group__bmconfig.html#gae73ac7bdde664a4eaca12ba064971920">More...</a><br /></td></tr>
<tr class="separator:gae73ac7bdde664a4eaca12ba064971920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d3969e4f735b710edb63ba45229004"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bmconfig.html#ga70d3969e4f735b710edb63ba45229004">uja113x_bmotc_bmotc_t</a></td></tr>
<tr class="memdesc:ga70d3969e4f735b710edb63ba45229004"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor overvoltage threshold control parameter (13:BMOTC[7:0])  <a href="group__bmconfig.html#ga70d3969e4f735b710edb63ba45229004">More...</a><br /></td></tr>
<tr class="separator:ga70d3969e4f735b710edb63ba45229004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b5fc9355202f9dfee1c6b7699cc2c9"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bmconfig.html#ga91b5fc9355202f9dfee1c6b7699cc2c9">uja113x_bmhc_bmhoc_t</a></td></tr>
<tr class="memdesc:ga91b5fc9355202f9dfee1c6b7699cc2c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor hysteresis for overvoltage control parameter (0x14:BMHOC[7:4])  <a href="group__bmconfig.html#ga91b5fc9355202f9dfee1c6b7699cc2c9">More...</a><br /></td></tr>
<tr class="separator:ga91b5fc9355202f9dfee1c6b7699cc2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96612c95a3206203fcbfa0c186d2aa2c"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bmconfig.html#ga96612c95a3206203fcbfa0c186d2aa2c">uja113x_bmhc_bmhuc_t</a></td></tr>
<tr class="memdesc:ga96612c95a3206203fcbfa0c186d2aa2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Battery monitor hysteresis for undervoltage control parameter (0x14:BMHUC[3:0])  <a href="group__bmconfig.html#ga96612c95a3206203fcbfa0c186d2aa2c">More...</a><br /></td></tr>
<tr class="separator:ga96612c95a3206203fcbfa0c186d2aa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d54e0e8c529a0834ee21a5dd01d92e0"><td class="memItemLeft" align="right" valign="top">typedef bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__smpsconfig.html#ga0d54e0e8c529a0834ee21a5dd01d92e0">uja113x_smpsc_smpsotc_t</a></td></tr>
<tr class="memdesc:ga0d54e0e8c529a0834ee21a5dd01d92e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS overtemperature configuration options (0x19:SMPSOTC[3])  <a href="group__smpsconfig.html#ga0d54e0e8c529a0834ee21a5dd01d92e0">More...</a><br /></td></tr>
<tr class="separator:ga0d54e0e8c529a0834ee21a5dd01d92e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab424a47f928c7ac7789e5bac1b878727"><td class="memItemLeft" align="right" valign="top">typedef bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#gab424a47f928c7ac7789e5bac1b878727">uja113x_canc_cfdc_t</a></td></tr>
<tr class="memdesc:gab424a47f928c7ac7789e5bac1b878727"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN FD control (0x20:CFDC[6])  <a href="group__cancconfig.html#gab424a47f928c7ac7789e5bac1b878727">More...</a><br /></td></tr>
<tr class="separator:gab424a47f928c7ac7789e5bac1b878727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f87f17f6341b331ad3544e72a65b826"><td class="memItemLeft" align="right" valign="top">typedef bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#ga6f87f17f6341b331ad3544e72a65b826">uja113x_canc_cpnc_t</a></td></tr>
<tr class="memdesc:ga6f87f17f6341b331ad3544e72a65b826"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN partial networking control parameter (0x20:CPNC[4])  <a href="group__cancconfig.html#ga6f87f17f6341b331ad3544e72a65b826">More...</a><br /></td></tr>
<tr class="separator:ga6f87f17f6341b331ad3544e72a65b826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e61007aa04f4197e94378b417418e4"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#gae5e61007aa04f4197e94378b417418e4">uja113x_id_id_t</a></td></tr>
<tr class="memdesc:gae5e61007aa04f4197e94378b417418e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN partial networking ID (0x27 - 0x2A)  <a href="group__cancconfig.html#gae5e61007aa04f4197e94378b417418e4">More...</a><br /></td></tr>
<tr class="separator:gae5e61007aa04f4197e94378b417418e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5749bd971dcea34057b469746c819f77"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#ga5749bd971dcea34057b469746c819f77">uja113x_idm_idm_t</a></td></tr>
<tr class="memdesc:ga5749bd971dcea34057b469746c819f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN partial networking ID mask (0x2B - 0x2E)  <a href="group__cancconfig.html#ga5749bd971dcea34057b469746c819f77">More...</a><br /></td></tr>
<tr class="separator:ga5749bd971dcea34057b469746c819f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3372f7d9edb777db35adb50b2fabc3"><td class="memItemLeft" align="right" valign="top">typedef bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#ga7b3372f7d9edb777db35adb50b2fabc3">uja113x_fc_ide_t</a></td></tr>
<tr class="memdesc:ga7b3372f7d9edb777db35adb50b2fabc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN partial networking ID format options (0x2F:IDE[7])  <a href="group__cancconfig.html#ga7b3372f7d9edb777db35adb50b2fabc3">More...</a><br /></td></tr>
<tr class="separator:ga7b3372f7d9edb777db35adb50b2fabc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcb4bdbb710021204f0f39f30b5bba0"><td class="memItemLeft" align="right" valign="top">typedef bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#ga9fcb4bdbb710021204f0f39f30b5bba0">uja113x_fc_pndm_t</a></td></tr>
<tr class="memdesc:ga9fcb4bdbb710021204f0f39f30b5bba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN partial networking data mask options (0x2F:PNDM[6])  <a href="group__cancconfig.html#ga9fcb4bdbb710021204f0f39f30b5bba0">More...</a><br /></td></tr>
<tr class="separator:ga9fcb4bdbb710021204f0f39f30b5bba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b898d489f420ea86d4da26b2193bac"><td class="memItemLeft" align="right" valign="top">typedef bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hviocr.html#gaa5b898d489f420ea86d4da26b2193bac">uja113x_bwtc_bnwtc_t</a></td></tr>
<tr class="memdesc:gaa5b898d489f420ea86d4da26b2193bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank N wake-up threshold configuration options (0x34 / 0x44)  <a href="group__hviocr.html#gaa5b898d489f420ea86d4da26b2193bac">More...</a><br /></td></tr>
<tr class="separator:gaa5b898d489f420ea86d4da26b2193bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b6609b4dbe10f909c0c5bf6e25dc9a9"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timcr.html#ga4b6609b4dbe10f909c0c5bf6e25dc9a9">uja113x_timxdcc_txdcc_t</a></td></tr>
<tr class="memdesc:ga4b6609b4dbe10f909c0c5bf6e25dc9a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer X duty cycle configuration options (0x5N:TDCC[7:0]); (N = 1, 3, 5, 7)  <a href="group__timcr.html#ga4b6609b4dbe10f909c0c5bf6e25dc9a9">More...</a><br /></td></tr>
<tr class="separator:ga4b6609b4dbe10f909c0c5bf6e25dc9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga15f88d82d722430ed46f8a347c099861"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__internals.html#ga15f88d82d722430ed46f8a347c099861">uja113x_chip_t</a> { <br />
&#160;&#160;<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861ae06103470d1d3af0ff5c3e3b2869dc62">UJA1131HW5V0</a> = 0x1100U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861ac05a309f6fba634d4e5ee3bcc068e932">UJA1131HW3V3</a> = 0x1000U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861af8ab44ff485203c63a3a976667123ebe">UJA1132HW5V0</a> = 0x0100U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861a2a944f914b27d62a3adeca320614bbbd">UJA1132HW3V3</a> = 0x0000U, 
<br />
&#160;&#160;<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861a979e071ab0bb5a224672d25f61c0fec1">UJA1135HW5V0</a> = 0x1101U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861afd52f7c31eadc131bbb0eb2857f6a6d2">UJA1135HW3V3</a> = 0x1001U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861a56b15f3642b1105bab5e0e2c5ede3c65">UJA1136HW5V0</a> = 0x0101U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861a3e6ab7078699f7a327abe26bcb44358e">UJA1136HW3V3</a> = 0x0001U, 
<br />
&#160;&#160;<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861a3595abbd287043fec1ca294f34ea3059">UJA1131HWFD5V4</a> = 0x5100U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861a0a8ffed73f89ce08f0f1aedc235f2b70">UJA1131HWFD3V4</a> = 0x5000U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861acc14fc9db1f06a8fb83dee71e32fd585">UJA1131HWFD5V0</a> = 0x7100U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861a1745b63c11fd8b944691593e0731d2ce">UJA1131HWFD3V0</a> = 0x7000U, 
<br />
&#160;&#160;<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861a7b582267f4f590ccaf6adb233553d9c3">UJA1132HWFD5V4</a> = 0x4100U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861add6f072404ae68b260c5f6c9de3520d3">UJA1132HWFD3V4</a> = 0x4000U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861a3067bf90ed1230dd097053aaec2350f3">UJA1132HWFD5V0</a> = 0x6100U, 
<a class="el" href="group__internals.html#gga15f88d82d722430ed46f8a347c099861a2ab9803dfe64a81ec8d6d56b24110d25">UJA1132HWFD3V0</a> = 0x6000U
<br />
 }<tr class="memdesc:ga15f88d82d722430ed46f8a347c099861"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver types.  <a href="group__internals.html#ga15f88d82d722430ed46f8a347c099861">More...</a><br /></td></tr>
<tr class="separator:ga15f88d82d722430ed46f8a347c099861"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae013e399bed8ea1ef14ee38938374c42"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__wtdcconfig.html#gae013e399bed8ea1ef14ee38938374c42">uja113x_wtdc_wmc_t</a> { <a class="el" href="group__wtdcconfig.html#ggae013e399bed8ea1ef14ee38938374c42acfbb462d1ea974e7765cacbbc06c5f0b">WMC_AUTONOMOUS</a> = 0x20U, 
<a class="el" href="group__wtdcconfig.html#ggae013e399bed8ea1ef14ee38938374c42a258636be6c9aa28d418377f8876fba89">WMC_TIMEOUT</a> = 0x40U, 
<a class="el" href="group__wtdcconfig.html#ggae013e399bed8ea1ef14ee38938374c42aeff3b135615e2d3db6877ea431ed860b">WMC_WINDOW</a> = 0x80U
 }<tr class="memdesc:gae013e399bed8ea1ef14ee38938374c42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog mode configuration options (0x00:WMC[7:5])  <a href="group__wtdcconfig.html#gae013e399bed8ea1ef14ee38938374c42">More...</a><br /></td></tr>
<tr class="separator:gae013e399bed8ea1ef14ee38938374c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gae5774ac1cfb1198a0ce337b5d76801b8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__wtdcconfig.html#gae5774ac1cfb1198a0ce337b5d76801b8">uja113x_wtdc_nwp_t</a> { <br />
&#160;&#160;<a class="el" href="group__wtdcconfig.html#ggae5774ac1cfb1198a0ce337b5d76801b8a6bb38d71a6178221fdeda01668120f72">NWP_PERIOD_8</a> = 0x08U, 
<a class="el" href="group__wtdcconfig.html#ggae5774ac1cfb1198a0ce337b5d76801b8a294d2e00525751e802f41cacf587fc1a">NWP_PERIOD_16</a> = 0x01U, 
<a class="el" href="group__wtdcconfig.html#ggae5774ac1cfb1198a0ce337b5d76801b8ada45708e7dac85ff3cdd0abdf5ce9a39">NWP_PERIOD_32</a> = 0x02U, 
<a class="el" href="group__wtdcconfig.html#ggae5774ac1cfb1198a0ce337b5d76801b8afa50de23914f4079dd26489723ff845d">NWP_PERIOD_64</a> = 0x0BU, 
<br />
&#160;&#160;<a class="el" href="group__wtdcconfig.html#ggae5774ac1cfb1198a0ce337b5d76801b8a0b8b728ac26780da6c7cdaa79dcc4d93">NWP_PERIOD_128</a> = 0x04U, 
<a class="el" href="group__wtdcconfig.html#ggae5774ac1cfb1198a0ce337b5d76801b8a135d826452ca7dbeaa1ddd47eb8f0bd4">NWP_PERIOD_256</a> = 0x0DU, 
<a class="el" href="group__wtdcconfig.html#ggae5774ac1cfb1198a0ce337b5d76801b8a828f93e77e2a8005aefed793c994e717">NWP_PERIOD_1024</a> = 0x0EU, 
<a class="el" href="group__wtdcconfig.html#ggae5774ac1cfb1198a0ce337b5d76801b8a83a53ae42996d9c6ed2709993d7c5af7">NWP_PERIOD_4096</a> = 0x07U
<br />
 }<tr class="memdesc:gae5774ac1cfb1198a0ce337b5d76801b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog nominal period configuration options (0x00:NWP[3:0])  <a href="group__wtdcconfig.html#gae5774ac1cfb1198a0ce337b5d76801b8">More...</a><br /></td></tr>
<tr class="separator:gae5774ac1cfb1198a0ce337b5d76801b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga8d6f363768a0488e1570208b9aa0c246"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__modeconfig.html#ga8d6f363768a0488e1570208b9aa0c246">uja113x_mc_mc_t</a> { <a class="el" href="group__modeconfig.html#gga8d6f363768a0488e1570208b9aa0c246ac4bcf8c7d9e79176911ed233a33506d6">MC_SLEEP</a> = 0x01U, 
<a class="el" href="group__modeconfig.html#gga8d6f363768a0488e1570208b9aa0c246a9e47a8e870e093f160a83b0d7015b006">MC_STANDBY</a> = 0x04U, 
<a class="el" href="group__modeconfig.html#gga8d6f363768a0488e1570208b9aa0c246a6d4634ccec4f8e9193fc5db99abd8fe4">MC_NORMAL</a> = 0x07U
 }<tr class="memdesc:ga8d6f363768a0488e1570208b9aa0c246"><td class="mdescLeft">&#160;</td><td class="mdescRight">SBC mode configuration options (0x01:MC[2:0])  <a href="group__modeconfig.html#ga8d6f363768a0488e1570208b9aa0c246">More...</a><br /></td></tr>
<tr class="separator:ga8d6f363768a0488e1570208b9aa0c246"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga31fd4e0d0e184211292147721f5ffbed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__fscconfig.html#ga31fd4e0d0e184211292147721f5ffbed">uja113x_fsc_ensc_t</a> { <a class="el" href="group__fscconfig.html#gga31fd4e0d0e184211292147721f5ffbedaf2272d1c9028d7cb52795f6d3cdbb6f0">ENSC_NONE</a> = 0x00U, 
<a class="el" href="group__fscconfig.html#gga31fd4e0d0e184211292147721f5ffbedaba3abd51b203fa782eaf4a09279fd7c3">ENSC_UNDRVOLTAGE</a> = 0x40U, 
<a class="el" href="group__fscconfig.html#gga31fd4e0d0e184211292147721f5ffbeda40c777fe18a24a70c3f3a5b0bceb872e">ENSC_OVERVOLTAGE</a> = 0x80U, 
<a class="el" href="group__fscconfig.html#gga31fd4e0d0e184211292147721f5ffbeda8e8d4a414b93fcb196f8c9d00b4ad5a9">ENSC_FULL</a> = 0xC0U
 }<tr class="memdesc:ga31fd4e0d0e184211292147721f5ffbed"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN pin shut-down control configuration options (0x02:ENSC[7:6])  <a href="group__fscconfig.html#ga31fd4e0d0e184211292147721f5ffbed">More...</a><br /></td></tr>
<tr class="separator:ga31fd4e0d0e184211292147721f5ffbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga508a7a9cfbccea79d207a5e3521e32a2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__fscconfig.html#ga508a7a9cfbccea79d207a5e3521e32a2">uja113x_fsc_enc_t</a> { <a class="el" href="group__fscconfig.html#gga508a7a9cfbccea79d207a5e3521e32a2a0281752b87f5c50f8ab77122f05f6630">ENC_LOW</a> = 0x00U, 
<a class="el" href="group__fscconfig.html#gga508a7a9cfbccea79d207a5e3521e32a2ade16c058218c0107c765b1b30a746358">ENC_HIGH_NRS</a> = 0x08U, 
<a class="el" href="group__fscconfig.html#gga508a7a9cfbccea79d207a5e3521e32a2a49fe0e9d20b7d2f359a660e7f8119a42">ENC_HIGH_N</a> = 0x10U, 
<a class="el" href="group__fscconfig.html#gga508a7a9cfbccea79d207a5e3521e32a2a0e41a71155463e67c717a6324f6b8f32">ENC_TIMER</a> = 0x18U
 }<tr class="memdesc:ga508a7a9cfbccea79d207a5e3521e32a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">EN pin output control configuration options (0x02:ENC[4:3])  <a href="group__fscconfig.html#ga508a7a9cfbccea79d207a5e3521e32a2">More...</a><br /></td></tr>
<tr class="separator:ga508a7a9cfbccea79d207a5e3521e32a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga68522f859f4d057087aab04f24ea1022"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcconfig.html#ga68522f859f4d057087aab04f24ea1022">uja113x_rc_v2sc_t</a> { <a class="el" href="group__rcconfig.html#gga68522f859f4d057087aab04f24ea1022ab809db6e5ab239f88e52376a33f88881">V2SC_NONE</a> = 0x00U, 
<a class="el" href="group__rcconfig.html#gga68522f859f4d057087aab04f24ea1022a58166fc13164b8162964d193b62fa4cb">V2SC_UNDRVOLTAGE</a> = 0x10U, 
<a class="el" href="group__rcconfig.html#gga68522f859f4d057087aab04f24ea1022afa206c3d3fd3629f872b3e9c23dc4592">V2SC_OVERVOLTAGE</a> = 0x20U, 
<a class="el" href="group__rcconfig.html#gga68522f859f4d057087aab04f24ea1022aadeb94e2827d3562c74dc91d5312a060">V2SC_FULL</a> = 0x30U
 }<tr class="memdesc:ga68522f859f4d057087aab04f24ea1022"><td class="mdescLeft">&#160;</td><td class="mdescRight">V2 shut-down response to over- or undervoltage configuration options (0x10:V2SC[5:4])  <a href="group__rcconfig.html#ga68522f859f4d057087aab04f24ea1022">More...</a><br /></td></tr>
<tr class="separator:ga68522f859f4d057087aab04f24ea1022"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaf0460920187a2e506456fef733665790"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcconfig.html#gaf0460920187a2e506456fef733665790">uja113x_rc_v2c_t</a> { <a class="el" href="group__rcconfig.html#ggaf0460920187a2e506456fef733665790a047d5a2bac2f3f5e933eb54c2679c141">V2C_OFF</a> = 0x00U, 
<a class="el" href="group__rcconfig.html#ggaf0460920187a2e506456fef733665790aac92730f4d074ee4d2a830474b6faf3c">V2C_ON_N</a> = 0x04U, 
<a class="el" href="group__rcconfig.html#ggaf0460920187a2e506456fef733665790a738604cd0e8fda6840552d6ff65c263e">V2C_ON_NSR</a> = 0x08U, 
<a class="el" href="group__rcconfig.html#ggaf0460920187a2e506456fef733665790a4b7eeac87c0e7aa3292f7edd3f4e4369">V2C_ON_NSSRF</a> = 0x0CU
 }<tr class="memdesc:gaf0460920187a2e506456fef733665790"><td class="mdescLeft">&#160;</td><td class="mdescRight">V2 control configuration options (0x10:V2C[3:2])  <a href="group__rcconfig.html#gaf0460920187a2e506456fef733665790">More...</a><br /></td></tr>
<tr class="separator:gaf0460920187a2e506456fef733665790"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaa849367851b84340d01ce84f9567560a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcconfig.html#gaa849367851b84340d01ce84f9567560a">uja113x_rc_v1rtc_t</a> { <a class="el" href="group__rcconfig.html#ggaa849367851b84340d01ce84f9567560aa754ad88161454025c95398af087b942f">V1RTC_90_NOMINAL_OUT</a> = 0x00U, 
<a class="el" href="group__rcconfig.html#ggaa849367851b84340d01ce84f9567560aa05713ba1c1d8231c73d6fb6359025842">V1RTC_80_NOMINAL_OUT</a> = 0x01U, 
<a class="el" href="group__rcconfig.html#ggaa849367851b84340d01ce84f9567560aaa07df9c00982c205678a8116f212e1f3">V1RTC_70_NOMINAL_OUT</a> = 0x02U, 
<a class="el" href="group__rcconfig.html#ggaa849367851b84340d01ce84f9567560aafe3feeaea44d7491760afa5f6a3170bb">V1RTC_60_NOMINAL_OUT</a> = 0x03U
 }<tr class="memdesc:gaa849367851b84340d01ce84f9567560a"><td class="mdescLeft">&#160;</td><td class="mdescRight">V1 undervoltage reset threshold configuration options (0x10:V1RTC[1:0])  <a href="group__rcconfig.html#gaa849367851b84340d01ce84f9567560a">More...</a><br /></td></tr>
<tr class="separator:gaa849367851b84340d01ce84f9567560a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga4ee1c14f9d15fa1b470e5cf4fd72f58d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__smpsconfig.html#ga4ee1c14f9d15fa1b470e5cf4fd72f58d">uja113x_smpsc_smpsc_t</a> { <a class="el" href="group__smpsconfig.html#gga4ee1c14f9d15fa1b470e5cf4fd72f58da6520e627cef9f43faa55f920a9d87dc5">SMPSC_ON_NSR</a> = 0x00U, 
<a class="el" href="group__smpsconfig.html#gga4ee1c14f9d15fa1b470e5cf4fd72f58dac42dc3460747de553f36e2ff7b699c53">SMPSC_ON_NSRS</a> = 0x01U, 
<a class="el" href="group__smpsconfig.html#gga4ee1c14f9d15fa1b470e5cf4fd72f58da490f30fe254b5ac80bc1a278e444afe5">SMPSC_PASS_THROUGH_NSS</a> = 0x03U
 }<tr class="memdesc:ga4ee1c14f9d15fa1b470e5cf4fd72f58d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS on/off configuration options (0x19:SMPSC[1:0])  <a href="group__smpsconfig.html#ga4ee1c14f9d15fa1b470e5cf4fd72f58d">More...</a><br /></td></tr>
<tr class="separator:ga4ee1c14f9d15fa1b470e5cf4fd72f58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga03a1df673863ddaf8434d1f9f3992dec"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__smpsconfig.html#ga03a1df673863ddaf8434d1f9f3992dec">uja113x_smpsovc_smpsoc_t</a> { <br />
&#160;&#160;<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992deca1237c4774a4d4b94f63ea83561cac6be">SMPSOC_50V</a> = 0x00U, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992decabba936d966b514c72cf1337642e20305">SMPSOC_52V</a> = 0x01U, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992decafc355779ec155db666f1bba594f88d2c">SMPSOC_54V</a> = 0x02U, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992deca9e3584a5001a3ae3bbd19199bcad25d2">SMPSOC_56V</a> = 0x03U, 
<br />
&#160;&#160;<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992decaf967e1c770e21864c3a4cfe4c07c5f14">SMPSOC_58V</a> = 0x04U, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992decaa1b4e4855d4b3d3ae4f84e4b358c0160">SMPSOC_60V</a> = 0x05U, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992decab3114fd466ef9f1f981ced7fcdb3b4d6">SMPSOC_62V</a> = 0x06U, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992deca4ea20161d99ae8ab9bdf15583191ac80">SMPSOC_64V</a> = 0x07U, 
<br />
&#160;&#160;<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992deca4d3c31abb8ac64cf3fb803e47b68f818">SMPSOC_66V</a> = 0x08U, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992deca095c15dffb66deb9d483da60a4b8f0ad">SMPSOC_68V</a> = 0x09U, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992deca2aba0c9b60c80ac54cd6bcec76f6666a">SMPSOC_70V</a> = 0x0AU, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992deca484416b960affa35cbb3449430efc51d">SMPSOC_72V</a> = 0x0BU, 
<br />
&#160;&#160;<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992decaafb3ac600cc538949d29b3f0a0c4d488">SMPSOC_74V</a> = 0x0CU, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992deca8db7a82b33a8d4f882646c351bbefbd5">SMPSOC_76V</a> = 0x0DU, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992decae9fa87209883321741fafc9f06381f7e">SMPSOC_78V</a> = 0x0EU, 
<a class="el" href="group__smpsconfig.html#gga03a1df673863ddaf8434d1f9f3992decabbd5f65e42186475d64ff79f307b4a87">SMPSOC_80V</a> = 0x0FU
<br />
 }<tr class="memdesc:ga03a1df673863ddaf8434d1f9f3992dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS output voltage configuration options (0x1A:SMPSOC[3:0])  <a href="group__smpsconfig.html#ga03a1df673863ddaf8434d1f9f3992dec">More...</a><br /></td></tr>
<tr class="separator:ga03a1df673863ddaf8434d1f9f3992dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga577e401632cfa21e07711e5dfa23e9c6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#ga577e401632cfa21e07711e5dfa23e9c6">uja113x_canc_csc_t</a> { <a class="el" href="group__cancconfig.html#gga577e401632cfa21e07711e5dfa23e9c6af6326038b7a55e5df65fbb4ed8caae72">CSC_NONE</a> = 0x00U, 
<a class="el" href="group__cancconfig.html#gga577e401632cfa21e07711e5dfa23e9c6ae721508a4df077d4e79f7dc9a0060d48">CSC_UNDRVOLTAGE</a> = 0x04U, 
<a class="el" href="group__cancconfig.html#gga577e401632cfa21e07711e5dfa23e9c6a1335eed4ad1e10b4ffd173b51f4e912e">CSC_OVERVOLTAGE</a> = 0x08U, 
<a class="el" href="group__cancconfig.html#gga577e401632cfa21e07711e5dfa23e9c6a99ec876df58061f6982da33baddbfe0b">CSC_UNDRV_OVERV</a> = 0x0CU
 }<tr class="memdesc:ga577e401632cfa21e07711e5dfa23e9c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN shut-down control configuration options (0x20:CSC[3:2])  <a href="group__cancconfig.html#ga577e401632cfa21e07711e5dfa23e9c6">More...</a><br /></td></tr>
<tr class="separator:ga577e401632cfa21e07711e5dfa23e9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga9528a4b2bf20890ef68ecbf7a66f08b1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#ga9528a4b2bf20890ef68ecbf7a66f08b1">uja113x_canc_cmc_t</a> { <a class="el" href="group__cancconfig.html#gga9528a4b2bf20890ef68ecbf7a66f08b1ad3ffe161232937a918f5793b431e4d63">CMC_TRANSCEIVER_OFF</a> = 0x00U, 
<a class="el" href="group__cancconfig.html#gga9528a4b2bf20890ef68ecbf7a66f08b1aca927633e8dfe58bffd1f38b6b3db81e">CMC_TRANSCEIVER_ACTIVE</a> = 0x01U, 
<a class="el" href="group__cancconfig.html#gga9528a4b2bf20890ef68ecbf7a66f08b1aa96e1a4f3054e7c754519c2d2e264819">CMC_TRANSCEIVER_ACTIVE2</a> = 0x02U, 
<a class="el" href="group__cancconfig.html#gga9528a4b2bf20890ef68ecbf7a66f08b1a53ee98c607315161bb9a14f502ef02c4">CMC_TRANSCEIVER_LISTEN</a> = 0x03U
 }<tr class="memdesc:ga9528a4b2bf20890ef68ecbf7a66f08b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN transceiver operating mode configuration options (0x20:CMC[1:0])  <a href="group__cancconfig.html#ga9528a4b2bf20890ef68ecbf7a66f08b1">More...</a><br /></td></tr>
<tr class="separator:ga9528a4b2bf20890ef68ecbf7a66f08b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga48a43df2574d87d5feb54150119ed710"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__lincconfig.html#ga48a43df2574d87d5feb54150119ed710">uja113x_linc_lsc2_t</a> { <a class="el" href="group__lincconfig.html#gga48a43df2574d87d5feb54150119ed710a12525227717cd1b88828c82912d5d6b0">LSC2_SLOPE_ACTIVE</a> = 0x00U, 
<a class="el" href="group__lincconfig.html#gga48a43df2574d87d5feb54150119ed710a8b1fc1b7c0d0516372229e15b16cf70f">LSC2_SLOPE_ACTIVE2</a> = 0x40U, 
<a class="el" href="group__lincconfig.html#gga48a43df2574d87d5feb54150119ed710ac8931d777892927cf781db5549453dc1">LSC2_SLOPE_ACTIVE_TXDL_TIMEOUT</a> = 0x80U
 }<tr class="memdesc:ga48a43df2574d87d5feb54150119ed710"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN2 slope control configuration options (0x21:LSC2[7:6])  <a href="group__lincconfig.html#ga48a43df2574d87d5feb54150119ed710">More...</a><br /></td></tr>
<tr class="separator:ga48a43df2574d87d5feb54150119ed710"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaa54bbda31442d4d9d74c35c48af2852d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__lincconfig.html#gaa54bbda31442d4d9d74c35c48af2852d">uja113x_linc_lmc2_t</a> { <a class="el" href="group__lincconfig.html#ggaa54bbda31442d4d9d74c35c48af2852da16eefe9dbc901600809a545b8b14206b">LMC2_TRANSCEIVER_OFF</a> = 0x00U, 
<a class="el" href="group__lincconfig.html#ggaa54bbda31442d4d9d74c35c48af2852da94ae563df6e9c936c8eb339df80bde6a">LMC2_TRANSCEIVER_ON</a> = 0x10U, 
<a class="el" href="group__lincconfig.html#ggaa54bbda31442d4d9d74c35c48af2852da379d19cd029d65afd77ff0b2bca8fcf5">LMC2_TRANSCEIVER_ON2</a> = 0x20U, 
<a class="el" href="group__lincconfig.html#ggaa54bbda31442d4d9d74c35c48af2852da596a9264c6eb6dde9af9f7183a37e2ff">LMC2_TRANSCEIVER_LISTEN</a> = 0x30U
 }<tr class="memdesc:gaa54bbda31442d4d9d74c35c48af2852d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN2 transceiver operating mode configuration options (0x21:LMC2[5:4])  <a href="group__lincconfig.html#gaa54bbda31442d4d9d74c35c48af2852d">More...</a><br /></td></tr>
<tr class="separator:gaa54bbda31442d4d9d74c35c48af2852d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga55ee7632c9308fd95579d611df53bbcc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__lincconfig.html#ga55ee7632c9308fd95579d611df53bbcc">uja113x_linc_lsc1_t</a> { <a class="el" href="group__lincconfig.html#gga55ee7632c9308fd95579d611df53bbcca14a82bf2ca82cd868c265ceee0cf7745">LSC1_SLOPE_ACTIVE</a> = 0x00U, 
<a class="el" href="group__lincconfig.html#gga55ee7632c9308fd95579d611df53bbccaae3efd1e7565025292a6249e38e5282b">LSC1_SLOPE_ACTIVE2</a> = 0x04U, 
<a class="el" href="group__lincconfig.html#gga55ee7632c9308fd95579d611df53bbcca9dff6a37582c2e7438f0422b5c36d4ba">LSC1_SLOPE_ACTIVE_TXDL_TIMEOUT</a> = 0x08U
 }<tr class="memdesc:ga55ee7632c9308fd95579d611df53bbcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN/LIN1 slope control configuration options (0x21:LSC1[3:2])  <a href="group__lincconfig.html#ga55ee7632c9308fd95579d611df53bbcc">More...</a><br /></td></tr>
<tr class="separator:ga55ee7632c9308fd95579d611df53bbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gac4356ec9ec109bcdb4944f82677ecc46"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__lincconfig.html#gac4356ec9ec109bcdb4944f82677ecc46">uja113x_linc_lmc1_t</a> { <a class="el" href="group__lincconfig.html#ggac4356ec9ec109bcdb4944f82677ecc46aa79081380e51cf5b9e72e8ba37449174">LMC1_TRANSCEIVER_OFF</a> = 0x00U, 
<a class="el" href="group__lincconfig.html#ggac4356ec9ec109bcdb4944f82677ecc46a0fa6bc28c20827abe5c4f7253b5cd34c">LMC1_TRANSCEIVER_ON</a> = 0x01U, 
<a class="el" href="group__lincconfig.html#ggac4356ec9ec109bcdb4944f82677ecc46ab142d3fef03f10c2c083701094656f0d">LMC1_TRANSCEIVER_ON2</a> = 0x02U, 
<a class="el" href="group__lincconfig.html#ggac4356ec9ec109bcdb4944f82677ecc46a8f33703fb489187985272833a65440a3">LMC1_TRANSCEIVER_LISTEN</a> = 0x03U
 }<tr class="memdesc:gac4356ec9ec109bcdb4944f82677ecc46"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN/LIN1 transceiver operating mode configuration options (0x21:LMC1[1:0])  <a href="group__lincconfig.html#gac4356ec9ec109bcdb4944f82677ecc46">More...</a><br /></td></tr>
<tr class="separator:gac4356ec9ec109bcdb4944f82677ecc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga785bb36537e47f2be95b50e9b62a8546"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#ga785bb36537e47f2be95b50e9b62a8546">uja113x_dr_cdr_t</a> { <br />
&#160;&#160;<a class="el" href="group__cancconfig.html#gga785bb36537e47f2be95b50e9b62a8546af3356dabc1eb0adb24cedf3f3cebf802">CDR_DATA_RATE_50</a> = 0x00U, 
<a class="el" href="group__cancconfig.html#gga785bb36537e47f2be95b50e9b62a8546a8e67dd073deb29d2e62ebcbe327fde3d">CDR_DATA_RATE_100</a> = 0x01U, 
<a class="el" href="group__cancconfig.html#gga785bb36537e47f2be95b50e9b62a8546ad27926fbf2e6c23eff56248c96f8d275">CDR_DATA_RATE_125</a> = 0x02U, 
<a class="el" href="group__cancconfig.html#gga785bb36537e47f2be95b50e9b62a8546aa31e49179b85cb7ed2c17c8f2124531c">CDR_DATA_RATE_250</a> = 0x03U, 
<br />
&#160;&#160;<a class="el" href="group__cancconfig.html#gga785bb36537e47f2be95b50e9b62a8546a847925a775c0042cb489ebdb2cc846b4">CDR_DATA_RATE_500a</a> = 0x04U, 
<a class="el" href="group__cancconfig.html#gga785bb36537e47f2be95b50e9b62a8546aefafb02febce7f2246ef306605f1b9a7">CDR_DATA_RATE_500b</a> = 0x05U, 
<a class="el" href="group__cancconfig.html#gga785bb36537e47f2be95b50e9b62a8546aadfa04f69fefb4f0d6fdc1d364a323a9">CDR_DATA_RATE_500c</a> = 0x06U, 
<a class="el" href="group__cancconfig.html#gga785bb36537e47f2be95b50e9b62a8546a5617e0eb4b8db93b1813168492cb20fc">CDR_DATA_RATE_1000</a> = 0x07U
<br />
 }<tr class="memdesc:ga785bb36537e47f2be95b50e9b62a8546"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN data rate configuration options (0x26:CDR[2:0])  <a href="group__cancconfig.html#ga785bb36537e47f2be95b50e9b62a8546">More...</a><br /></td></tr>
<tr class="separator:ga785bb36537e47f2be95b50e9b62a8546"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gafa668946cda0018c61cb206d3a81847e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#gafa668946cda0018c61cb206d3a81847e">uja113x_fc_dlc_t</a> { <br />
&#160;&#160;<a class="el" href="group__cancconfig.html#ggafa668946cda0018c61cb206d3a81847ea427e227720a7bc90e8f8b9e791930d36">DLC_0</a> = 0x00U, 
<a class="el" href="group__cancconfig.html#ggafa668946cda0018c61cb206d3a81847ea941dea7a2717225441282554b8897a14">DLC_1</a> = 0x01U, 
<a class="el" href="group__cancconfig.html#ggafa668946cda0018c61cb206d3a81847ea5b05fa3c3deaff75412bed7a990112e5">DLC_2</a> = 0x02U, 
<a class="el" href="group__cancconfig.html#ggafa668946cda0018c61cb206d3a81847eaa7da3eeafcb2f31c4ed963d64bf57bb9">DLC_3</a> = 0x03U, 
<br />
&#160;&#160;<a class="el" href="group__cancconfig.html#ggafa668946cda0018c61cb206d3a81847eaca2c532fd43dd1a3ff4ad4adab164dec">DLC_4</a> = 0x04U, 
<a class="el" href="group__cancconfig.html#ggafa668946cda0018c61cb206d3a81847ea4826684ad2d4bce3b4db51511591ec4b">DLC_5</a> = 0x05U, 
<a class="el" href="group__cancconfig.html#ggafa668946cda0018c61cb206d3a81847eadc6382dece6eabfe90b384ea81aa52af">DLC_6</a> = 0x06U, 
<a class="el" href="group__cancconfig.html#ggafa668946cda0018c61cb206d3a81847eaf00d10bdba4a4d0644f6922ff32092dd">DLC_7</a> = 0x07U, 
<br />
&#160;&#160;<a class="el" href="group__cancconfig.html#ggafa668946cda0018c61cb206d3a81847ea8da7ee87e15bafbf86ad79aa0ef84f81">DLC_8</a> = 0x08U
<br />
 }<tr class="memdesc:gafa668946cda0018c61cb206d3a81847e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of data bytes in a CAN wake-up frame options (0x2F:DLC[3:0])  <a href="group__cancconfig.html#gafa668946cda0018c61cb206d3a81847e">More...</a><br /></td></tr>
<tr class="separator:gafa668946cda0018c61cb206d3a81847e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaebfda753ffd7e59d3d8c06c43e712d8e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hviocr.html#gaebfda753ffd7e59d3d8c06c43e712d8e">uja113x_hvion_ionsc_t</a> { <a class="el" href="group__hviocr.html#ggaebfda753ffd7e59d3d8c06c43e712d8eae022f7a3969f229490b476c1e390d729">IONSC_NONE</a> = 0x00U, 
<a class="el" href="group__hviocr.html#ggaebfda753ffd7e59d3d8c06c43e712d8ea9d73972f2b0418aea265be4e31587411">IONSC_UNDRVOLTAGE</a> = 0x40U, 
<a class="el" href="group__hviocr.html#ggaebfda753ffd7e59d3d8c06c43e712d8ea45411ec1aa7e82461d23eacc5a936815">IONSC_OVERVOLTAGE</a> = 0x80U, 
<a class="el" href="group__hviocr.html#ggaebfda753ffd7e59d3d8c06c43e712d8ea5d3befec6078b8d7adb32867561705df">IONSC_FULL</a> = 0xC0U
 }<tr class="memdesc:gaebfda753ffd7e59d3d8c06c43e712d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIOn shut-down configuration options (0x3N:IOnSC[7:6], N = 0, 1, 2, 3)  <a href="group__hviocr.html#gaebfda753ffd7e59d3d8c06c43e712d8e">More...</a><br /></td></tr>
<tr class="separator:gaebfda753ffd7e59d3d8c06c43e712d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga4481063651313d5a11456ccec756c6b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hviocr.html#ga4481063651313d5a11456ccec756c6b9">uja113x_hvion_ionac_t</a> { <br />
&#160;&#160;<a class="el" href="group__hviocr.html#gga4481063651313d5a11456ccec756c6b9a35ee1a834d33dc29ad7955d731010269">IONAC_DEACTIVATED</a> = 0x00U, 
<a class="el" href="group__hviocr.html#gga4481063651313d5a11456ccec756c6b9abdc20161188d9a3fecae4031fb8792ab">IONAC_ENABLED</a> = 0x08U, 
<a class="el" href="group__hviocr.html#gga4481063651313d5a11456ccec756c6b9acaa3b669ff7fc67ee5ca143d5535ad69">IONAC_TMR_1</a> = 0x10U, 
<a class="el" href="group__hviocr.html#gga4481063651313d5a11456ccec756c6b9aae3b6b28f19cde0f5571eccad99c9e1c">IONAC_TMR_2</a> = 0x18U, 
<br />
&#160;&#160;<a class="el" href="group__hviocr.html#gga4481063651313d5a11456ccec756c6b9afcfaa6fcdaae36493f5da07acd06a732">IONAC_TMR_3</a> = 0x20U, 
<a class="el" href="group__hviocr.html#gga4481063651313d5a11456ccec756c6b9a6105a4cf713519ee660b8b037620fcab">IONAC_TMR_4</a> = 0x28U, 
<a class="el" href="group__hviocr.html#gga4481063651313d5a11456ccec756c6b9ae1741421abdae6d382389e27e42fdf78">IONAC_HVIO_INV</a> = 0x30U, 
<a class="el" href="group__hviocr.html#gga4481063651313d5a11456ccec756c6b9af15152f50c421ba1f19ea1f10d8e86b2">IONAC_HVIO</a> = 0x38U
<br />
 }<tr class="memdesc:ga4481063651313d5a11456ccec756c6b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIOn activation configuration options (0x3N:IOnAC[5:3]; N = 0, 1, 2, 3)  <a href="group__hviocr.html#ga4481063651313d5a11456ccec756c6b9">More...</a><br /></td></tr>
<tr class="separator:ga4481063651313d5a11456ccec756c6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaed76ea760b20c422c5be22ec734129ab"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hviocr.html#gaed76ea760b20c422c5be22ec734129ab">uja113x_hvion_ioncc_t</a> { <br />
&#160;&#160;<a class="el" href="group__hviocr.html#ggaed76ea760b20c422c5be22ec734129aba793b68e0ac17598d591355888024b3d4">IONCC_OFF</a> = 0x00U, 
<a class="el" href="group__hviocr.html#ggaed76ea760b20c422c5be22ec734129aba20f2f53df424309f770f1332c63e01eb">IONCC_HS_SLOPE</a> = 0x01U, 
<a class="el" href="group__hviocr.html#ggaed76ea760b20c422c5be22ec734129aba49abb8592b492ac24441f54892bc5bfb">IONCC_LS_SLOPE</a> = 0x02U, 
<a class="el" href="group__hviocr.html#ggaed76ea760b20c422c5be22ec734129aba71755c963aa2add9eae27f3d3f0b77da">IONCC_WUP</a> = 0x03U, 
<br />
&#160;&#160;<a class="el" href="group__hviocr.html#ggaed76ea760b20c422c5be22ec734129aba48b3985e83e9cd4db0caeb68065037d9">IONCC_HS_WUP_SLOPE</a> = 0x04U, 
<a class="el" href="group__hviocr.html#ggaed76ea760b20c422c5be22ec734129aba23bafb8fa0cddff888b219272b575a40">IONCC_HS</a> = 0x05U, 
<a class="el" href="group__hviocr.html#ggaed76ea760b20c422c5be22ec734129ababc6c5a464c8ec4fc69862926fbbb45b7">IONCC_LS</a> = 0x06U, 
<a class="el" href="group__hviocr.html#ggaed76ea760b20c422c5be22ec734129aba4cb984f5f17d19d1b585c065a9c853ed">IONCC_HS_WUP</a> = 0x07U
<br />
 }<tr class="memdesc:gaed76ea760b20c422c5be22ec734129ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">HVIOn output configuration options (0x3N:IOnCC[2:0]; N = 0, 1, 2, 3)  <a href="group__hviocr.html#gaed76ea760b20c422c5be22ec734129ab">More...</a><br /></td></tr>
<tr class="separator:gaed76ea760b20c422c5be22ec734129ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga47e1aea3621ac0fe7ce69d20f9beed46"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bmconfig.html#ga47e1aea3621ac0fe7ce69d20f9beed46">uja113x_bscdt_ionsctc_t</a> { <a class="el" href="group__bmconfig.html#gga47e1aea3621ac0fe7ce69d20f9beed46af2764121cefbbdb7244385ab65a44b77">IONSCTC_30_MA</a> = 0U, 
<a class="el" href="group__bmconfig.html#gga47e1aea3621ac0fe7ce69d20f9beed46a3adf1b164d60a44e1c703165f8f95233">IONSCTC_45_MA</a> = 1U, 
<a class="el" href="group__bmconfig.html#gga47e1aea3621ac0fe7ce69d20f9beed46ab11e1d0a98281623ae6de284429b8289">IONSCTC_60_MA</a> = 2U, 
<a class="el" href="group__bmconfig.html#gga47e1aea3621ac0fe7ce69d20f9beed46aeba8a4fe8250679180a01dcbeb819a1c">IONSCTC_90_MA</a> = 3U
 }<tr class="memdesc:ga47e1aea3621ac0fe7ce69d20f9beed46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank N short-circuit detection threshold configuration options (0x39 / 0x49)  <a href="group__bmconfig.html#ga47e1aea3621ac0fe7ce69d20f9beed46">More...</a><br /></td></tr>
<tr class="separator:ga47e1aea3621ac0fe7ce69d20f9beed46"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gad6a7ea9e34846ed016376cce489eb9af"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bmconfig.html#gad6a7ea9e34846ed016376cce489eb9af">uja113x_boldt_ionoltc_t</a> { <a class="el" href="group__bmconfig.html#ggad6a7ea9e34846ed016376cce489eb9afad83f45f5beb7c1d566b4a0195a03b0cb">IONOLTC_2_MA</a> = 0U, 
<a class="el" href="group__bmconfig.html#ggad6a7ea9e34846ed016376cce489eb9afa3b9bf39bc3ea4e208fdd4967bbcf2a0e">IONOLTC_5_MA</a> = 1U, 
<a class="el" href="group__bmconfig.html#ggad6a7ea9e34846ed016376cce489eb9afa4b847ea825f509543413ff25ff748c5e">IONOLTC_10_MA</a> = 2U, 
<a class="el" href="group__bmconfig.html#ggad6a7ea9e34846ed016376cce489eb9afa01796b261057ee81a041011e3de9681a">IONOLTC_20_MA</a> = 3U
 }<tr class="memdesc:gad6a7ea9e34846ed016376cce489eb9af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank N open-load detection threshold configuration options (0x3A / 0x4A)  <a href="group__bmconfig.html#gad6a7ea9e34846ed016376cce489eb9af">More...</a><br /></td></tr>
<tr class="separator:gad6a7ea9e34846ed016376cce489eb9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:ga922a1e518732df23b6a015b199522862"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timcr.html#ga922a1e518732df23b6a015b199522862">uja113x_timxc_txpc_t</a> { <br />
&#160;&#160;<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862aa72bb9bf77857c9a0139a39d7ddd2be9">TXPC_4MS_PERIOD</a> = 0x00U, 
<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862af215bb04a0102b01ad7769be39ffe10c">TXPC_8MS_PERIOD</a> = 0x04U, 
<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862ac028eb89982c67c830e5c612eab79753">TXPC_20MS_PERIOD</a> = 0x08U, 
<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862ad90de9c1a0adfe53ec3a0256f6a207da">TXPC_30MS_PERIOD</a> = 0x0CU, 
<br />
&#160;&#160;<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862ad2d1aadebb3a30199f98dc9c1e5ad3ea">TXPC_50MS_PERIOD</a> = 0x10U, 
<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862a4fa40010a8563261f5bf75440f8db05c">TXPC_100MS_PERIOD</a> = 0x14U, 
<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862ad7bba675d2c5aa56e46e5b8234b52575">TXPC_200MS_PERIOD</a> = 0x18U, 
<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862afe02ebab9df07194f788e0f2af8a83b2">TXPC_400MS_PERIOD</a> = 0x1CU, 
<br />
&#160;&#160;<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862a8d22c769f8bfc2231cf81b3b8c9cfab7">TXPC_800MS_PERIOD</a> = 0x20U, 
<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862aa51f4fb4568aa75a2b5bc88d735c3afa">TXPC_1000MS_PERIOD</a> = 0x24U, 
<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862a16f64596b7c9e52e0d42095a4631b59a">TXPC_2000MS_PERIOD</a> = 0x28U, 
<a class="el" href="group__timcr.html#gga922a1e518732df23b6a015b199522862ac31316ef7b0c93efe55741da781a1760">TXPC_4000MS_PERIOD</a> = 0x2CU
<br />
 }<tr class="memdesc:ga922a1e518732df23b6a015b199522862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer X period configuration options (0x5N:TXPC[5:2]); (N = 0, 2, 4, 6)  <a href="group__timcr.html#ga922a1e518732df23b6a015b199522862">More...</a><br /></td></tr>
<tr class="separator:ga922a1e518732df23b6a015b199522862"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
<tr class="memitem:gaa7f34b2254d514200bca2948d02052b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timcr.html#gaa7f34b2254d514200bca2948d02052b9">uja113x_timxc_txmc_t</a> { <a class="el" href="group__timcr.html#ggaa7f34b2254d514200bca2948d02052b9ad89c8b035e471909143071df1603d230">TXMC_PWM</a> = 0x00U, 
<a class="el" href="group__timcr.html#ggaa7f34b2254d514200bca2948d02052b9ad843f658d604d0b992baf686dc2d53ca">TXMC_TIM</a> = 0x01U, 
<a class="el" href="group__timcr.html#ggaa7f34b2254d514200bca2948d02052b9ac1d13682b950627607c464a77bbdbec5">TXMC_TRIG_START</a> = 0x02U, 
<a class="el" href="group__timcr.html#ggaa7f34b2254d514200bca2948d02052b9a36e516ecdc387f25e04ad06bbfb7e19f">TXMC_TRIG_END</a> = 0x03U
 }<tr class="memdesc:gaa7f34b2254d514200bca2948d02052b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer X mode control configuration options (0x5N:TXMC[0]); (N = 0, 2, 4, 6)  <a href="group__timcr.html#gaa7f34b2254d514200bca2948d02052b9">More...</a><br /></td></tr>
<tr class="separator:gaa7f34b2254d514200bca2948d02052b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafe11e5f51c35197f40f17b1dfa413151"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__internals.html#gafe11e5f51c35197f40f17b1dfa413151">UJA113X_SbcTransfer</a> (uint32_t instance, bool read, uint8_t *txData, uint8_t *rxData, uint8_t <a class="el" href="flash__driver_8c.html#a00050bb8eed2c8a86ac60d9625cae18c">size</a>)</td></tr>
<tr class="memdesc:gafe11e5f51c35197f40f17b1dfa413151"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initiates a write/read operation to/from SBC.  <a href="group__internals.html#gafe11e5f51c35197f40f17b1dfa413151">More...</a><br /></td></tr>
<tr class="separator:gafe11e5f51c35197f40f17b1dfa413151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3705740b0c64944414d4702949f7ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__internals.html#ga3b3705740b0c64944414d4702949f7ac">UJA113X_Init</a> (uint32_t instance, const <a class="el" href="structuja113x__init__cfg__t.html">uja113x_init_cfg_t</a> *const deviceConfig, const <a class="el" href="structuja113x__drv__cfg__t.html">uja113x_drv_cfg_t</a> *drvConfig)</td></tr>
<tr class="memdesc:ga3b3705740b0c64944414d4702949f7ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes complete chip based on input parameters except MTPNV.  <a href="group__internals.html#ga3b3705740b0c64944414d4702949f7ac">More...</a><br /></td></tr>
<tr class="separator:ga3b3705740b0c64944414d4702949f7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e997f4a44718555b139c48a5868f0bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__internals.html#ga5e997f4a44718555b139c48a5868f0bd">UJA113X_RegisterDevice</a> (uint32_t instance, const <a class="el" href="structuja113x__drv__cfg__t.html">uja113x_drv_cfg_t</a> *drvConfig)</td></tr>
<tr class="memdesc:ga5e997f4a44718555b139c48a5868f0bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers SBC internal parameters.  <a href="group__internals.html#ga5e997f4a44718555b139c48a5868f0bd">More...</a><br /></td></tr>
<tr class="separator:ga5e997f4a44718555b139c48a5868f0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac717e41dbab08cd2c217922726f7de1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__wtdcconfig.html#gac717e41dbab08cd2c217922726f7de1c">UJA113X_SetWatchdog</a> (uint32_t instance, const <a class="el" href="structuja113x__wtdc__cfg__t.html">uja113x_wtdc_cfg_t</a> *wtdcConfig)</td></tr>
<tr class="memdesc:gac717e41dbab08cd2c217922726f7de1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the watchdog register (0x00) based on input configuration object.  <a href="group__wtdcconfig.html#gac717e41dbab08cd2c217922726f7de1c">More...</a><br /></td></tr>
<tr class="separator:gac717e41dbab08cd2c217922726f7de1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5f068425b4f6b87d8b5129a7e71767"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__modeconfig.html#ga0e5f068425b4f6b87d8b5129a7e71767">UJA113X_SetMode</a> (uint32_t instance, <a class="el" href="group__modeconfig.html#ga8d6f363768a0488e1570208b9aa0c246">uja113x_mc_mc_t</a> modeConfig)</td></tr>
<tr class="memdesc:ga0e5f068425b4f6b87d8b5129a7e71767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the mode control register (0x01) to get the SBC into a new mode.  <a href="group__modeconfig.html#ga0e5f068425b4f6b87d8b5129a7e71767">More...</a><br /></td></tr>
<tr class="separator:ga0e5f068425b4f6b87d8b5129a7e71767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga000fd1ba7f3e599470d94403529fcfde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__fscconfig.html#ga000fd1ba7f3e599470d94403529fcfde">UJA113X_SetFailSafe</a> (uint32_t instance, const <a class="el" href="structuja113x__fsc__cfg__t.html">uja113x_fsc_cfg_t</a> *fscConfig)</td></tr>
<tr class="memdesc:ga000fd1ba7f3e599470d94403529fcfde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the fail-safe register (0x02) based on input configuration object.  <a href="group__fscconfig.html#ga000fd1ba7f3e599470d94403529fcfde">More...</a><br /></td></tr>
<tr class="separator:ga000fd1ba7f3e599470d94403529fcfde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c64715cf801b7ba78d17a62401ad0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__isr.html#gae8c64715cf801b7ba78d17a62401ad0d">UJA113X_SetSystemInterrupts</a> (uint32_t instance, uint8_t sysieMask)</td></tr>
<tr class="memdesc:gae8c64715cf801b7ba78d17a62401ad0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the system interrupt enable register (0x04) based on input configuration paramater.  <a href="group__isr.html#gae8c64715cf801b7ba78d17a62401ad0d">More...</a><br /></td></tr>
<tr class="separator:gae8c64715cf801b7ba78d17a62401ad0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3da896ee9a23b029c1e79351e16634c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__lckcconfig.html#gac3da896ee9a23b029c1e79351e16634c">UJA113X_SetLock</a> (uint32_t instance, const <a class="el" href="structuja113x__lckc__cfg__t.html">uja113x_lckc_cfg_t</a> *lckcConfig)</td></tr>
<tr class="memdesc:gac3da896ee9a23b029c1e79351e16634c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the lock control register (0x0A) based on input configuration object.  <a href="group__lckcconfig.html#gac3da896ee9a23b029c1e79351e16634c">More...</a><br /></td></tr>
<tr class="separator:gac3da896ee9a23b029c1e79351e16634c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644cc1c0161ecfd7b87238de3c62c8d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcconfig.html#ga644cc1c0161ecfd7b87238de3c62c8d8">UJA113X_SetRegulator</a> (uint32_t instance, const <a class="el" href="structuja113x__rc__cfg__t.html">uja113x_rc_cfg_t</a> *rcConfig)</td></tr>
<tr class="memdesc:ga644cc1c0161ecfd7b87238de3c62c8d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the regulator control register (0x10) based on input configuration object.  <a href="group__rcconfig.html#ga644cc1c0161ecfd7b87238de3c62c8d8">More...</a><br /></td></tr>
<tr class="separator:ga644cc1c0161ecfd7b87238de3c62c8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0ebd28da9bf2ac9c9924629dcda76b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__bmconfig.html#ga2b0ebd28da9bf2ac9c9924629dcda76b">UJA113X_SetBatteryMonitor</a> (uint32_t instance, const <a class="el" href="structuja113x__bmc__cfg__t.html">uja113x_bmc_cfg_t</a> *bmcConfig)</td></tr>
<tr class="memdesc:ga2b0ebd28da9bf2ac9c9924629dcda76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the Battery monitor control registers (0x11 - 0x14) based on input configuration object.  <a href="group__bmconfig.html#ga2b0ebd28da9bf2ac9c9924629dcda76b">More...</a><br /></td></tr>
<tr class="separator:ga2b0ebd28da9bf2ac9c9924629dcda76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa193c3d1bd786aa8f0806a70a00ad539"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__smpsconfig.html#gaa193c3d1bd786aa8f0806a70a00ad539">UJA113X_SetSmps</a> (uint32_t instance, const <a class="el" href="structuja113x__smpsc__cfg__t.html">uja113x_smpsc_cfg_t</a> *smpscConfig)</td></tr>
<tr class="memdesc:gaa193c3d1bd786aa8f0806a70a00ad539"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SMPS control registers (0x19 - 0x1A) based on input configuration object.  <a href="group__smpsconfig.html#gaa193c3d1bd786aa8f0806a70a00ad539">More...</a><br /></td></tr>
<tr class="separator:gaa193c3d1bd786aa8f0806a70a00ad539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba88b13754505a361f638fcc54f1c9a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__isr.html#gaba88b13754505a361f638fcc54f1c9a9">UJA113X_SetSupplyInterrupts</a> (uint32_t instance, uint8_t supieMask)</td></tr>
<tr class="memdesc:gaba88b13754505a361f638fcc54f1c9a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the supply interrupt enable register (0x1C) based on input parameter.  <a href="group__isr.html#gaba88b13754505a361f638fcc54f1c9a9">More...</a><br /></td></tr>
<tr class="separator:gaba88b13754505a361f638fcc54f1c9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793ee7858c95180799d1541b01a99734"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#ga793ee7858c95180799d1541b01a99734">UJA113X_SetCan</a> (uint32_t instance, const <a class="el" href="structuja113x__canc__cfg__t.html">uja113x_canc_cfg_t</a> *cancConfig)</td></tr>
<tr class="memdesc:ga793ee7858c95180799d1541b01a99734"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the CAN control register (0x20) based on input configuration object.  <a href="group__cancconfig.html#ga793ee7858c95180799d1541b01a99734">More...</a><br /></td></tr>
<tr class="separator:ga793ee7858c95180799d1541b01a99734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cd00a2f34093aefa87bcc4a6f5b1f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__lincconfig.html#ga92cd00a2f34093aefa87bcc4a6f5b1f9">UJA113X_SetLin</a> (uint32_t instance, const <a class="el" href="structuja113x__linc__cfg__t.html">uja113x_linc_cfg_t</a> *lincConfig)</td></tr>
<tr class="memdesc:ga92cd00a2f34093aefa87bcc4a6f5b1f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the LIN control register (0x21) based on input configuration object.  <a href="group__lincconfig.html#ga92cd00a2f34093aefa87bcc4a6f5b1f9">More...</a><br /></td></tr>
<tr class="separator:ga92cd00a2f34093aefa87bcc4a6f5b1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2084b99aad7bc7d047148a0b6e14e196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__isr.html#ga2084b99aad7bc7d047148a0b6e14e196">UJA113X_SetTransceiverInterrupts</a> (uint32_t instance, uint8_t tieMask)</td></tr>
<tr class="memdesc:ga2084b99aad7bc7d047148a0b6e14e196"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the transceiver interrupt enable register (0x23) based on input configuration parameter.  <a href="group__isr.html#ga2084b99aad7bc7d047148a0b6e14e196">More...</a><br /></td></tr>
<tr class="separator:ga2084b99aad7bc7d047148a0b6e14e196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c01e734aa20c4fc6051e1644cf75744"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#ga4c01e734aa20c4fc6051e1644cf75744">UJA113X_SetCanPartNet</a> (uint32_t instance, const <a class="el" href="structuja113x__cpnc__cfg__t.html">uja113x_cpnc_cfg_t</a> *cpncConfig)</td></tr>
<tr class="memdesc:ga4c01e734aa20c4fc6051e1644cf75744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the CAN partial networking control register (0x26 - 0x2F) based on input configuration object.  <a href="group__cancconfig.html#ga4c01e734aa20c4fc6051e1644cf75744">More...</a><br /></td></tr>
<tr class="separator:ga4c01e734aa20c4fc6051e1644cf75744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08bf95f012de559bcbf9154cee9a17d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cancconfig.html#ga08bf95f012de559bcbf9154cee9a17d2">UJA113X_SetDataMasks</a> (uint32_t instance, const <a class="el" href="structuja113x__dm__cfg__t.html">uja113x_dm_cfg_t</a> *dmConfig)</td></tr>
<tr class="memdesc:ga08bf95f012de559bcbf9154cee9a17d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the CAN partial networking data mask registers (0x68 - 0x6F) based on input configuration object.  <a href="group__cancconfig.html#ga08bf95f012de559bcbf9154cee9a17d2">More...</a><br /></td></tr>
<tr class="separator:ga08bf95f012de559bcbf9154cee9a17d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389fc3133469b4a56c8095c00757c5d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hviocr.html#ga389fc3133469b4a56c8095c00757c5d8">UJA113X_SetHvio</a> (uint32_t instance, const <a class="el" href="structuja113x__hvio__cfg__t.html">uja113x_hvio_cfg_t</a> *hvioConfig, uint8_t hvioId)</td></tr>
<tr class="memdesc:ga389fc3133469b4a56c8095c00757c5d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures corresponding HVIO control register based on hvioId (0x3N/0x4N; N = 0 - 3)  <a href="group__hviocr.html#ga389fc3133469b4a56c8095c00757c5d8">More...</a><br /></td></tr>
<tr class="separator:ga389fc3133469b4a56c8095c00757c5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f7093c1f46fa3609d0157769c94003"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hviocr.html#ga85f7093c1f46fa3609d0157769c94003">UJA113X_SetBankWupThr</a> (uint32_t instance, <a class="el" href="group__hviocr.html#gaa5b898d489f420ea86d4da26b2193bac">uja113x_bwtc_bnwtc_t</a> bankWupThrConfig, uint8_t bankId)</td></tr>
<tr class="memdesc:ga85f7093c1f46fa3609d0157769c94003"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures corresponfing bank wake-up control register based on bankId (0x34/0x44)  <a href="group__hviocr.html#ga85f7093c1f46fa3609d0157769c94003">More...</a><br /></td></tr>
<tr class="separator:ga85f7093c1f46fa3609d0157769c94003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb38fc97e815e978f2df7cb988ea377"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__isr.html#gaeeb38fc97e815e978f2df7cb988ea377">UJA113X_SetBankWupInterrupts</a> (uint32_t instance, uint8_t bankWupIntMask, uint8_t bankId)</td></tr>
<tr class="memdesc:gaeeb38fc97e815e978f2df7cb988ea377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures corresponding bank wake-up interrupt enable register based on bankId (0x37 / 0x47)  <a href="group__isr.html#gaeeb38fc97e815e978f2df7cb988ea377">More...</a><br /></td></tr>
<tr class="separator:gaeeb38fc97e815e978f2df7cb988ea377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb828c13da0828b6cd5b00f30a8ba046"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__isr.html#gafb828c13da0828b6cd5b00f30a8ba046">UJA113X_SetBankFailInterrupts</a> (uint32_t instance, uint8_t bankFailIntMask, uint8_t bankId)</td></tr>
<tr class="memdesc:gafb828c13da0828b6cd5b00f30a8ba046"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures corresponding bank fail interrupt enable register based on bankId (0x38 / 0x48)  <a href="group__isr.html#gafb828c13da0828b6cd5b00f30a8ba046">More...</a><br /></td></tr>
<tr class="separator:gafb828c13da0828b6cd5b00f30a8ba046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddb82b68235498d5e0d3a9be2b84431"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hviocr.html#ga2ddb82b68235498d5e0d3a9be2b84431">UJA113X_SetBankShortCircThr</a> (uint32_t instance, const <a class="el" href="structuja113x__bscdt__cfg__t.html">uja113x_bscdt_cfg_t</a> *bscdtConfig, uint8_t bankId)</td></tr>
<tr class="memdesc:ga2ddb82b68235498d5e0d3a9be2b84431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures all HVIO's short-circuit detection threshold level based on bankId (0x39/0x49)  <a href="group__hviocr.html#ga2ddb82b68235498d5e0d3a9be2b84431">More...</a><br /></td></tr>
<tr class="separator:ga2ddb82b68235498d5e0d3a9be2b84431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5d3226c19aae49ff44c6093775a09e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__hviocr.html#gaed5d3226c19aae49ff44c6093775a09e">UJA113X_SetBankOpenLoadThr</a> (uint32_t instance, const <a class="el" href="structuja113x__boldt__cfg__t.html">uja113x_boldt_cfg_t</a> *boldtConfig, uint8_t bankId)</td></tr>
<tr class="memdesc:gaed5d3226c19aae49ff44c6093775a09e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures all HVIO's open-load detection threshold level based on bankId (0x3A/0x4A)  <a href="group__hviocr.html#gaed5d3226c19aae49ff44c6093775a09e">More...</a><br /></td></tr>
<tr class="separator:gaed5d3226c19aae49ff44c6093775a09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb88e00857021e2dfb1942aefa1ee110"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__timcr.html#gaeb88e00857021e2dfb1942aefa1ee110">UJA113X_SetTimer</a> (uint32_t instance, const <a class="el" href="structuja113x__timsc__cfg__t.html">uja113x_timsc_cfg_t</a> *timscConfig)</td></tr>
<tr class="memdesc:gaeb88e00857021e2dfb1942aefa1ee110"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a single timer configuration registers (0x5N - 0x5M) based on input configuration object (N = 0, 2, 4, 6; M = 1, 3, 5, 7)  <a href="group__timcr.html#gaeb88e00857021e2dfb1942aefa1ee110">More...</a><br /></td></tr>
<tr class="separator:gaeb88e00857021e2dfb1942aefa1ee110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad516dfc6d852db8395d2e7ff51bec810"><td class="memItemLeft" align="right" valign="top"><a class="el" href="status_8h.html#af9bff8ff1154a04a899276af806b8586">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvr.html#gad516dfc6d852db8395d2e7ff51bec810">UJA113X_SetMtpnv</a> (uint32_t instance, const <a class="el" href="structuja113x__mtpnv__cfg__t.html">uja113x_mtpnv_cfg_t</a> *mtpnvConfig)</td></tr>
<tr class="memdesc:gad516dfc6d852db8395d2e7ff51bec810"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the non-volitile memory parameters (0x71 - 0x75) of SBC.  <a href="group__mtpnvr.html#gad516dfc6d852db8395d2e7ff51bec810">More...</a><br /></td></tr>
<tr class="separator:gad516dfc6d852db8395d2e7ff51bec810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3563d7fbd11f2d2b0153b1f75391d6fb"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mtpnvr.html#ga3563d7fbd11f2d2b0153b1f75391d6fb">UJA113X_ComputeCrc8</a> (const <a class="el" href="structcrc__spec__t.html">crc_spec_t</a> *crcDesc, const uint8_t *data, uint8_t <a class="el" href="flash__driver_8c.html#a00050bb8eed2c8a86ac60d9625cae18c">size</a>)</td></tr>
<tr class="memdesc:ga3563d7fbd11f2d2b0153b1f75391d6fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic function for CRC8 computation.  <a href="group__mtpnvr.html#ga3563d7fbd11f2d2b0153b1f75391d6fb">More...</a><br /></td></tr>
<tr class="separator:ga3563d7fbd11f2d2b0153b1f75391d6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a7575a7e334f632aece2e4ca89bb43533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BANK_HVIO_CNT&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HVIO channels per bank </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00032">32</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="a516e48f8807198b124dcb24e8ba74d6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIO_MAX_BANKS&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum number of HVIO banks available on UJA113x devices </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00034">34</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7ace119e8d9adbf1c438c943c5bbfb31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HVIO_MAX_CHANNELS&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum number of HVIO channels available on UJA113x devices </p>

<p>Definition at line <a class="el" href="sbc__uja113x_8h_source.html#l00033">33</a> of file <a class="el" href="sbc__uja113x_8h_source.html">sbc_uja113x.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f382573a88a6eedb79e240e7ead9d11a.html">middleware</a></li><li class="navelem"><a class="el" href="dir_49c56224104f1e32449d81c2ab649ac3.html">sbc</a></li><li class="navelem"><a class="el" href="dir_b63ea9beddcc9f5211bad7a1d8ebf567.html">sbc_uja113x</a></li><li class="navelem"><a class="el" href="dir_1c697063c83e13c4127d43190840f13b.html">include</a></li><li class="navelem"><a class="el" href="sbc__uja113x_8h.html">sbc_uja113x.h</a></li>
    <li class="footer">Generated on Fri Jun 11 2021 08:16:06 for S32 SDK by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
