Timeout: 3600, Memory_limit: 64000
	10000.000000 (abstract query)
	10000.000000 (concrete query)

Config:
	(concrete bit-width limit: 0)
	(fineness: 2)
	(interpret-ex-cc-level: 2)
	(forward-check:	0)
	(full projection)
	(prioritization:	single)

#STAT# num_bits= 49 num_regs= 24 num_total_bits= 101
1  49
2  20
3  4

System
  int : 11435
  bool : 20868
  sum : 32303
  bool_op : 15937
  int_op : 24
    !  46
    !=_int  7
    &&  170
    ==  50
    ==_int  282
    ?:  9578
    ?:_int  5532
    {}  10
    |_2  13
    |_8  1
    ||  272


Property
  int : 0
  bool : 40
  sum : 40
  bool_op : 17
  int_op : 0
    !  10
    &&  6
    ==  1

Partial interpretation info:
  depth: 0
  count: 0
  count (d=0): 0

  depth (prop): 0
  count (prop): 0
  count (d=0) (prop): 0

	# of Inst.                  : 32431	(864 bytes each)
	  ExInst::hm_ExInst.size()  : 0	(984 bytes each)
	  SigInst::hm_SigInst.size(): 162	(904 bytes each)
	  NumInst::hm_NumInst.size(): 216	(888 bytes each)
	  OpInst::hm_OpInst.size()  : 739	(944 bytes each)
	  OpInst::hm_ITEInst.size() : 15110	(944 bytes each)
	  OpInst::hm_ETCInst.size() : 142	(944 bytes each)
	Total                       : 16369

	Memory (est.)               : 26.722321 MB
	  ExInst                    : 0.000000 MB
	  SigInst                   : 0.139664 MB
	  NumInst                   : 0.182922 MB
	  OpInst::OP                : 0.665298 MB
	  OpInst::ITE               : 13.603058 MB
	  OpInst::ETC               : 0.127838 MB

	(maximum function composition in T: 1)

---------------------------------------------------------------------------------------------
 Reachability Analysis Begins
---------------------------------------------------------------------------------------------
Loop_FrameNumber_#ReachabilityIterations_#RefinementIterations
---------------------------------------------------------------------------------------------
Loop_0_0_0
---------------------------------------------------------------------------------------------
[Basis Step]:
	F[0] = I
	SAT_a ? [ F[0] && !P ]: UNSAT

[First Step]:
	SAT_a ? [ F[0] & T & !P ]: UNSAT

[RES_1]       0	: 0	: 0 s: 0
[RES_0]    L  0 : 0 s: 0, mem: 48, time: 0.065879
[RES_1]       0	: 1	: 0 0 s: 0
[RES_0]    L  1 : 0 0 s: 0, mem: 48, time: 0.066041
---------------------------------------------------------------------------------------------
Loop_1_0_0
---------------------------------------------------------------------------------------------
	F[1] = P
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(10 + 3 -> 10 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s32_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       0	: 1	: 0 1 s: 1
[RES_0]    L  1 : 0 2 s: 2, mem: 50, time: 0.068468
---------------------------------------------------------------------------------------------
Loop_1_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(11 + 3 -> 11 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s36_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       0	: 1	: 0 2 s: 2
[RES_0]    L  1 : 0 4 s: 4, mem: 50, time: 0.069734
---------------------------------------------------------------------------------------------
Loop_1_2_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(14 + 4 -> 14 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s0_Sta_reg_CurrData
		[1] w1	(_s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       0	: 1	: 0 3 s: 3
[RES_0]    L  1 : 0 6 s: 6, mem: 51, time: 0.073548
---------------------------------------------------------------------------------------------
Loop_1_3_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(14 + 4 -> 14 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s29_Sta_reg_MemData
		[1] w1	(_s29_Sta_reg_MemData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       0	: 1	: 0 4 s: 4
[RES_0]    L  1 : 0 8 s: 8, mem: 51, time: 0.074803
---------------------------------------------------------------------------------------------
Loop_1_4_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[1] & T & !P+ ]: UNSAT
[RES_1]       0	: 1	: 0 4 s: 4
[RES_0]    L  1 : 0 8 s: 8, mem: 51, time: 0.074831
	[Forward propagation]:
[RES_1]       0	: 2	: 0 4 0 s: 4
[RES_0]    L  2 : 0 8 0 s: 8, mem: 51, time: 0.080869
---------------------------------------------------------------------------------------------
Loop_2_0_0
---------------------------------------------------------------------------------------------
	F[2] = P
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(12 + 3 -> 12 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s36_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       0	: 2	: 0 4 1 s: 5
[RES_0]    L  2 : 0 8 3 s: 11, mem: 51, time: 0.099935
---------------------------------------------------------------------------------------------
Loop_2_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(16 + 5 -> 16 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3)
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(17 + 5 -> 17 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4)
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 1)
	(16 + 3 -> 16 + 1)
	(3 -> 1 -> 1)
	(3 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s32_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       0	: 2	: 0 5 1 s: 6
[RES_0]    L  2 : 0 10 2 s: 12, mem: 52, time: 0.124724
---------------------------------------------------------------------------------------------
Loop_2_2_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(17 + 5 -> 17 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s40_Sta_reg_Proc_2_CacheState == 2'd2)
		[1] w2	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(18 + 5 -> 18 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s18_Sta_reg_HomeProc_CacheState == 2'd2)
		[1] w2	((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(22 + 4 -> 22 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s0_Sta_reg_CurrData
		[1] w1	(_s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       0	: 2	: 0 6 2 s: 8
[RES_0]    L  2 : 0 12 4 s: 16, mem: 53, time: 0.139507
---------------------------------------------------------------------------------------------
Loop_2_3_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(20 + 5 -> 20 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(22 + 5 -> 22 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(24 + 5 -> 24 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s62_Sta_reg_WbMsg_Cmd
		[1] w1	(_s62_Sta_reg_WbMsg_Cmd && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(26 + 4 -> 26 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s29_Sta_reg_MemData
		[1] w1	(_s29_Sta_reg_MemData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       0	: 2	: 0 8 3 s: 11
[RES_0]    L  2 : 0 16 6 s: 22, mem: 54, time: 0.211144
---------------------------------------------------------------------------------------------
Loop_2_4_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(27 + 3 -> 27 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       0	: 2	: 0 8 4 s: 12
[RES_0]    L  2 : 0 16 9 s: 25, mem: 54, time: 0.232651
---------------------------------------------------------------------------------------------
Loop_2_5_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[2] & T & !P+ ]: UNSAT
[RES_1]       0	: 2	: 0 8 4 s: 12
[RES_0]    L  2 : 0 16 9 s: 25, mem: 54, time: 0.232687
	[Forward propagation]:
[RES_1]       0	: 3	: 0 5 7 0 s: 12
[RES_0]    L  3 : 0 10 15 0 s: 25, mem: 55, time: 0.267497
---------------------------------------------------------------------------------------------
Loop_3_0_0
---------------------------------------------------------------------------------------------
	F[3] = P
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(33 + 5 -> 33 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(35 + 5 -> 35 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(18 + 3 -> 18 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s36_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       0	: 3	: 0 5 9 1 s: 15
[RES_0]    L  3 : 0 10 21 3 s: 34, mem: 55, time: 0.328924
---------------------------------------------------------------------------------------------
Loop_3_1_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(37 + 5 -> 37 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(38 + 5 -> 38 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(22 + 3 -> 22 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       0	: 3	: 0 5 11 2 s: 18
[RES_0]    L  3 : 0 10 27 6 s: 43, mem: 55, time: 0.399013
---------------------------------------------------------------------------------------------
Loop_3_2_0
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #38
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #38
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(26 + 6 -> 26 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s54_Sta_reg_UniMsg_1_Cmd == 3'd3)
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(27 + 6 -> 27 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4)
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(42 + 5 -> 42 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s36_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #37
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #37
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(29 + 6 -> 29 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s58_Sta_reg_UniMsg_2_Cmd == 3'd3)
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 6 -> 1)
	(30 + 6 -> 30 + 1)
	(6 -> 1 -> 1)
	(6 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4)
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(45 + 5 -> 45 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s40_Sta_reg_Proc_2_CacheState == 2'd2)
		[1] w2	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #195
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #195
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(33 + 11 -> 33 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s18_Sta_reg_HomeProc_CacheState != _s20_Sta_reg_HomeProc_ProcCmd)
		[1] w2	((_s18_Sta_reg_HomeProc_CacheState != _s20_Sta_reg_HomeProc_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #195
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #195
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s11_Sta_reg_Dir_Pending$next == _s11_Sta_reg_Dir_Pending$next_rhs) && (_s18_Sta_reg_HomeProc_CacheState$next == w$226) && (_s19_Sta_reg_HomeProc_InvMarked$next == _s19_Sta_reg_HomeProc_InvMarked$next_rhs) && (_s20_Sta_reg_HomeProc_ProcCmd$next == _s20_Sta_reg_HomeProc_ProcCmd$next_rhs) && (_s29_Sta_reg_MemData$next == _s29_Sta_reg_MemData$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 4)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 19)
		(cc core: 19 -> 6)
UNSAT

		[MUS(s)]:
		[1] ((_s18_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 8'd12) && !(ReductionOr_1_2(_s18_Sta_reg_HomeProc_CacheState)) && (_s18_Sta_reg_HomeProc_CacheState$next == w$226))

	[Lemmas]: 
		[1] !(((_s18_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 8'd12) && !(ReductionOr_1_2(_s18_Sta_reg_HomeProc_CacheState)) && (_s18_Sta_reg_HomeProc_CacheState$next == w$226)))
#33218
#Lemmas = 3
[RES_1]       1	: 3	: 0 8 8 2 s: 18
[RES_0]    L  3 : 0 16 16 6 s: 38, mem: 63, time: 0.538592
---------------------------------------------------------------------------------------------
Loop_3_0_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(34 + 5 -> 34 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4)
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(50 + 5 -> 50 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 4 -> 2)
	(30 + 4 -> 30 + 2)
	(4 -> 2 -> 2)
	(4 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       1	: 3	: 0 9 9 3 s: 21
[RES_0]    L  3 : 0 18 19 9 s: 46, mem: 63, time: 0.585662
---------------------------------------------------------------------------------------------
Loop_3_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #185
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #185
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(54 + 7 -> 54 + 3)
	(7 -> 3 -> 2)
	(7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s17_Sta_reg_HomeProc_CacheData && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s17_Sta_reg_HomeProc_CacheData && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 4 -> 1)
	(32 + 4 -> 32 + 1)
	(4 -> 1 -> 1)
	(4 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s29_Sta_reg_MemData
		[1] w1	(_s29_Sta_reg_MemData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       1	: 3	: 0 9 9 4 s: 22
[RES_0]    L  3 : 0 18 20 11 s: 49, mem: 63, time: 0.738377
---------------------------------------------------------------------------------------------
Loop_3_2_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(33 + 3 -> 33 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       1	: 3	: 0 9 9 5 s: 23
[RES_0]    L  3 : 0 18 20 14 s: 52, mem: 63, time: 0.786317
---------------------------------------------------------------------------------------------
Loop_3_3_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[3] & T & !P+ ]: UNSAT
[RES_1]       1	: 3	: 0 9 9 5 s: 23
[RES_0]    L  3 : 0 18 20 14 s: 52, mem: 63, time: 0.786369
	[Forward propagation]:
[RES_1]       1	: 4	: 0 8 5 9 1 s: 23
[RES_0]    L  4 : 0 16 11 22 3 s: 52, mem: 63, time: 1.01427
---------------------------------------------------------------------------------------------
Loop_4_0_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #38
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #38
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(66 + 6 -> 66 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(68 + 6 -> 68 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(45 + 5 -> 45 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #38
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #38
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(70 + 6 -> 70 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(49 + 5 -> 49 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(72 + 6 -> 72 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(52 + 5 -> 52 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(54 + 5 -> 54 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(24 + 3 -> 24 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s36_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       1	: 4	: 0 8 9 12 2 s: 31
[RES_0]    L  4 : 0 16 23 31 6 s: 76, mem: 64, time: 1.57591
---------------------------------------------------------------------------------------------
Loop_4_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #37
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #37
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(78 + 6 -> 78 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(79 + 6 -> 79 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(60 + 5 -> 60 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(82 + 6 -> 82 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(62 + 5 -> 62 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(84 + 6 -> 84 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(64 + 5 -> 64 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(66 + 5 -> 66 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(30 + 3 -> 30 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       1	: 4	: 0 8 13 15 3 s: 39
[RES_0]    L  4 : 0 16 35 40 9 s: 100, mem: 65, time: 2.13865
---------------------------------------------------------------------------------------------
Loop_4_2_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #166
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #166
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(37 + 10 -> 37 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_UniMsg_0_Cmd == 3'd1)
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(89 + 6 -> 89 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3)
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(90 + 6 -> 90 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(70 + 5 -> 70 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #185
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #185
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(74 + 7 -> 74 + 3)
	(7 -> 3 -> 2)
	(7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s17_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s17_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #38
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #38
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #168
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #168
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(39 + 10 -> 39 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s54_Sta_reg_UniMsg_1_Cmd == 3'd1)
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(94 + 6 -> 94 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s54_Sta_reg_UniMsg_1_Cmd == 3'd3)
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(95 + 6 -> 95 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(77 + 5 -> 77 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #37
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #37
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #167
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #167
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 10 -> 1)
	(41 + 10 -> 41 + 1)
	(10 -> 1 -> 1)
	(10 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s58_Sta_reg_UniMsg_2_Cmd == 3'd1)
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(98 + 6 -> 98 + 2)
	(6 -> 2 -> 1)
	(6 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s58_Sta_reg_UniMsg_2_Cmd == 3'd3)
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(99 + 6 -> 99 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(80 + 5 -> 80 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(38 + 4 -> 38 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s29_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s29_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       1	: 4	: 0 8 13 19 4 s: 44
[RES_0]    L  4 : 0 16 32 52 13 s: 113, mem: 67, time: 2.75036
---------------------------------------------------------------------------------------------
Loop_4_3_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #161
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #161
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(86 + 11 -> 86 + 7)
	(11 -> 7 -> 3)
	(11 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s17_Sta_reg_HomeProc_CacheData && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s0_Sta_reg_CurrData) && _s17_Sta_reg_HomeProc_CacheData && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(40 + 4 -> 40 + 3)
	(4 -> 3 -> 2)
	(4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s29_Sta_reg_MemData)
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s29_Sta_reg_MemData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       1	: 4	: 0 8 13 20 5 s: 46
[RES_0]    L  4 : 0 16 32 56 16 s: 120, mem: 68, time: 3.0273
---------------------------------------------------------------------------------------------
Loop_4_4_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #37
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #37
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(88 + 5 -> 88 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #38
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #38
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(89 + 5 -> 89 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(106 + 6 -> 106 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s54_Sta_reg_UniMsg_1_Cmd$next == _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_UniMsg_1_Cmd == _s58_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_UniMsg_1_Cmd == _s58_Sta_reg_UniMsg_2_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(91 + 5 -> 91 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(92 + 5 -> 92 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(45 + 3 -> 45 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       1	: 4	: 0 8 14 23 6 s: 51
[RES_0]    L  4 : 0 16 35 65 19 s: 135, mem: 68, time: 3.35051
---------------------------------------------------------------------------------------------
Loop_4_5_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[4] & T & !P+ ]: UNSAT
[RES_1]       1	: 4	: 0 8 14 23 6 s: 51
[RES_0]    L  4 : 0 16 35 65 19 s: 135, mem: 68, time: 3.35057
	[Forward propagation]:
[RES_1]       1	: 5	: 0 8 14 23 6 0 s: 51
[RES_0]    L  5 : 0 16 35 65 19 0 s: 135, mem: 69, time: 3.82947
---------------------------------------------------------------------------------------------
Loop_5_0_1
---------------------------------------------------------------------------------------------
	F[5] = P
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #38
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #38
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #162
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #162
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(114 + 12 -> 114 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(97 + 11 -> 97 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(98 + 6 -> 98 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(99 + 6 -> 99 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(51 + 5 -> 51 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #163
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #163
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(121 + 12 -> 121 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(104 + 11 -> 104 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(105 + 6 -> 105 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(56 + 5 -> 56 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(107 + 6 -> 107 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(59 + 5 -> 59 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(61 + 5 -> 61 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(19 + 3 -> 19 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s36_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       1	: 5	: 0 8 15 25 9 1 s: 58
[RES_0]    L  5 : 0 16 38 71 28 3 s: 156, mem: 71, time: 5.48062
---------------------------------------------------------------------------------------------
Loop_5_1_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #37
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #37
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(111 + 6 -> 111 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(112 + 6 -> 112 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(67 + 5 -> 67 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #163
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #163
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 6)
	(132 + 12 -> 132 + 6)
	(12 -> 6 -> 2)
	(12 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(115 + 11 -> 115 + 2)
	(11 -> 2 -> 2)
		(added cond. from num.)	(_s40_Sta_reg_Proc_2_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(11 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s40_Sta_reg_Proc_2_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s40_Sta_reg_Proc_2_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(116 + 6 -> 116 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(70 + 5 -> 70 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3))
		[1] w3	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(118 + 6 -> 118 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(72 + 5 -> 72 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(74 + 5 -> 74 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(25 + 3 -> 25 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       1	: 5	: 0 8 15 26 12 2 s: 63
[RES_0]    L  5 : 0 16 38 74 37 6 s: 171, mem: 71, time: 7.14005
---------------------------------------------------------------------------------------------
Loop_5_2_1
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(126 + 8 -> 126 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #139
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #139
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(128 + 9 -> 128 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #138
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #138
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(130 + 8 -> 130 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(81 + 5 -> 81 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(84 + 5 -> 84 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(_s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(87 + 5 -> 87 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #161
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #161
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(94 + 11 -> 94 + 3)
	(11 -> 3 -> 3)
	(11 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s17_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s17_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #39
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #39
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #169
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #169
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #199
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #199
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(41 + 11 -> 41 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s32_Sta_reg_Proc_0_CacheState != _s34_Sta_reg_Proc_0_ProcCmd)
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState != _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #199
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #199
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(41 + 11 -> 41 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s3_Sta_reg_Dir_HeadVld
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(150 + 10 -> 150 + 3)
	(10 -> 3 -> 2)
	(10 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s3_Sta_reg_Dir_HeadVld && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #166
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #166
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #199
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #199
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s11_Sta_reg_Dir_Pending$next == _s11_Sta_reg_Dir_Pending$next_rhs) && (_s29_Sta_reg_MemData$next == _s29_Sta_reg_MemData$next_rhs) && (_s32_Sta_reg_Proc_0_CacheState$next == w$1131) && (_s33_Sta_reg_Proc_0_InvMarked$next == _s33_Sta_reg_Proc_0_InvMarked$next_rhs) && (_s34_Sta_reg_Proc_0_ProcCmd$next == _s34_Sta_reg_Proc_0_ProcCmd$next_rhs) && (_s43_Sta_reg_RpMsg_0_Cmd$next == _s43_Sta_reg_RpMsg_0_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s32_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 8'd168) && (_s32_Sta_reg_Proc_0_CacheState$next == w$1131))

	[Lemmas]: 
		[1] !(((_s32_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 8'd168) && (_s32_Sta_reg_Proc_0_CacheState$next == w$1131)))
#33946
#Lemmas = 4
[RES_1]       2	: 5	: 0 10 16 29 16 2 s: 73
[RES_0]    L  5 : 0 20 41 83 50 6 s: 200, mem: 75, time: 7.79519
---------------------------------------------------------------------------------------------
Loop_5_0_2
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(137 + 6 -> 137 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(97 + 5 -> 97 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #38
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #38
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #165
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #165
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #198
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #198
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(42 + 11 -> 42 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s36_Sta_reg_Proc_1_CacheState != _s38_Sta_reg_Proc_1_ProcCmd)
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState != _s38_Sta_reg_Proc_1_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #198
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #198
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s11_Sta_reg_Dir_Pending$next == _s11_Sta_reg_Dir_Pending$next_rhs) && (_s29_Sta_reg_MemData$next == _s29_Sta_reg_MemData$next_rhs) && (_s36_Sta_reg_Proc_1_CacheState$next == w$1176) && (_s37_Sta_reg_Proc_1_InvMarked$next == _s37_Sta_reg_Proc_1_InvMarked$next_rhs) && (_s38_Sta_reg_Proc_1_ProcCmd$next == _s38_Sta_reg_Proc_1_ProcCmd$next_rhs) && (_s44_Sta_reg_RpMsg_1_Cmd$next == _s44_Sta_reg_RpMsg_1_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s36_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 8'd169) && (_s36_Sta_reg_Proc_1_CacheState$next == w$1176))

	[Lemmas]: 
		[1] !(((_s36_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 8'd169) && (_s36_Sta_reg_Proc_1_CacheState$next == w$1176)))
#33994
#Lemmas = 5
[RES_1]       3	: 5	: 0 11 15 29 17 2 s: 74
[RES_0]    L  5 : 0 22 38 83 53 6 s: 202, mem: 75, time: 8.27896
---------------------------------------------------------------------------------------------
Loop_5_0_3
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(140 + 6 -> 140 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(100 + 5 -> 100 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #37
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #37
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #164
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #164
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #197
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #197
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 11 -> 1)
	(43 + 11 -> 43 + 1)
	(11 -> 1 -> 1)
	(11 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s40_Sta_reg_Proc_2_CacheState != _s42_Sta_reg_Proc_2_ProcCmd)
		[1] w2	((_s40_Sta_reg_Proc_2_CacheState != _s42_Sta_reg_Proc_2_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #197
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #197
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s11_Sta_reg_Dir_Pending$next == _s11_Sta_reg_Dir_Pending$next_rhs) && (_s29_Sta_reg_MemData$next == _s29_Sta_reg_MemData$next_rhs) && (_s40_Sta_reg_Proc_2_CacheState$next == w$1220) && (_s41_Sta_reg_Proc_2_InvMarked$next == _s41_Sta_reg_Proc_2_InvMarked$next_rhs) && (_s42_Sta_reg_Proc_2_ProcCmd$next == _s42_Sta_reg_Proc_2_ProcCmd$next_rhs) && (_s45_Sta_reg_RpMsg_2_Cmd$next == _s45_Sta_reg_RpMsg_2_Cmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 6)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 15)
		(cc core: 15 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s40_Sta_reg_Proc_2_CacheState$next == 2'd2) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_i1_io_en_a == 8'd170) && (_s40_Sta_reg_Proc_2_CacheState$next == w$1220))

	[Lemmas]: 
		[1] !(((_s40_Sta_reg_Proc_2_CacheState$next == 2'd2) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_i1_io_en_a == 8'd170) && (_s40_Sta_reg_Proc_2_CacheState$next == w$1220)))
#34043
#Lemmas = 6
[RES_1]       4	: 5	: 0 12 14 29 18 2 s: 75
[RES_0]    L  5 : 0 24 35 83 56 6 s: 204, mem: 76, time: 8.79333
---------------------------------------------------------------------------------------------
Loop_5_0_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(143 + 6 -> 143 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(103 + 5 -> 103 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(39 + 4 -> 39 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s29_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s29_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 5	: 0 12 13 29 18 3 s: 75
[RES_0]    L  5 : 0 24 32 83 55 10 s: 204, mem: 76, time: 9.22411
---------------------------------------------------------------------------------------------
Loop_5_1_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #145
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #145
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 10 -> 3)
	(167 + 10 -> 167 + 3)
	(10 -> 3 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
	(10 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(148 + 10 -> 148 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #142
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #142
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(170 + 9 -> 170 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(151 + 9 -> 151 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #141
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #141
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(173 + 9 -> 173 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 3 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(153 + 8 -> 153 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #147
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #147
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(176 + 9 -> 176 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(156 + 8 -> 156 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #143
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #143
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(179 + 9 -> 179 + 4)
	(9 -> 4 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 4 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(158 + 8 -> 158 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #146
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #146
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(181 + 9 -> 181 + 5)
	(9 -> 5 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 5 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(160 + 8 -> 160 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(111 + 5 -> 111 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1)
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #188
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #188
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(184 + 6 -> 184 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(163 + 7 -> 163 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s32_Sta_reg_Proc_0_CacheState == 2'd2)
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #187
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #187
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(186 + 6 -> 186 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(165 + 7 -> 165 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s36_Sta_reg_Proc_1_CacheState == 2'd2)
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #186
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #186
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(188 + 6 -> 188 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s42_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 7 -> 1)
	(167 + 7 -> 167 + 1)
	(7 -> 1 -> 1)
	(7 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s40_Sta_reg_Proc_2_CacheState == 2'd2)
		[1] w2	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(115 + 5 -> 115 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s62_Sta_reg_WbMsg_Cmd
		[1] w1	(_s62_Sta_reg_WbMsg_Cmd && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(116 + 5 -> 116 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #163
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #163
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(119 + 11 -> 119 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s17_Sta_reg_HomeProc_CacheData && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s0_Sta_reg_CurrData) && _s17_Sta_reg_HomeProc_CacheData && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(44 + 4 -> 44 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s29_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s29_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 5	: 0 12 19 18 19 4 s: 72
[RES_0]    L  5 : 0 24 53 49 56 14 s: 196, mem: 78, time: 10.9747
---------------------------------------------------------------------------------------------
Loop_5_2_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(172 + 6 -> 172 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s54_Sta_reg_UniMsg_1_Cmd$next == _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_UniMsg_1_Cmd == _s58_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_UniMsg_1_Cmd == _s58_Sta_reg_UniMsg_2_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(122 + 5 -> 122 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(123 + 5 -> 123 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(47 + 3 -> 47 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 5	: 0 12 18 19 20 5 s: 74
[RES_0]    L  5 : 0 24 50 52 59 17 s: 202, mem: 78, time: 11.6516
---------------------------------------------------------------------------------------------
Loop_5_3_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[5] & T & !P+ ]: UNSAT
[RES_1]       4	: 5	: 0 12 18 19 20 5 s: 74
[RES_0]    L  5 : 0 24 50 52 59 17 s: 202, mem: 78, time: 11.6517
	[Forward propagation]:
[RES_1]       4	: 6	: 0 12 15 11 26 9 0 s: 73
[RES_0]    L  6 : 0 24 41 29 75 29 0 s: 198, mem: 79, time: 13.63
---------------------------------------------------------------------------------------------
Loop_6_0_4
---------------------------------------------------------------------------------------------
	F[6] = P
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(86 + 10 -> 86 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(54 + 5 -> 54 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(88 + 10 -> 88 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(58 + 5 -> 58 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(23 + 3 -> 23 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s36_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 6	: 0 12 15 11 26 10 1 s: 75
[RES_0]    L  6 : 0 24 41 29 75 32 3 s: 204, mem: 79, time: 14.1617
---------------------------------------------------------------------------------------------
Loop_6_1_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(91 + 10 -> 91 + 2)
	(10 -> 2 -> 2)
		(added cond. from num.)	(_s40_Sta_reg_Proc_2_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(10 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s40_Sta_reg_Proc_2_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s40_Sta_reg_Proc_2_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(61 + 5 -> 61 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(64 + 5 -> 64 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(27 + 3 -> 27 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 6	: 0 12 15 11 25 11 2 s: 76
[RES_0]    L  6 : 0 24 41 29 72 35 6 s: 207, mem: 79, time: 14.6462
---------------------------------------------------------------------------------------------
Loop_6_2_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(66 + 5 -> 66 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(67 + 5 -> 67 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #186
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #186
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(118 + 6 -> 118 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(99 + 7 -> 99 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #187
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #187
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(121 + 6 -> 121 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(102 + 7 -> 102 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #188
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #188
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(104 + 7 -> 104 + 3)
	(7 -> 3 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s34_Sta_reg_Proc_0_ProcCmd$next)
	(7 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s34_Sta_reg_Proc_0_ProcCmd))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #188
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #188
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(125 + 6 -> 125 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s0_Sta_reg_CurrData && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(106 + 7 -> 106 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s0_Sta_reg_CurrData && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s0_Sta_reg_CurrData && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(74 + 5 -> 74 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(_s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(77 + 5 -> 77 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(80 + 5 -> 80 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #185
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #185
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(84 + 7 -> 84 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s17_Sta_reg_HomeProc_CacheData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s17_Sta_reg_HomeProc_CacheData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(85 + 5 -> 85 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(38 + 4 -> 38 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s29_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s29_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 6	: 0 12 15 14 26 17 3 s: 87
[RES_0]    L  6 : 0 24 41 38 75 53 10 s: 241, mem: 81, time: 15.8019
---------------------------------------------------------------------------------------------
Loop_6_3_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #147
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #147
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(133 + 9 -> 133 + 4)
	(9 -> 4 -> 3)
	(9 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s55_Sta_reg_UniMsg_1_Data && (_s38_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s55_Sta_reg_UniMsg_1_Data && (_s38_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(115 + 8 -> 115 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_Proc_1_CacheData && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s35_Sta_reg_Proc_1_CacheData && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #146
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #146
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(135 + 9 -> 135 + 4)
	(9 -> 4 -> 3)
	(9 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s59_Sta_reg_UniMsg_2_Data && (_s42_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s59_Sta_reg_UniMsg_2_Data && (_s42_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(117 + 8 -> 117 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s39_Sta_reg_Proc_2_CacheData && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s39_Sta_reg_Proc_2_CacheData && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #145
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #145
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(137 + 10 -> 137 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s51_Sta_reg_UniMsg_0_Data && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s51_Sta_reg_UniMsg_0_Data && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 10 -> 2)
	(120 + 10 -> 120 + 2)
	(10 -> 2 -> 2)
	(10 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s31_Sta_reg_Proc_0_CacheData && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s31_Sta_reg_Proc_0_CacheData && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(90 + 5 -> 90 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s47_Sta_reg_ShWbMsg_Data && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s47_Sta_reg_ShWbMsg_Data && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(91 + 5 -> 91 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s23_Sta_reg_HomeUniMsg_Data && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s23_Sta_reg_HomeUniMsg_Data && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(92 + 5 -> 92 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_WbMsg_Data && _s62_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s63_Sta_reg_WbMsg_Data && _s62_Sta_reg_WbMsg_Cmd && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #161
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #161
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(97 + 11 -> 97 + 6)
	(11 -> 6 -> 3)
	(11 -> 6 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s17_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s17_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(43 + 4 -> 43 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s0_Sta_reg_CurrData) && _s29_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s0_Sta_reg_CurrData) && _s29_Sta_reg_MemData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 6	: 0 12 15 17 28 20 4 s: 96
[RES_0]    L  6 : 0 24 41 50 80 62 14 s: 271, mem: 82, time: 17.6282
---------------------------------------------------------------------------------------------
Loop_6_4_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(99 + 5 -> 99 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(100 + 5 -> 100 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(46 + 3 -> 46 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 6	: 0 12 15 17 26 21 5 s: 96
[RES_0]    L  6 : 0 24 41 50 74 65 17 s: 271, mem: 82, time: 18.1444
---------------------------------------------------------------------------------------------
Loop_6_5_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[6] & T & !P+ ]: UNSAT
[RES_1]       4	: 6	: 0 12 15 17 26 21 5 s: 96
[RES_0]    L  6 : 0 24 41 50 74 65 17 s: 271, mem: 82, time: 18.1446
	[Forward propagation]:
[RES_1]       4	: 7	: 0 12 15 17 20 27 5 0 s: 96
[RES_0]    L  7 : 0 24 41 50 56 83 17 0 s: 271, mem: 84, time: 20.063
---------------------------------------------------------------------------------------------
Loop_7_0_4
---------------------------------------------------------------------------------------------
	F[7] = P
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #51
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #51
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(135 + 9 -> 135 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(109 + 6 -> 109 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(56 + 5 -> 56 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(59 + 5 -> 59 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s34_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s34_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(19 + 3 -> 19 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s36_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 7	: 0 12 15 17 21 27 6 1 s: 99
[RES_0]    L  7 : 0 24 41 50 59 84 21 3 s: 282, mem: 84, time: 21.2494
---------------------------------------------------------------------------------------------
Loop_7_1_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #50
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #50
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(140 + 9 -> 140 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(114 + 6 -> 114 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(62 + 5 -> 62 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s40_Sta_reg_Proc_2_CacheState$next == _s34_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == _s34_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(65 + 5 -> 65 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(23 + 3 -> 23 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 7	: 0 12 15 17 22 27 7 2 s: 102
[RES_0]    L  7 : 0 24 41 50 62 85 25 6 s: 293, mem: 85, time: 22.6009
---------------------------------------------------------------------------------------------
Loop_7_2_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #186
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #186
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(146 + 6 -> 146 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s59_Sta_reg_UniMsg_2_Data) && _s0_Sta_reg_CurrData && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(!(_s59_Sta_reg_UniMsg_2_Data) && _s0_Sta_reg_CurrData && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(120 + 7 -> 120 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s39_Sta_reg_Proc_2_CacheData) && _s0_Sta_reg_CurrData && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s39_Sta_reg_Proc_2_CacheData) && _s0_Sta_reg_CurrData && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(121 + 5 -> 121 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s62_Sta_reg_WbMsg_Cmd && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(122 + 5 -> 122 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s62_Sta_reg_WbMsg_Cmd && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(123 + 5 -> 123 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s62_Sta_reg_WbMsg_Cmd && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(124 + 5 -> 124 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s62_Sta_reg_WbMsg_Cmd && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #188
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #188
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(153 + 6 -> 153 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s51_Sta_reg_UniMsg_0_Data) && _s0_Sta_reg_CurrData && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s51_Sta_reg_UniMsg_0_Data) && _s0_Sta_reg_CurrData && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(127 + 7 -> 127 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s31_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s31_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #187
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #187
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(156 + 6 -> 156 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s55_Sta_reg_UniMsg_1_Data) && _s0_Sta_reg_CurrData && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s55_Sta_reg_UniMsg_1_Data) && _s0_Sta_reg_CurrData && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(130 + 7 -> 130 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s35_Sta_reg_Proc_1_CacheData) && _s0_Sta_reg_CurrData && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s35_Sta_reg_Proc_1_CacheData) && _s0_Sta_reg_CurrData && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(76 + 5 -> 76 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s63_Sta_reg_WbMsg_Data) && _s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s63_Sta_reg_WbMsg_Data) && _s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(132 + 5 -> 132 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s40_Sta_reg_Proc_2_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s40_Sta_reg_Proc_2_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(133 + 5 -> 133 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(134 + 5 -> 134 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(135 + 5 -> 135 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(83 + 5 -> 83 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s47_Sta_reg_ShWbMsg_Data) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s47_Sta_reg_ShWbMsg_Data) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #185
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #185
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(137 + 5 -> 137 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(88 + 7 -> 88 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s17_Sta_reg_HomeProc_CacheData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s17_Sta_reg_HomeProc_CacheData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(139 + 5 -> 139 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(140 + 5 -> 140 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(141 + 5 -> 141 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(142 + 5 -> 142 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(95 + 5 -> 95 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(96 + 5 -> 96 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(97 + 5 -> 97 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(98 + 5 -> 98 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #139
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #139
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(200 + 14 -> 200 + 3)
	(14 -> 3 -> 2)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_CacheState$next == _s34_Sta_reg_Proc_0_ProcCmd$next)
	(14 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && (_s18_Sta_reg_HomeProc_CacheState == _s34_Sta_reg_Proc_0_ProcCmd))
		[1] w2	((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && (_s18_Sta_reg_HomeProc_CacheState == _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #124
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #124
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #194
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #194
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 16 -> 1)
	(47 + 16 -> 47 + 1)
	(16 -> 1 -> 1)
	(16 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s25_Sta_reg_HomeUniMsg_Proc != _s34_Sta_reg_Proc_0_ProcCmd)
		[1] w2	((_s25_Sta_reg_HomeUniMsg_Proc != _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #13
	(adding required pred. from inp_c to ab. cube) #194
	(adding from pre_c to cc. cube) #13
	(adding pred. from inp_c to cc. cube) #194
	(abstract cube) 15	(15 + 0 + 0 + 0 + 0)
	(concrete cube) 15	(15 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 15 -> 1)
	(47 + 15 -> 47 + 1)
	(15 -> 1 -> 1)
	(15 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1)
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(203 + 14 -> 203 + 3)
	(14 -> 3 -> 2)
	(14 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(192 + 9 -> 192 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(178 + 9 -> 178 + 2)
	(9 -> 2 -> 2)
	(9 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #138
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #138
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 14 -> 6)
	(206 + 14 -> 206 + 6)
	(14 -> 6 -> 2)
	(14 -> 6 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(195 + 9 -> 195 + 3)
	(9 -> 3 -> 3)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
	(9 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s38_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s38_Sta_reg_Proc_1_ProcCmd == 2'd2) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(180 + 8 -> 180 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(197 + 9 -> 197 + 4)
	(9 -> 4 -> 3)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s58_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s58_Sta_reg_UniMsg_2_Cmd$next)
	(9 -> 4 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s42_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s42_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(182 + 8 -> 182 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 1)
	(151 + 5 -> 151 + 1)
	(5 -> 1 -> 1)
	(5 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3)
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(152 + 5 -> 152 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(101 + 5 -> 101 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(35 + 4 -> 35 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s29_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s29_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 7	: 0 14 18 20 27 34 14 3 s: 130
[RES_0]    L  7 : 0 28 50 62 81 107 49 10 s: 387, mem: 89, time: 28.0584
---------------------------------------------------------------------------------------------
Loop_7_3_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #185
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #185
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(155 + 5 -> 155 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s23_Sta_reg_HomeUniMsg_Data && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4))
		[1] w3	(_s23_Sta_reg_HomeUniMsg_Data && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(104 + 7 -> 104 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s17_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s17_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #138
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #138
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(189 + 9 -> 189 + 5)
	(9 -> 5 -> 4)
	(9 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s55_Sta_reg_UniMsg_1_Data && (_s38_Sta_reg_Proc_1_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s55_Sta_reg_UniMsg_1_Data && (_s38_Sta_reg_Proc_1_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(160 + 8 -> 160 + 4)
	(8 -> 4 -> 3)
	(8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s35_Sta_reg_Proc_1_CacheData && !(_s0_Sta_reg_CurrData) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s35_Sta_reg_Proc_1_CacheData && !(_s0_Sta_reg_CurrData) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(191 + 9 -> 191 + 5)
	(9 -> 5 -> 4)
	(9 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s59_Sta_reg_UniMsg_2_Data && (_s42_Sta_reg_Proc_2_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s59_Sta_reg_UniMsg_2_Data && (_s42_Sta_reg_Proc_2_ProcCmd == 2'd2) && !(_s0_Sta_reg_CurrData) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 4)
	(162 + 8 -> 162 + 4)
	(8 -> 4 -> 3)
	(8 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s39_Sta_reg_Proc_2_CacheData && !(_s0_Sta_reg_CurrData) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s39_Sta_reg_Proc_2_CacheData && !(_s0_Sta_reg_CurrData) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #139
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #139
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 5)
	(193 + 9 -> 193 + 5)
	(9 -> 5 -> 4)
	(9 -> 5 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s51_Sta_reg_UniMsg_0_Data && !(_s0_Sta_reg_CurrData) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s51_Sta_reg_UniMsg_0_Data && !(_s0_Sta_reg_CurrData) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(164 + 9 -> 164 + 4)
	(9 -> 4 -> 3)
	(9 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s31_Sta_reg_Proc_0_CacheData && !(_s0_Sta_reg_CurrData) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s31_Sta_reg_Proc_0_CacheData && !(_s0_Sta_reg_CurrData) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(108 + 5 -> 108 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s23_Sta_reg_HomeUniMsg_Data && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s23_Sta_reg_HomeUniMsg_Data && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s0_Sta_reg_CurrData) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(109 + 5 -> 109 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s47_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s47_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(110 + 5 -> 110 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_WbMsg_Data && _s62_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData))
		[1] w1	(_s63_Sta_reg_WbMsg_Data && _s62_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(40 + 4 -> 40 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s29_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 7	: 0 14 18 20 30 37 17 4 s: 140
[RES_0]    L  7 : 0 28 50 62 96 118 61 14 s: 429, mem: 89, time: 30.6843
---------------------------------------------------------------------------------------------
Loop_7_4_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(169 + 6 -> 169 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s54_Sta_reg_UniMsg_1_Cmd$next == _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_UniMsg_1_Cmd == _s58_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_UniMsg_1_Cmd == _s58_Sta_reg_UniMsg_2_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(113 + 5 -> 113 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(114 + 5 -> 114 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(43 + 3 -> 43 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 7	: 0 14 18 20 29 36 18 5 s: 140
[RES_0]    L  7 : 0 28 50 62 93 115 64 17 s: 429, mem: 89, time: 31.7927
---------------------------------------------------------------------------------------------
Loop_7_5_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[7] & T & !P+ ]: UNSAT
[RES_1]       4	: 7	: 0 14 18 20 29 36 18 5 s: 140
[RES_0]    L  7 : 0 28 50 62 93 115 64 17 s: 429, mem: 89, time: 31.7929
	[Forward propagation]:
[RES_1]       4	: 8	: 0 14 17 21 22 31 30 5 0 s: 140
[RES_0]    L  8 : 0 28 47 65 64 97 111 17 0 s: 429, mem: 90, time: 35.4562
---------------------------------------------------------------------------------------------
Loop_8_0_4
---------------------------------------------------------------------------------------------
	F[8] = P
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #49
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #49
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(194 + 10 -> 194 + 4)
	(10 -> 4 -> 3)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s34_Sta_reg_Proc_0_ProcCmd$next)
	(10 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s34_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(136 + 6 -> 136 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(196 + 8 -> 196 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(141 + 10 -> 141 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(10 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(60 + 5 -> 60 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(200 + 8 -> 200 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 5)
	(145 + 10 -> 145 + 5)
	(10 -> 5 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(10 -> 5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(64 + 5 -> 64 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s34_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s34_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(19 + 3 -> 19 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s36_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 8	: 0 14 17 21 22 31 31 6 1 s: 143
[RES_0]    L  8 : 0 28 47 65 64 97 114 21 3 s: 439, mem: 91, time: 38.0521
---------------------------------------------------------------------------------------------
Loop_8_1_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(148 + 6 -> 148 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(205 + 8 -> 205 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 10 -> 7)
	(150 + 10 -> 150 + 7)
	(10 -> 7 -> 2)
		(added cond. from num.)	(_s40_Sta_reg_Proc_2_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(10 -> 7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s40_Sta_reg_Proc_2_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s40_Sta_reg_Proc_2_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(68 + 5 -> 68 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s40_Sta_reg_Proc_2_CacheState$next == _s34_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == _s34_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(71 + 5 -> 71 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(23 + 3 -> 23 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       4	: 8	: 0 14 17 21 22 30 31 7 2 s: 144
[RES_0]    L  8 : 0 28 47 65 64 93 114 25 6 s: 442, mem: 92, time: 39.9579
---------------------------------------------------------------------------------------------
Loop_8_2_4
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #189
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #189
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(211 + 12 -> 211 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s62_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(212 + 5 -> 212 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s62_Sta_reg_WbMsg_Cmd)
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s62_Sta_reg_WbMsg_Cmd && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(156 + 5 -> 156 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s62_Sta_reg_WbMsg_Cmd && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #188
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #188
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(215 + 6 -> 215 + 4)
	(6 -> 4 -> 4)
	(6 -> 4 -> 4)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s51_Sta_reg_UniMsg_0_Data) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && _s0_Sta_reg_CurrData && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(!(_s51_Sta_reg_UniMsg_0_Data) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && _s0_Sta_reg_CurrData && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(159 + 7 -> 159 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s31_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s31_Sta_reg_Proc_0_CacheData) && _s0_Sta_reg_CurrData && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(217 + 6 -> 217 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	(_s62_Sta_reg_WbMsg_Cmd && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(161 + 5 -> 161 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s62_Sta_reg_WbMsg_Cmd && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(219 + 6 -> 219 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(_s62_Sta_reg_WbMsg_Cmd && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(163 + 5 -> 163 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s62_Sta_reg_WbMsg_Cmd && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(221 + 6 -> 221 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(_s62_Sta_reg_WbMsg_Cmd && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(165 + 5 -> 165 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s62_Sta_reg_WbMsg_Cmd && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(80 + 5 -> 80 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s63_Sta_reg_WbMsg_Data) && _s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s63_Sta_reg_WbMsg_Data) && _s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(224 + 6 -> 224 + 3)
	(6 -> 3 -> 3)
		(added cond. from num.)	(_s34_Sta_reg_Proc_0_ProcCmd$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s34_Sta_reg_Proc_0_ProcCmd$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
	(6 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(168 + 5 -> 168 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(226 + 6 -> 226 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(170 + 5 -> 170 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #190
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #190
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(228 + 11 -> 228 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(229 + 5 -> 229 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(173 + 5 -> 173 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(231 + 6 -> 231 + 2)
	(6 -> 2 -> 2)
	(6 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(175 + 5 -> 175 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s40_Sta_reg_Proc_2_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s40_Sta_reg_Proc_2_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(87 + 5 -> 87 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s47_Sta_reg_ShWbMsg_Data) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s47_Sta_reg_ShWbMsg_Data) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #185
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #185
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #139
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #139
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(234 + 10 -> 234 + 4)
	(10 -> 4 -> 3)
	(10 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s17_Sta_reg_HomeProc_CacheData) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s17_Sta_reg_HomeProc_CacheData) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(179 + 6 -> 179 + 4)
	(6 -> 4 -> 3)
	(6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s17_Sta_reg_HomeProc_CacheData) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s17_Sta_reg_HomeProc_CacheData) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(236 + 5 -> 236 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(181 + 5 -> 181 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(93 + 7 -> 93 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s17_Sta_reg_HomeProc_CacheData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s17_Sta_reg_HomeProc_CacheData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(183 + 5 -> 183 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(184 + 5 -> 184 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(185 + 5 -> 185 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(186 + 5 -> 186 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(100 + 5 -> 100 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(188 + 6 -> 188 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(102 + 5 -> 102 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(190 + 6 -> 190 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(104 + 5 -> 104 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(192 + 6 -> 192 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(106 + 5 -> 106 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(194 + 5 -> 194 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #137
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #137
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #196
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #196
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #128
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #128
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #192
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #192
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(47 + 13 -> 47 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeProc_ProcCmd == 2'd1)
		[1] w2	((_s20_Sta_reg_HomeProc_ProcCmd == 2'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(306 + 11 -> 306 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s20_Sta_reg_HomeProc_ProcCmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #192
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #192
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 16 -> 1)
	(47 + 16 -> 47 + 1)
	(16 -> 1 -> 1)
	(16 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s20_Sta_reg_HomeProc_ProcCmd != _s42_Sta_reg_Proc_2_ProcCmd)
		[1] w2	((_s20_Sta_reg_HomeProc_ProcCmd != _s42_Sta_reg_Proc_2_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #192
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #192
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 14 -> 1)
	(47 + 14 -> 47 + 1)
	(14 -> 1 -> 1)
	(14 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s42_Sta_reg_Proc_2_ProcCmd != 2'd0)
		[1] w2	((_s42_Sta_reg_Proc_2_ProcCmd != 2'd0) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(309 + 13 -> 309 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_ProcCmd != 2'd0) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s20_Sta_reg_HomeProc_ProcCmd != 2'd0) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #65
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #65
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 13 -> 3)
	(310 + 13 -> 310 + 3)
	(13 -> 3 -> 2)
	(13 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s20_Sta_reg_HomeProc_ProcCmd != 2'd0) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s20_Sta_reg_HomeProc_ProcCmd != 2'd0) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 8)
	(298 + 13 -> 298 + 8)
	(13 -> 8 -> 3)
	(13 -> 8 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_CacheState != _s20_Sta_reg_HomeProc_ProcCmd) && (_s42_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_CacheState != _s20_Sta_reg_HomeProc_ProcCmd) && (_s42_Sta_reg_Proc_2_ProcCmd == 2'd2) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(281 + 14 -> 281 + 2)
	(14 -> 2 -> 2)
	(14 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_CacheState != _s20_Sta_reg_HomeProc_ProcCmd) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	((_s18_Sta_reg_HomeProc_CacheState != _s20_Sta_reg_HomeProc_ProcCmd) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #196
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #196
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #125
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #125
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #192
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #192
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(47 + 13 -> 47 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s10_Sta_reg_Dir_Local
		[1] w1	(_s10_Sta_reg_Dir_Local && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(314 + 12 -> 314 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s10_Sta_reg_Dir_Local && (_s42_Sta_reg_Proc_2_ProcCmd == 2'd2))
		[1] w2	(_s10_Sta_reg_Dir_Local && (_s42_Sta_reg_Proc_2_ProcCmd == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #122
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #122
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #192
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #192
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 13 -> 1)
	(47 + 13 -> 47 + 1)
	(13 -> 1 -> 1)
	(13 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s19_Sta_reg_HomeProc_InvMarked
		[1] w1	(_s19_Sta_reg_HomeProc_InvMarked && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(316 + 12 -> 316 + 2)
	(12 -> 2 -> 1)
	(12 -> 2 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s19_Sta_reg_HomeProc_InvMarked
		[1] w1	(_s19_Sta_reg_HomeProc_InvMarked && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 12 -> 5)
	(302 + 12 -> 302 + 5)
	(12 -> 5 -> 1)
	(12 -> 5 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) _s19_Sta_reg_HomeProc_InvMarked
		[1] w1	(_s19_Sta_reg_HomeProc_InvMarked && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 13 -> 4)
	(283 + 13 -> 283 + 4)
	(13 -> 4 -> 2)
	(13 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_InvMarked && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(_s19_Sta_reg_HomeProc_InvMarked && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 9 -> 4)
	(284 + 9 -> 284 + 4)
	(9 -> 4 -> 2)
	(9 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_InvMarked && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1))
		[1] w3	(_s19_Sta_reg_HomeProc_InvMarked && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(254 + 8 -> 254 + 3)
	(8 -> 3 -> 3)
	(8 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_InvMarked && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	(_s19_Sta_reg_HomeProc_InvMarked && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #139
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #139
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #14
	(adding required pred. from inp_c to ab. cube) #196
	(adding from pre_c to cc. cube) #14
	(adding pred. from inp_c to cc. cube) #196
	(abstract cube) 16	(16 + 0 + 0 + 0 + 0)
	(concrete cube) 16	(16 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 16 -> 3)
	(286 + 16 -> 286 + 3)
	(16 -> 3 -> 2)
	(16 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_InvMarked && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(_s19_Sta_reg_HomeProc_InvMarked && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(256 + 9 -> 256 + 3)
	(9 -> 3 -> 3)
	(9 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_InvMarked && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	(_s19_Sta_reg_HomeProc_InvMarked && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #138
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #138
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #196
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #196
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 3)
	(288 + 14 -> 288 + 3)
	(14 -> 3 -> 2)
	(14 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_InvMarked && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(_s19_Sta_reg_HomeProc_InvMarked && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(258 + 8 -> 258 + 3)
	(8 -> 3 -> 3)
	(8 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_InvMarked && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	(_s19_Sta_reg_HomeProc_InvMarked && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd1) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(198 + 5 -> 198 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s19_Sta_reg_HomeProc_InvMarked && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s19_Sta_reg_HomeProc_InvMarked && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #139
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #139
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #196
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #196
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: UNSAT
		(ab core: 13 -> 7)
	(311 + 13 -> 311 + 7)
	(13 -> 7 -> 3)
	(13 -> 7 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s2_Sta_reg_Dir_HeadPtr != _s20_Sta_reg_HomeProc_ProcCmd) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s2_Sta_reg_Dir_HeadPtr != _s20_Sta_reg_HomeProc_ProcCmd) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[3] & T & C+ ]: UNSAT
		(ab core: 14 -> 2)
	(292 + 14 -> 292 + 2)
	(14 -> 2 -> 2)
	(14 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s2_Sta_reg_Dir_HeadPtr != _s20_Sta_reg_HomeProc_ProcCmd) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	((_s2_Sta_reg_Dir_HeadPtr != _s20_Sta_reg_HomeProc_ProcCmd) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[4] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #196
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #196
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[3] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #127
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #127
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(328 + 12 -> 328 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s10_Sta_reg_Dir_Local && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2))
		[1] w2	(_s10_Sta_reg_Dir_Local && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[2] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #124
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #124
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #12
	(adding required pred. from inp_c to ab. cube) #194
	(adding from pre_c to cc. cube) #12
	(adding pred. from inp_c to cc. cube) #194
	(abstract cube) 14	(14 + 0 + 0 + 0 + 0)
	(concrete cube) 14	(14 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: UNSAT
		(ab core: 14 -> 1)
	(47 + 14 -> 47 + 1)
	(14 -> 1 -> 1)
	(14 -> 1 -> 1)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s34_Sta_reg_Proc_0_ProcCmd != 2'd0)
		[1] w2	((_s34_Sta_reg_Proc_0_ProcCmd != 2'd0) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[1] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #11
	(adding required pred. from inp_c to ab. cube) #194
	(adding from pre_c to cc. cube) #11
	(adding pred. from inp_c to cc. cube) #194
	(abstract cube) 13	(13 + 0 + 0 + 0 + 0)
	(concrete cube) 13	(13 + 0 + 0 + 0)
	SAT_a ? [ F[0] & T & C+ ]: SAT
	(adding required pred. from inp_c to ab. cube) #1
	(adding pred. from inp_c to cc. cube) #1
	(abstract cube) 1	(1 + 0 + 0 + 0 + 0)
	(concrete cube) 1	(1 + 0 + 0 + 0)
		(Next: ((_s1_Sta_reg_Dir_Dirty$next == _s1_Sta_reg_Dir_Dirty$next_rhs) && (_s3_Sta_reg_Dir_HeadVld$next == _s3_Sta_reg_Dir_HeadVld$next_rhs) && (_s10_Sta_reg_Dir_Local$next == _s10_Sta_reg_Dir_Local$next_rhs) && (_s11_Sta_reg_Dir_Pending$next == _s11_Sta_reg_Dir_Pending$next_rhs) && (_s19_Sta_reg_HomeProc_InvMarked$next == _s19_Sta_reg_HomeProc_InvMarked$next_rhs) && (_s20_Sta_reg_HomeProc_ProcCmd$next == _s20_Sta_reg_HomeProc_ProcCmd$next_rhs) && (_s29_Sta_reg_MemData$next == _s29_Sta_reg_MemData$next_rhs) && (_s32_Sta_reg_Proc_0_CacheState$next == w$1131) && (_s34_Sta_reg_Proc_0_ProcCmd$next == _s34_Sta_reg_Proc_0_ProcCmd$next_rhs)))

	[Concrete check]:

[ ACEXT ]: (Length: 9)
[Concrete check]:
		SAT_c ? [ A[0] & T[0] & A[End]+ ]: 		(bv input core size: 12)
		SAT_c ? [ A[1] & T[1] & A[0]+ ]: 		(bv input core size: 13)
		SAT_c ? [ A[2] & T[2] & A[1]+ ]: 		(bv input core size: 14)
		(cc core: 14 -> 7)
UNSAT

		[MUS(s)]:
		[1] ((_s18_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 8'd167) && (_s18_Sta_reg_HomeProc_CacheState$next == w$226))

	[Lemmas]: 
		[1] !(((_s18_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 8'd167) && (_s18_Sta_reg_HomeProc_CacheState$next == w$226)))
#35755
#Lemmas = 7
[RES_1]       5	: 8	: 0 19 22 24 28 34 44 14 2 s: 187
[RES_0]    L  8 : 0 38 62 75 82 112 153 50 6 s: 578, mem: 98, time: 50.0047
---------------------------------------------------------------------------------------------
Loop_8_0_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(110 + 5 -> 110 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(36 + 4 -> 36 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s29_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s29_Sta_reg_MemData) && !(_s1_Sta_reg_Dir_Dirty) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       5	: 8	: 0 19 22 24 28 34 43 14 3 s: 187
[RES_0]    L  8 : 0 38 62 75 82 112 150 49 10 s: 578, mem: 98, time: 50.266
---------------------------------------------------------------------------------------------
Loop_8_1_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #185
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #185
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(202 + 5 -> 202 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s23_Sta_reg_HomeUniMsg_Data && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s23_Sta_reg_HomeUniMsg_Data && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(113 + 7 -> 113 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s17_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s17_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(114 + 5 -> 114 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s23_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s23_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(115 + 5 -> 115 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s47_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s47_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(116 + 5 -> 116 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s62_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s63_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s62_Sta_reg_WbMsg_Cmd && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(41 + 4 -> 41 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s29_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       5	: 8	: 0 19 22 24 28 34 40 17 4 s: 188
[RES_0]    L  8 : 0 38 62 75 82 112 138 61 14 s: 582, mem: 98, time: 51.3322
---------------------------------------------------------------------------------------------
Loop_8_2_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(118 + 5 -> 118 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(119 + 5 -> 119 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(44 + 3 -> 44 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       5	: 8	: 0 19 22 24 28 34 38 18 5 s: 188
[RES_0]    L  8 : 0 38 62 75 82 112 132 64 17 s: 582, mem: 98, time: 52.0844
---------------------------------------------------------------------------------------------
Loop_8_3_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[8] & T & !P+ ]: UNSAT
[RES_1]       5	: 8	: 0 19 22 24 28 34 38 18 5 s: 188
[RES_0]    L  8 : 0 38 62 75 82 112 132 64 17 s: 582, mem: 98, time: 52.0847
	[Forward propagation]:
[RES_1]       5	: 9	: 0 19 20 25 25 22 33 35 5 0 s: 184
[RES_0]    L  9 : 0 38 56 79 72 69 117 122 17 0 s: 570, mem: 98, time: 59.2472
---------------------------------------------------------------------------------------------
Loop_9_0_5
---------------------------------------------------------------------------------------------
	F[9] = P
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #66
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #66
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(303 + 9 -> 303 + 3)
	(9 -> 3 -> 3)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s22_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s22_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s22_Sta_reg_HomeUniMsg_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 6)
	(241 + 11 -> 241 + 6)
	(11 -> 6 -> 3)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_CacheState$next == _s34_Sta_reg_Proc_0_ProcCmd$next)
	(11 -> 6 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s18_Sta_reg_HomeProc_CacheState == _s34_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s18_Sta_reg_HomeProc_CacheState == _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 2)
	(242 + 8 -> 242 + 2)
	(8 -> 2 -> 2)
	(8 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(155 + 10 -> 155 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(10 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 2)
	(307 + 9 -> 307 + 2)
	(9 -> 2 -> 2)
		(added cond. from num.)	(_s54_Sta_reg_UniMsg_1_Cmd$next == _s22_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_UniMsg_1_Cmd == _s22_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_UniMsg_1_Cmd == _s22_Sta_reg_HomeUniMsg_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(245 + 11 -> 245 + 7)
	(11 -> 7 -> 2)
	(11 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(157 + 6 -> 157 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd))
		[1] w3	((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s54_Sta_reg_UniMsg_1_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(66 + 5 -> 66 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(248 + 8 -> 248 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 4)
	(161 + 10 -> 161 + 4)
	(10 -> 4 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(10 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(70 + 5 -> 70 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s34_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s34_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(20 + 3 -> 20 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s36_Sta_reg_Proc_1_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s36_Sta_reg_Proc_1_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       5	: 9	: 0 19 20 25 25 21 34 36 6 1 s: 187
[RES_0]    L  9 : 0 38 56 79 72 67 120 125 21 3 s: 581, mem: 99, time: 65.8684
---------------------------------------------------------------------------------------------
Loop_9_1_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #8
	(adding required pred. from inp_c to ab. cube) #67
	(adding from pre_c to cc. cube) #8
	(adding pred. from inp_c to cc. cube) #67
	(abstract cube) 10	(10 + 0 + 0 + 0 + 0)
	(concrete cube) 10	(10 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #7
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #7
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 9	(9 + 0 + 0 + 0 + 0)
	(concrete cube) 9	(9 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 9 -> 3)
	(315 + 9 -> 315 + 3)
	(9 -> 3 -> 2)
		(added cond. from num.)	(_s58_Sta_reg_UniMsg_2_Cmd$next == _s22_Sta_reg_HomeUniMsg_Cmd$next)
	(9 -> 3 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_2_Cmd == _s22_Sta_reg_HomeUniMsg_Cmd))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s58_Sta_reg_UniMsg_2_Cmd == _s22_Sta_reg_HomeUniMsg_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 7)
	(253 + 11 -> 253 + 7)
	(11 -> 7 -> 2)
	(11 -> 7 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #6
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #6
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 8	(8 + 0 + 0 + 0 + 0)
	(concrete cube) 8	(8 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 8 -> 3)
	(254 + 8 -> 254 + 3)
	(8 -> 3 -> 2)
	(8 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 10 -> 7)
	(166 + 10 -> 166 + 7)
	(10 -> 7 -> 2)
		(added cond. from num.)	(_s40_Sta_reg_Proc_2_CacheState$next == _s18_Sta_reg_HomeProc_CacheState$next)
	(10 -> 7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s40_Sta_reg_Proc_2_CacheState == _s18_Sta_reg_HomeProc_CacheState))
		[1] w2	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s40_Sta_reg_Proc_2_CacheState == _s18_Sta_reg_HomeProc_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(167 + 6 -> 167 + 4)
	(6 -> 4 -> 3)
		(added cond. from num.)	(_s50_Sta_reg_UniMsg_0_Cmd$next == _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s50_Sta_reg_UniMsg_0_Cmd == _s58_Sta_reg_UniMsg_2_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(74 + 5 -> 74 + 3)
	(5 -> 3 -> 3)
		(added cond. from num.)	(_s40_Sta_reg_Proc_2_CacheState$next == _s34_Sta_reg_Proc_0_ProcCmd$next)
	(5 -> 3 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == _s34_Sta_reg_Proc_0_ProcCmd))
		[1] w3	((_s40_Sta_reg_Proc_2_CacheState == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == _s34_Sta_reg_Proc_0_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(77 + 5 -> 77 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(24 + 3 -> 24 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s32_Sta_reg_Proc_0_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s32_Sta_reg_Proc_0_CacheState == 2'd2) && (_s32_Sta_reg_Proc_0_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       5	: 9	: 0 19 20 25 25 20 34 36 7 2 s: 188
[RES_0]    L  9 : 0 38 56 79 72 64 119 125 25 6 s: 584, mem: 99, time: 70.6029
---------------------------------------------------------------------------------------------
Loop_9_2_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #190
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #190
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[4] & T & C+ ]: UNSAT
		(ab core: 11 -> 2)
	(323 + 11 -> 323 + 2)
	(11 -> 2 -> 2)
	(11 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s62_Sta_reg_WbMsg_Cmd && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(262 + 12 -> 262 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s62_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(172 + 5 -> 172 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s62_Sta_reg_WbMsg_Cmd && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(82 + 5 -> 82 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s63_Sta_reg_WbMsg_Data) && _s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s63_Sta_reg_WbMsg_Data) && _s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #190
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #190
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 11 -> 3)
	(265 + 11 -> 265 + 3)
	(11 -> 3 -> 2)
	(11 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(175 + 5 -> 175 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(86 + 5 -> 86 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s47_Sta_reg_ShWbMsg_Data) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s47_Sta_reg_ShWbMsg_Data) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #185
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #185
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(177 + 5 -> 177 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(91 + 7 -> 91 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s17_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(!(_s17_Sta_reg_HomeProc_CacheData) && _s0_Sta_reg_CurrData && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(270 + 6 -> 270 + 3)
	(6 -> 3 -> 3)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s50_Sta_reg_UniMsg_0_Cmd$next)
	(6 -> 3 -> 5 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(180 + 5 -> 180 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(272 + 6 -> 272 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s54_Sta_reg_UniMsg_1_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(182 + 5 -> 182 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 6 -> 2)
	(274 + 6 -> 274 + 2)
	(6 -> 2 -> 2)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s58_Sta_reg_UniMsg_2_Cmd$next)
		(added cond. from num.)	(_s22_Sta_reg_HomeUniMsg_Cmd$next != _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(184 + 5 -> 184 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #189
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #189
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 12 -> 4)
	(276 + 12 -> 276 + 4)
	(12 -> 4 -> 2)
	(12 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(186 + 5 -> 186 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(98 + 5 -> 98 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #202
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #202
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(188 + 6 -> 188 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4))
		[1] w3	(!(_s1_Sta_reg_Dir_Dirty) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(100 + 5 -> 100 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #206
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #206
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #35
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #35
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(190 + 6 -> 190 + 3)
	(6 -> 3 -> 3)
	(6 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4))
		[1] w3	((_s34_Sta_reg_Proc_0_ProcCmd == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd4) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(102 + 5 -> 102 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s32_Sta_reg_Proc_0_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #204
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #204
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 3)
	(192 + 6 -> 192 + 3)
	(6 -> 3 -> 2)
	(6 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(104 + 5 -> 104 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w2	(!(_s1_Sta_reg_Dir_Dirty) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(105 + 5 -> 105 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(36 + 4 -> 36 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s29_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s29_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       5	: 9	: 0 19 20 25 25 19 30 38 14 3 s: 193
[RES_0]    L  9 : 0 38 56 79 72 61 106 129 49 10 s: 600, mem: 100, time: 77.2628
---------------------------------------------------------------------------------------------
Loop_9_3_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #185
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #185
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #36
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #36
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(196 + 5 -> 196 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s23_Sta_reg_HomeUniMsg_Data && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData))
		[1] w3	(_s23_Sta_reg_HomeUniMsg_Data && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd4) && !(_s0_Sta_reg_CurrData) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(108 + 7 -> 108 + 3)
	(7 -> 3 -> 3)
	(7 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s17_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s17_Sta_reg_HomeProc_CacheData && !(_s0_Sta_reg_CurrData) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(109 + 5 -> 109 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s23_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s23_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(110 + 5 -> 110 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s47_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s47_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(111 + 5 -> 111 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_WbMsg_Data && _s62_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData))
		[1] w1	(_s63_Sta_reg_WbMsg_Data && _s62_Sta_reg_WbMsg_Cmd && !(_s0_Sta_reg_CurrData) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(41 + 4 -> 41 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s29_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       5	: 9	: 0 19 20 25 25 19 29 35 17 4 s: 193
[RES_0]    L  9 : 0 38 56 79 72 61 102 117 61 14 s: 600, mem: 100, time: 78.1765
---------------------------------------------------------------------------------------------
Loop_9_4_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #2
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #2
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 3	(3 + 0 + 0 + 0 + 0)
	(concrete cube) 3	(3 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #33
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #33
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #4
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #4
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 6	(6 + 0 + 0 + 0 + 0)
	(concrete cube) 6	(6 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 6 -> 4)
	(202 + 6 -> 202 + 4)
	(6 -> 4 -> 2)
		(added cond. from num.)	(_s54_Sta_reg_UniMsg_1_Cmd$next == _s58_Sta_reg_UniMsg_2_Cmd$next)
	(6 -> 4 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_UniMsg_1_Cmd == _s58_Sta_reg_UniMsg_2_Cmd))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s54_Sta_reg_UniMsg_1_Cmd == _s58_Sta_reg_UniMsg_2_Cmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(114 + 5 -> 114 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2))
		[1] w3	((_s58_Sta_reg_UniMsg_2_Cmd == 3'd4) && (_s36_Sta_reg_Proc_1_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #34
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #34
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(115 + 5 -> 115 + 3)
	(5 -> 3 -> 2)
	(5 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2))
		[1] w3	((_s54_Sta_reg_UniMsg_1_Cmd == 3'd4) && (_s40_Sta_reg_Proc_2_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 3 -> 2)
	(44 + 3 -> 44 + 2)
	(3 -> 2 -> 2)
		(added cond. from num.)	(_s36_Sta_reg_Proc_1_CacheState$next == _s40_Sta_reg_Proc_2_CacheState$next)
	(3 -> 2 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState))
		[1] w2	((_s36_Sta_reg_Proc_1_CacheState == 2'd2) && (_s36_Sta_reg_Proc_1_CacheState == _s40_Sta_reg_Proc_2_CacheState) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       5	: 9	: 0 19 20 25 25 19 28 34 18 5 s: 193
[RES_0]    L  9 : 0 38 56 79 72 61 99 114 64 17 s: 600, mem: 100, time: 79.8633
---------------------------------------------------------------------------------------------
Loop_9_5_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[9] & T & !P+ ]: UNSAT
[RES_1]       5	: 9	: 0 19 20 25 25 19 28 34 18 5 s: 193
[RES_0]    L  9 : 0 38 56 79 72 61 99 114 64 17 s: 600, mem: 100, time: 79.8635
	[Forward propagation]:
[RES_1]       5	: 10	: 0 19 20 25 25 15 5 12 19 14 39 s: 193
[RES_0]    L  10 : 0 38 56 79 72 48 16 39 64 47 141 s: 600, mem: 102, time: 95.3493
---------------------------------------------------------------------------------------------
Loop_10_0_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #190
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #190
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 2)
	(464 + 7 -> 464 + 2)
	(7 -> 2 -> 2)
	(7 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s62_Sta_reg_WbMsg_Cmd && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 2)
	(375 + 12 -> 375 + 2)
	(12 -> 2 -> 2)
	(12 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s62_Sta_reg_WbMsg_Cmd && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(281 + 5 -> 281 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s62_Sta_reg_WbMsg_Cmd && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	(_s62_Sta_reg_WbMsg_Cmd && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #9
	(adding required pred. from inp_c to ab. cube) #190
	(adding from pre_c to cc. cube) #9
	(adding pred. from inp_c to cc. cube) #190
	(abstract cube) 11	(11 + 0 + 0 + 0 + 0)
	(concrete cube) 11	(11 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 11 -> 4)
	(377 + 11 -> 377 + 4)
	(11 -> 4 -> 3)
		(added cond. from num.)	(_s46_Sta_reg_ShWbMsg_Cmd$next == _s20_Sta_reg_HomeProc_ProcCmd$next)
	(11 -> 4 -> 4 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_ShWbMsg_Cmd == _s20_Sta_reg_HomeProc_ProcCmd))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && (_s46_Sta_reg_ShWbMsg_Cmd == _s20_Sta_reg_HomeProc_ProcCmd) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #190
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #190
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #5
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #5
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 7	(7 + 0 + 0 + 0 + 0)
	(concrete cube) 7	(7 + 0 + 0 + 0)
	SAT_a ? [ F[5] & T & C+ ]: UNSAT
		(ab core: 7 -> 3)
	(468 + 7 -> 468 + 3)
	(7 -> 3 -> 2)
	(7 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(379 + 12 -> 379 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(284 + 5 -> 284 + 2)
	(5 -> 2 -> 2)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
		(added cond. from num.)	(_s18_Sta_reg_HomeProc_CacheState$next != _s46_Sta_reg_ShWbMsg_Cmd$next)
	(5 -> 2 -> 4 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w2	((_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(184 + 5 -> 184 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w2	((_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #200
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #200
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[7] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #10
	(adding required pred. from inp_c to ab. cube) #190
	(adding from pre_c to cc. cube) #10
	(adding pred. from inp_c to cc. cube) #190
	(abstract cube) 12	(12 + 0 + 0 + 0 + 0)
	(concrete cube) 12	(12 + 0 + 0 + 0)
	SAT_a ? [ F[6] & T & C+ ]: UNSAT
		(ab core: 12 -> 3)
	(382 + 12 -> 382 + 3)
	(12 -> 3 -> 2)
	(12 -> 3 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[7] & T & C+ ]: UNSAT
		(ab core: 5 -> 2)
	(287 + 5 -> 287 + 2)
	(5 -> 2 -> 2)
	(5 -> 2 -> 2)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) ((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2))
		[1] w3	((_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_s18_Sta_reg_HomeProc_CacheState == 2'd2) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(188 + 5 -> 188 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData)
		[1] w3	(!(_s23_Sta_reg_HomeUniMsg_Data) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(191 + 5 -> 191 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s63_Sta_reg_WbMsg_Data) && _s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData)
		[1] w1	(!(_s63_Sta_reg_WbMsg_Data) && _s62_Sta_reg_WbMsg_Cmd && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(194 + 5 -> 194 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s47_Sta_reg_ShWbMsg_Data) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData)
		[1] w2	(!(_s47_Sta_reg_ShWbMsg_Data) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && _s0_Sta_reg_CurrData && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(110 + 4 -> 110 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (!(_s29_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(!(_s29_Sta_reg_MemData) && _s0_Sta_reg_CurrData && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       5	: 10	: 0 19 20 25 25 15 4 12 18 17 40 s: 195
[RES_0]    L  10 : 0 38 56 79 72 48 13 39 58 58 145 s: 606, mem: 103, time: 98.0388
---------------------------------------------------------------------------------------------
Loop_10_1_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: SAT
	(adding pred. from next_c to next) #2
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #1
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #1
	(bad cube [in !P+]) sz: 4
	(abstract cube) 4	(4 + 0 + 0 + 0 + 0)
	(concrete cube) 4	(4 + 0 + 0 + 0)
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #40
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #40
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(196 + 5 -> 196 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s23_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3))
		[1] w3	(_s23_Sta_reg_HomeUniMsg_Data && !(_s0_Sta_reg_CurrData) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #6
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #6
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(197 + 5 -> 197 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s47_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1))
		[1] w2	(_s47_Sta_reg_ShWbMsg_Data && !(_s0_Sta_reg_CurrData) && (_s46_Sta_reg_ShWbMsg_Cmd == 2'd1) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[9] & T & C+ ]: SAT
	(adding from pre_c to ab. cube) #3
	(adding required pred. from inp_c to ab. cube) #8
	(adding from pre_c to cc. cube) #3
	(adding pred. from inp_c to cc. cube) #8
	(abstract cube) 5	(5 + 0 + 0 + 0 + 0)
	(concrete cube) 5	(5 + 0 + 0 + 0)
	SAT_a ? [ F[8] & T & C+ ]: UNSAT
		(ab core: 5 -> 3)
	(198 + 5 -> 198 + 3)
	(5 -> 3 -> 3)
	(5 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s63_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s62_Sta_reg_WbMsg_Cmd)
		[1] w1	(_s63_Sta_reg_WbMsg_Data && !(_s0_Sta_reg_CurrData) && _s62_Sta_reg_WbMsg_Cmd && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
	SAT_a ? [ F[9] & T & C+ ]: UNSAT
		(ab core: 4 -> 3)
	(114 + 4 -> 114 + 3)
	(4 -> 3 -> 3)
	(4 -> 3 -> 3)

		[MUS(s)]:

		   (forcing elimination of initial states from original mus)
		[0] (orig) (_s29_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty))
		[1] w1	(_s29_Sta_reg_MemData && !(_s0_Sta_reg_CurrData) && !(_s1_Sta_reg_Dir_Dirty) && !((!(_s67_$formal$./flash.sv:130410$23250_EN) && _s72_id164)))
[RES_1]       5	: 10	: 0 19 20 25 25 15 4 12 15 19 41 s: 195
[RES_0]    L  10 : 0 38 56 79 72 48 13 39 46 66 149 s: 606, mem: 103, time: 98.3474
---------------------------------------------------------------------------------------------
Loop_10_2_5
---------------------------------------------------------------------------------------------
	SAT_a ? [ F[10] & T & !P+ ]: UNSAT
[RES_1]       5	: 10	: 0 19 20 25 25 15 4 12 15 19 41 s: 195
[RES_0]    L  10 : 0 38 56 79 72 48 13 39 46 66 149 s: 606, mem: 103, time: 98.3475
	[Forward propagation]:
		Property holds
[RES_1]       5	: 10	: 0 19 20 25 25 15 2 0 29 19 41 s: 195
[RES_0]    L  10 : 0 38 56 79 72 48 7 0 91 66 149 s: 606, mem: 104, time: 103.102

-----------
Refinements
-----------
[1]	((_i2_reset || b$167) && (_i2_reset$next || b$167$next))
[2]	!(_s72_id164$next)
[3]	!(((_s18_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_i1_io_en_a == 8'd12) && !(ReductionOr_1_2(_s18_Sta_reg_HomeProc_CacheState)) && (_s18_Sta_reg_HomeProc_CacheState$next == w$226)))
[4]	!(((_s32_Sta_reg_Proc_0_CacheState$next == 2'd2) && (_s50_Sta_reg_UniMsg_0_Cmd == 3'd3) && (_i1_io_en_a == 8'd168) && (_s32_Sta_reg_Proc_0_CacheState$next == w$1131)))
[5]	!(((_s36_Sta_reg_Proc_1_CacheState$next == 2'd2) && (_s54_Sta_reg_UniMsg_1_Cmd == 3'd3) && (_i1_io_en_a == 8'd169) && (_s36_Sta_reg_Proc_1_CacheState$next == w$1176)))
[6]	!(((_s40_Sta_reg_Proc_2_CacheState$next == 2'd2) && (_s58_Sta_reg_UniMsg_2_Cmd == 3'd3) && (_i1_io_en_a == 8'd170) && (_s40_Sta_reg_Proc_2_CacheState$next == w$1220)))
[7]	!(((_s18_Sta_reg_HomeProc_CacheState$next == 2'd2) && (_s22_Sta_reg_HomeUniMsg_Cmd == 3'd3) && (_i1_io_en_a == 8'd167) && (_s18_Sta_reg_HomeProc_CacheState$next == w$226)))
-----------
[RES_0]    refinement-lemmas-check successful!
F[0]	c#0
F[1]	c#19
F[2]	c#20
F[3]	c#25
F[4]	c#25
F[5]	c#15
F[6]	c#2
F[7]	c#0
F[8]	c#29
F[9]	c#19
F[10]	c#41
F[11]	c#0


[RES_0]    reachability-lemmas-check successful!
[RES_0]    DP-lemmas-check successful!
[RES_0]    initial-state-check successful!
[RES_0]    property-check successful!

	(fallback to non-inc solver, ab, depth: 1, t:2987552 usec)
[MUS_0]    	(non-inc result: --var-elim --keep-ite unsat, t: 6524329 usec)
[RES_0]    inductive-invariant-check successful!
 s: 606, mem: 105, time: 112.86
Frames explored (5 datapath refinements) : 
3 5 5 5 8 
CEXT lengths (5 feasibility checks) : 
4 6 6 6 9 
DP lemmas (5 feasibility checks) : 
3 1 1 1 1 
Block= 51 BlockT= 61 BlockS= 51 BlockU= 10 Oblig= 808 ObligT= 808 ObligS= 394 ObligU= 414 FPT= 1111 FPS= 842 FPU= 269 CallT= 6712 CallS= 4563 CallU= 2148 MUST= 429 MUSS= 10 MUSU= 419 sMUST= 0 sMUSS= 0 sMUSU= 0 dMUST= 54 dMUSS= 30 dMUSU= 24 rMUST= 2316 rMUSS= 1099 rMUSU= 1217 All_clauses= 414 All_literals= 1296 Clauses= 195 Literals= 606 DPLemmas= 7 DPrefsNoDPL= 0 DPRefs= 5

pme_fail: 0, pme_succ: 0, lit_before: 0, lit_after: 0
coi_before: 0, coi_after: 0
mus_before: 2748 mus_lit: 882 mus_cls: 414 mus_cnt: 414
S+M	Call = 7141 (sat=4573, 64.04%)
SAT	Call = 6712 (sat=4563, 67.98%)
MUS	Call = 429 (sat=10, 2.33%)

Detailed Stats:

  (reachability)
	#Frame Restrictions:	414
	#TB                :	445
	#cubes-subsumed    :	219
	#context reset     :	0
	#Y2 reset          :	0
	#frame solver reset:	8
	avg-sz-frame-restriction:  	3.13

	avg-sz-ab-cube:  	6.64
		%t1-ab-cube:   	100.00%	[sel: 100.00% ]
		%t2-ab-cube:   	0.00%	[sel: 0.00% ]
		%t3-ab-cube:   	0.00%	[sel: 0.00% ]
		%t4-ab-cube:   	0.00%	[sel: 0.00% ]

		ab-cube info:	
			s == s:	0.71%	[sel: 5.17% ]
			s == n:	42.43%	[sel: 39.81% ]
			s == o:	0.00%	[sel: 0.00% ]
			n == o:	0.00%	[sel: 0.00% ]
			o == o:	0.00%	[sel: 0.00% ]
			s != s:	0.64%	[sel: 0.77% ]
			s != n:	3.01%	[sel: 0.31% ]
			s != o:	0.00%	[sel: 0.00% ]
			n != o:	0.00%	[sel: 0.00% ]
			o != o:	0.00%	[sel: 0.00% ]
			s bool:	49.95%	[sel: 21.99% ]
			up    :	3.25%	[sel: 31.94% ]
			oth   :	0.00%	[sel: 0.00% ]

		%coi-ab-cube  :	100.00%	[sel: 100.00% ]
			s (==):	0.71%	[sel: 5.17% ]
			s (!=):	0.64%	[sel: 0.77% ]
			n (==):	42.43%	[sel: 39.81% ]
			n (!=):	3.01%	[sel: 0.31% ]
			other :	53.20%	[sel: 53.94% ]
		%pred-ab-cube :	0.00%	[sel: 0.00% ]
		%fproj-ab-cube:	0.00%	[sel: 0.00% ]
			s (==):	0.00%	[sel: 0.00% ]
			s (!=):	0.00%	[sel: 0.00% ]
			n (==):	0.00%	[sel: 0.00% ]
			n (!=):	0.00%	[sel: 0.00% ]
		%proj-ab-cube :	0.00%	[sel: 0.00% ]
			s (==):	0.00%	[sel: 0.00% ]
			s (!=):	0.00%	[sel: 0.00% ]
			n (==):	0.00%	[sel: 0.00% ]
			n (!=):	0.00%	[sel: 0.00% ]
		%subs-ab-cube :	0.00%	[sel: 0.00% ]
	avg-#sv-ab-cube:  	4.00
	avg-tsb-ab-cube:  	7.00
	relevancy:       	20.90%

	avg-sz-cc-cube:  	6.00
		%coi-cc-cube  :	100.00%
		%pred-cc-cube :	0.00%
		%fproj-cc-cube:	0.00%
			s (==):	0.00%
			s (!=):	0.00%
			n (==):	0.00%
			n (!=):	0.00%
		%proj-cc-cube :	0.00%
			s (==):	0.00%
			s (!=):	0.00%
			n (==):	0.00%
			n (!=):	0.00%

	tb_cube_time:     	1.50 (1.33%)
		cube_eval_time: 	0.78 (0.69%)
		cube_pred_time: 	0.00 (0.00%)
		cube_fproj_time:	0.00 (0.00%)
		cube_proj_time: 	0.00 (0.00%)
		cube _subs_time:	0.00 (0.00%)
		sum:            	0.78 (52.30% of tb_cube_time)

	tb_ct_time:      	0.17 (0.15%)
		ct isblocked_time:  	0.00 (0.00%)
		ct isinitial_time:  	0.11 (0.10%)
		ct containment_time:	0.00 (0.00%)
		ct fastforward_time:	0.00 (0.00%)
		sum:                	0.11 (67.26% of tb_ct_time)

	setcontain_time:	0.00 (0.00%)

	updatesolver_time:	0.06 (0.06%)

	tb_time:	67.15 (59.50%)
		tb_reach_time:    	18.99 (16.83%)
		tb_val_time:    	0.24 (0.21%) [ cti_val_time: 0.01 (0.01%) ]
		tb_cube_time:      	1.50 (1.33%)
		tb_mus_time:      	46.11 (40.85%)
			tb_mus_core_time:      	11.98 (10.62%)
			tb_mus_min_time:      	34.09 (30.21%)
		tb_ct_time:       	0.17 (0.15%)
		tb_extra_time:    	0.00 (0.00%)
		sum:           	66.76 (99.42% of tb_time)


  (refinement)
	sim_time:		0.00 (0.00%) 	 [0.00% of dpr_time]

  pre_time:	0.02 (0.02%)
  cti_time:	0.04 (0.03%)	[cti_i_time:	0.02 (0.01%) ]
  tb_time:	67.15 (59.50%)
  fp_time:	35.65 (31.59%)	[fp_extra_time:	0.00 (0.00%) ]
  refine_time:	0.11 (0.10%)
  sol_set_time:	0.07 (0.06%)
  inv_time:	9.76 (8.65%)	[induct_time:	0.00 (0.00%) ]
  draw_time:	0.00 (0.00%)
  sum:		112.80 (99.95%)

  extra_time:	0.00 (0.00%)

  timeout_time:	2.99 (2.65%)

[simplified] 0 (ex), 0 (cc), 5 (ot)

===     HOLD     ===

Averroes finished.

br-#mus         414           
        hard        soft         out           
           
      128.12        6.64        2.52               (br-core)           
      128.12        2.52        2.13                (br-min)          

         sat       unsat           
                                          #Calls           
           0         414   (br-core)           
           0           0  (br-core2)           
        1099         803    (br-min)           
                                      Time (sec)           
        0.01       11.82   (br-core)           
        0.00        0.00  (br-core2)           
        5.69       27.26    (br-min)           
                                    Avg. Time (microsec)           
           0       28554   (br-core)           
           0           0  (br-core2)           
        5181       33943    (br-min)           
                                    Max Time (microsec)           
        3200      270325   (br-core)           
           0           0  (br-core2)           
       91154      272831    (br-min)          

                      ab                      bv           
         sat       unsat         sat       unsat           
                                                      #Calls           
         295         219           0           5   (oneshot)           
        4238        1486          20          19       (inc)           
           0         414          10           5    (assume)           
                       1                       0   (timeout)          

                                                  Time (sec)           
        0.02        6.54        0.00        0.00   (oneshot)           
       28.09       55.75        0.01        0.01       (inc)           
        0.00       11.81        0.01        0.00    (assume)           
                    2.99                    0.00   (timeout)          

                                                Avg. Time (microsec)
          80       29863           0          31   (oneshot)           
        6629       37519         688         398       (inc)           
           0       28537        1115         834    (assume)           
                 2987552                       0   (timeout)           
           
      Result        Time        Mem.       #Refs           
                     sec          MB                       
           h      112.86         105           5