
Demo_4_Light_AllWhite.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008800  10001000  10001000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .VENEER_Code  00000138  2000000c  10009800  0001000c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 Stack         00000404  20000144  00000000  00000144  2**0
                  ALLOC
  3 .data         0000021c  20000548  10009938  00010548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000004d4  20000764  10009b54  00010764  2**2
                  ALLOC
  5 .no_init      00000004  20003ffc  1000d3ec  00010764  2**2
                  ALLOC
  6 .debug_aranges 00001478  00000000  00000000  00010768  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0002115c  00000000  00000000  00011be0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003d85  00000000  00000000  00032d3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00008c62  00000000  00000000  00036ac1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00004428  00000000  00000000  0003f724  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000bdbf  00000000  00000000  00043b4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000712e  00000000  00000000  0004f90b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000011b8  00000000  00000000  00056a40  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000007c4  00000000  00000000  00057bf8  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

10001000 <__Vectors>:
10001000:	48 05 00 20 19 10 00 10 00 00 00 00 99 10 00 10     H.. ............
10001010:	00 04 01 00 00 01 00 00                             ........

10001018 <Reset_Handler>:
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001018:	4911      	ldr	r1, [pc, #68]	; (10001060 <__copy_data+0xe>)
	ldr	r2, =VeneerStart
1000101a:	4a12      	ldr	r2, [pc, #72]	; (10001064 <__copy_data+0x12>)
	ldr	r3, =VeneerEnd
1000101c:	4b12      	ldr	r3, [pc, #72]	; (10001068 <__copy_data+0x16>)
	bl  __copy_data
1000101e:	f000 f818 	bl	10001052 <__copy_data>

    ldr  r0, =SystemInit
10001022:	4812      	ldr	r0, [pc, #72]	; (1000106c <__copy_data+0x1a>)
    blx  r0
10001024:	4780      	blx	r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001026:	4912      	ldr	r1, [pc, #72]	; (10001070 <__copy_data+0x1e>)
	ldr	r2, =__data_start
10001028:	4a12      	ldr	r2, [pc, #72]	; (10001074 <__copy_data+0x22>)
	ldr	r3, =__data_end
1000102a:	4b13      	ldr	r3, [pc, #76]	; (10001078 <__copy_data+0x26>)
	bl  __copy_data
1000102c:	f000 f811 	bl	10001052 <__copy_data>

/* RAM code */
	ldr	r1, =__ram_code_load
10001030:	4912      	ldr	r1, [pc, #72]	; (1000107c <__copy_data+0x2a>)
	ldr	r2, =__ram_code_start
10001032:	4a13      	ldr	r2, [pc, #76]	; (10001080 <__copy_data+0x2e>)
	ldr	r3, =__ram_code_end
10001034:	4b13      	ldr	r3, [pc, #76]	; (10001084 <__copy_data+0x32>)
	bl  __copy_data
10001036:	f000 f80c 	bl	10001052 <__copy_data>
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
1000103a:	4913      	ldr	r1, [pc, #76]	; (10001088 <__copy_data+0x36>)
	ldr	r2, =__bss_end
1000103c:	4a13      	ldr	r2, [pc, #76]	; (1000108c <__copy_data+0x3a>)

	movs	r0, 0
1000103e:	2000      	movs	r0, #0

	subs	r2, r1
10001040:	1a52      	subs	r2, r2, r1
	ble	.L_loop3_done
10001042:	dd02      	ble.n	1000104a <Reset_Handler+0x32>

.L_loop3:
	subs	r2, #4
10001044:	3a04      	subs	r2, #4
	str	r0, [r1, r2]
10001046:	5088      	str	r0, [r1, r2]
	bgt	.L_loop3
10001048:	dcfc      	bgt.n	10001044 <Reset_Handler+0x2c>
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
1000104a:	4811      	ldr	r0, [pc, #68]	; (10001090 <__copy_data+0x3e>)
    blx  r0
1000104c:	4780      	blx	r0
#endif

    ldr  r0, =main
1000104e:	4811      	ldr	r0, [pc, #68]	; (10001094 <__copy_data+0x42>)
    blx  r0
10001050:	4780      	blx	r0

10001052 <__copy_data>:
 *    r3: end of the section to copy to
 *
 *  All addresses must be aligned to 4 bytes boundary.
 *  Uses r0
 */
	subs	r3, r2
10001052:	1a9b      	subs	r3, r3, r2
	ble	.L_loop_done
10001054:	dd03      	ble.n	1000105e <__copy_data+0xc>

.L_loop:
	subs	r3, #4
10001056:	3b04      	subs	r3, #4
	ldr	r0, [r1,r3]
10001058:	58c8      	ldr	r0, [r1, r3]
	str	r0, [r2,r3]
1000105a:	50d0      	str	r0, [r2, r3]
	bgt	.L_loop
1000105c:	dcfb      	bgt.n	10001056 <__copy_data+0x4>

.L_loop_done:
	bx  lr
1000105e:	4770      	bx	lr
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001060:	10009800 	.word	0x10009800
	ldr	r2, =VeneerStart
10001064:	2000000c 	.word	0x2000000c
	ldr	r3, =VeneerEnd
10001068:	20000144 	.word	0x20000144
	bl  __copy_data

    ldr  r0, =SystemInit
1000106c:	10002565 	.word	0x10002565
    blx  r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001070:	10009938 	.word	0x10009938
	ldr	r2, =__data_start
10001074:	20000548 	.word	0x20000548
	ldr	r3, =__data_end
10001078:	20000764 	.word	0x20000764
	bl  __copy_data

/* RAM code */
	ldr	r1, =__ram_code_load
1000107c:	10009b54 	.word	0x10009b54
	ldr	r2, =__ram_code_start
10001080:	20000764 	.word	0x20000764
	ldr	r3, =__ram_code_end
10001084:	20000764 	.word	0x20000764
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
10001088:	20000764 	.word	0x20000764
	ldr	r2, =__bss_end
1000108c:	20000c38 	.word	0x20000c38
	bgt	.L_loop3
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
10001090:	10009491 	.word	0x10009491
    blx  r0
#endif

    ldr  r0, =main
10001094:	10007591 	.word	0x10007591

10001098 <BCCU0_0_IRQHandler>:
    
    .thumb_func
    .weak Default_handler
    .type Default_handler, %function
Default_handler:
    b  .
10001098:	e7fe      	b.n	10001098 <BCCU0_0_IRQHandler>
	...

1000109c <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
1000109c:	b580      	push	{r7, lr}
1000109e:	b082      	sub	sp, #8
100010a0:	af00      	add	r7, sp, #0
100010a2:	6078      	str	r0, [r7, #4]
100010a4:	1c0a      	adds	r2, r1, #0
100010a6:	1cfb      	adds	r3, r7, #3
100010a8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
100010aa:	1cfb      	adds	r3, r7, #3
100010ac:	781b      	ldrb	r3, [r3, #0]
100010ae:	2201      	movs	r2, #1
100010b0:	409a      	lsls	r2, r3
100010b2:	687b      	ldr	r3, [r7, #4]
100010b4:	605a      	str	r2, [r3, #4]
}
100010b6:	46bd      	mov	sp, r7
100010b8:	b002      	add	sp, #8
100010ba:	bd80      	pop	{r7, pc}

100010bc <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
100010bc:	b580      	push	{r7, lr}
100010be:	b082      	sub	sp, #8
100010c0:	af00      	add	r7, sp, #0
100010c2:	6078      	str	r0, [r7, #4]
100010c4:	1c0a      	adds	r2, r1, #0
100010c6:	1cfb      	adds	r3, r7, #3
100010c8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
100010ca:	1cfb      	adds	r3, r7, #3
100010cc:	781b      	ldrb	r3, [r3, #0]
100010ce:	2280      	movs	r2, #128	; 0x80
100010d0:	0252      	lsls	r2, r2, #9
100010d2:	409a      	lsls	r2, r3
100010d4:	687b      	ldr	r3, [r7, #4]
100010d6:	605a      	str	r2, [r3, #4]
}
100010d8:	46bd      	mov	sp, r7
100010da:	b002      	add	sp, #8
100010dc:	bd80      	pop	{r7, pc}
100010de:	46c0      	nop			; (mov r8, r8)

100010e0 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
100010e0:	b580      	push	{r7, lr}
100010e2:	b082      	sub	sp, #8
100010e4:	af00      	add	r7, sp, #0
100010e6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
100010e8:	687b      	ldr	r3, [r7, #4]
100010ea:	681a      	ldr	r2, [r3, #0]
100010ec:	687b      	ldr	r3, [r7, #4]
100010ee:	7b1b      	ldrb	r3, [r3, #12]
100010f0:	1c10      	adds	r0, r2, #0
100010f2:	1c19      	adds	r1, r3, #0
100010f4:	f7ff ffd2 	bl	1000109c <XMC_GPIO_SetOutputHigh>
}
100010f8:	46bd      	mov	sp, r7
100010fa:	b002      	add	sp, #8
100010fc:	bd80      	pop	{r7, pc}
100010fe:	46c0      	nop			; (mov r8, r8)

10001100 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
10001100:	b580      	push	{r7, lr}
10001102:	b082      	sub	sp, #8
10001104:	af00      	add	r7, sp, #0
10001106:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10001108:	687b      	ldr	r3, [r7, #4]
1000110a:	681a      	ldr	r2, [r3, #0]
1000110c:	687b      	ldr	r3, [r7, #4]
1000110e:	7b1b      	ldrb	r3, [r3, #12]
10001110:	1c10      	adds	r0, r2, #0
10001112:	1c19      	adds	r1, r3, #0
10001114:	f7ff ffd2 	bl	100010bc <XMC_GPIO_SetOutputLow>
}
10001118:	46bd      	mov	sp, r7
1000111a:	b002      	add	sp, #8
1000111c:	bd80      	pop	{r7, pc}
1000111e:	46c0      	nop			; (mov r8, r8)

10001120 <LED_Toggle_EverySec>:
      for(delay_count = 0;delay_count<0xfffff;delay_count++);
	  return (test);
  }

  void LED_Toggle_EverySec(void)
  {
10001120:	b580      	push	{r7, lr}
10001122:	af00      	add	r7, sp, #0
    // LED Toggle for every second
		//UART_Transmit(&UART_1, new_data,transmit_buf_size);
   // DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
    Offlight_zahler_write();
10001124:	f001 f8be 	bl	100022a4 <Offlight_zahler_write>
    firstuartBack ();
10001128:	f001 f9de 	bl	100024e8 <firstuartBack>
    lightprog01 ();  //n+l
1000112c:	f000 f802 	bl	10001134 <lightprog01>
  ///  light_aus ();//n+l
	  /// analog_start ();
	//a  new_data_fill();
	//a	UART_Transmit(&UART_1, new_data,transmit_buf_size);
  }
10001130:	46bd      	mov	sp, r7
10001132:	bd80      	pop	{r7, pc}

10001134 <lightprog01>:
  //------------------------------------------
  void lightprog01 (void)//n+l
   {
10001134:	b580      	push	{r7, lr}
10001136:	af00      	add	r7, sp, #0

	  ++zahler_lightprog01;
10001138:	4b38      	ldr	r3, [pc, #224]	; (1000121c <lightprog01+0xe8>)
1000113a:	881b      	ldrh	r3, [r3, #0]
1000113c:	3301      	adds	r3, #1
1000113e:	b29a      	uxth	r2, r3
10001140:	4b36      	ldr	r3, [pc, #216]	; (1000121c <lightprog01+0xe8>)
10001142:	801a      	strh	r2, [r3, #0]
	  if ( zahler_lightprog01 == 61 )  //ende
10001144:	4b35      	ldr	r3, [pc, #212]	; (1000121c <lightprog01+0xe8>)
10001146:	881b      	ldrh	r3, [r3, #0]
10001148:	2b3d      	cmp	r3, #61	; 0x3d
1000114a:	d103      	bne.n	10001154 <lightprog01+0x20>
	 			 {
		  zahler_lightprog01 = 0;
1000114c:	4b33      	ldr	r3, [pc, #204]	; (1000121c <lightprog01+0xe8>)
1000114e:	2200      	movs	r2, #0
10001150:	801a      	strh	r2, [r3, #0]
10001152:	e061      	b.n	10001218 <lightprog01+0xe4>
	 			 }
	 			 else if (  zahler_lightprog01 == 20)
10001154:	4b31      	ldr	r3, [pc, #196]	; (1000121c <lightprog01+0xe8>)
10001156:	881b      	ldrh	r3, [r3, #0]
10001158:	2b14      	cmp	r3, #20
1000115a:	d11c      	bne.n	10001196 <lightprog01+0x62>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 4095;
1000115c:	4b30      	ldr	r3, [pc, #192]	; (10001220 <lightprog01+0xec>)
1000115e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001160:	4a30      	ldr	r2, [pc, #192]	; (10001224 <lightprog01+0xf0>)
10001162:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 4095;
10001164:	4b2e      	ldr	r3, [pc, #184]	; (10001220 <lightprog01+0xec>)
10001166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001168:	4a2e      	ldr	r2, [pc, #184]	; (10001224 <lightprog01+0xf0>)
1000116a:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 4095;
1000116c:	4b2c      	ldr	r3, [pc, #176]	; (10001220 <lightprog01+0xec>)
1000116e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001170:	4a2c      	ldr	r2, [pc, #176]	; (10001224 <lightprog01+0xf0>)
10001172:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 4095;
10001174:	4b2a      	ldr	r3, [pc, #168]	; (10001220 <lightprog01+0xec>)
10001176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10001178:	4a2a      	ldr	r2, [pc, #168]	; (10001224 <lightprog01+0xf0>)
1000117a:	80da      	strh	r2, [r3, #6]
	 				      PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
1000117c:	4b28      	ldr	r3, [pc, #160]	; (10001220 <lightprog01+0xec>)
1000117e:	1c18      	adds	r0, r3, #0
10001180:	f003 fd24 	bl	10004bcc <PDM_DIMMED_LED_LAMP_SetColor>
	 				      PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
10001184:	4a26      	ldr	r2, [pc, #152]	; (10001220 <lightprog01+0xec>)
10001186:	23e5      	movs	r3, #229	; 0xe5
10001188:	009b      	lsls	r3, r3, #2
1000118a:	1c10      	adds	r0, r2, #0
1000118c:	2100      	movs	r1, #0
1000118e:	1c1a      	adds	r2, r3, #0
10001190:	f003 fd54 	bl	10004c3c <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
10001194:	e040      	b.n	10001218 <lightprog01+0xe4>
	 			 }
	 			 else if (  zahler_lightprog01 == 40 )
10001196:	4b21      	ldr	r3, [pc, #132]	; (1000121c <lightprog01+0xe8>)
10001198:	881b      	ldrh	r3, [r3, #0]
1000119a:	2b28      	cmp	r3, #40	; 0x28
1000119c:	d11c      	bne.n	100011d8 <lightprog01+0xa4>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 4095;
1000119e:	4b20      	ldr	r3, [pc, #128]	; (10001220 <lightprog01+0xec>)
100011a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011a2:	4a20      	ldr	r2, [pc, #128]	; (10001224 <lightprog01+0xf0>)
100011a4:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 0;
100011a6:	4b1e      	ldr	r3, [pc, #120]	; (10001220 <lightprog01+0xec>)
100011a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011aa:	2200      	movs	r2, #0
100011ac:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 4095;
100011ae:	4b1c      	ldr	r3, [pc, #112]	; (10001220 <lightprog01+0xec>)
100011b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011b2:	4a1c      	ldr	r2, [pc, #112]	; (10001224 <lightprog01+0xf0>)
100011b4:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 0;
100011b6:	4b1a      	ldr	r3, [pc, #104]	; (10001220 <lightprog01+0xec>)
100011b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011ba:	2200      	movs	r2, #0
100011bc:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
100011be:	4b18      	ldr	r3, [pc, #96]	; (10001220 <lightprog01+0xec>)
100011c0:	1c18      	adds	r0, r3, #0
100011c2:	f003 fd03 	bl	10004bcc <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
100011c6:	4a16      	ldr	r2, [pc, #88]	; (10001220 <lightprog01+0xec>)
100011c8:	23e5      	movs	r3, #229	; 0xe5
100011ca:	009b      	lsls	r3, r3, #2
100011cc:	1c10      	adds	r0, r2, #0
100011ce:	2100      	movs	r1, #0
100011d0:	1c1a      	adds	r2, r3, #0
100011d2:	f003 fd33 	bl	10004c3c <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>
100011d6:	e01f      	b.n	10001218 <lightprog01+0xe4>
	 			 }
	 			 else if ( zahler_lightprog01 == 60 )
100011d8:	4b10      	ldr	r3, [pc, #64]	; (1000121c <lightprog01+0xe8>)
100011da:	881b      	ldrh	r3, [r3, #0]
100011dc:	2b3c      	cmp	r3, #60	; 0x3c
100011de:	d11b      	bne.n	10001218 <lightprog01+0xe4>
	 			 {
	 				   	  PDM_DIMMED_LED_LAMP_0.config->led_intensity[0] = 0;
100011e0:	4b0f      	ldr	r3, [pc, #60]	; (10001220 <lightprog01+0xec>)
100011e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011e4:	2200      	movs	r2, #0
100011e6:	801a      	strh	r2, [r3, #0]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[1] = 4095;
100011e8:	4b0d      	ldr	r3, [pc, #52]	; (10001220 <lightprog01+0xec>)
100011ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011ec:	4a0d      	ldr	r2, [pc, #52]	; (10001224 <lightprog01+0xf0>)
100011ee:	805a      	strh	r2, [r3, #2]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[2] = 0;
100011f0:	4b0b      	ldr	r3, [pc, #44]	; (10001220 <lightprog01+0xec>)
100011f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011f4:	2200      	movs	r2, #0
100011f6:	809a      	strh	r2, [r3, #4]
	 				      PDM_DIMMED_LED_LAMP_0.config->led_intensity[3] = 4095;
100011f8:	4b09      	ldr	r3, [pc, #36]	; (10001220 <lightprog01+0xec>)
100011fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
100011fc:	4a09      	ldr	r2, [pc, #36]	; (10001224 <lightprog01+0xf0>)
100011fe:	80da      	strh	r2, [r3, #6]
		 				  PDM_DIMMED_LED_LAMP_SetColor(&PDM_DIMMED_LED_LAMP_0);
10001200:	4b07      	ldr	r3, [pc, #28]	; (10001220 <lightprog01+0xec>)
10001202:	1c18      	adds	r0, r3, #0
10001204:	f003 fce2 	bl	10004bcc <PDM_DIMMED_LED_LAMP_SetColor>
			 			  PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(&PDM_DIMMED_LED_LAMP_0,0x0,0x394);
10001208:	4a05      	ldr	r2, [pc, #20]	; (10001220 <lightprog01+0xec>)
1000120a:	23e5      	movs	r3, #229	; 0xe5
1000120c:	009b      	lsls	r3, r3, #2
1000120e:	1c10      	adds	r0, r2, #0
10001210:	2100      	movs	r1, #0
10001212:	1c1a      	adds	r2, r3, #0
10001214:	f003 fd12 	bl	10004c3c <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>

				 {

				 }

   }
10001218:	46bd      	mov	sp, r7
1000121a:	bd80      	pop	{r7, pc}
1000121c:	2000076a 	.word	0x2000076a
10001220:	20000580 	.word	0x20000580
10001224:	00000fff 	.word	0x00000fff

10001228 <SCU_0_IRQHandler>:

  }


 void UserIRQHandler(void)
  {
10001228:	b580      	push	{r7, lr}
1000122a:	af00      	add	r7, sp, #0
    //    resultA = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_ntc);
    //    resultB = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_U_in);
    //    resultC = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_ww);
     //   resultD = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_cw);
   	//  DIGITAL_IO_SetOutputLow(&DO_VCC_LED_shtdwn);
  }
1000122c:	46bd      	mov	sp, r7
1000122e:	bd80      	pop	{r7, pc}

10001230 <new_data_fill>:

 void new_data_fill(void) // ausgabe über rxd
 {
10001230:	b580      	push	{r7, lr}
10001232:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
10001234:	4b12      	ldr	r3, [pc, #72]	; (10001280 <new_data_fill+0x50>)
10001236:	220b      	movs	r2, #11
10001238:	701a      	strb	r2, [r3, #0]
	 new_data[0]=1;
1000123a:	4b12      	ldr	r3, [pc, #72]	; (10001284 <new_data_fill+0x54>)
1000123c:	2201      	movs	r2, #1
1000123e:	701a      	strb	r2, [r3, #0]
	 new_data[1]=2;
10001240:	4b10      	ldr	r3, [pc, #64]	; (10001284 <new_data_fill+0x54>)
10001242:	2202      	movs	r2, #2
10001244:	705a      	strb	r2, [r3, #1]
	 new_data[2]=3;
10001246:	4b0f      	ldr	r3, [pc, #60]	; (10001284 <new_data_fill+0x54>)
10001248:	2203      	movs	r2, #3
1000124a:	709a      	strb	r2, [r3, #2]
	 new_data[3]=4;
1000124c:	4b0d      	ldr	r3, [pc, #52]	; (10001284 <new_data_fill+0x54>)
1000124e:	2204      	movs	r2, #4
10001250:	70da      	strb	r2, [r3, #3]
	 new_data[4]=5;
10001252:	4b0c      	ldr	r3, [pc, #48]	; (10001284 <new_data_fill+0x54>)
10001254:	2205      	movs	r2, #5
10001256:	711a      	strb	r2, [r3, #4]
	 new_data[5]=6;
10001258:	4b0a      	ldr	r3, [pc, #40]	; (10001284 <new_data_fill+0x54>)
1000125a:	2206      	movs	r2, #6
1000125c:	715a      	strb	r2, [r3, #5]
 	 new_data[6]=7;
1000125e:	4b09      	ldr	r3, [pc, #36]	; (10001284 <new_data_fill+0x54>)
10001260:	2207      	movs	r2, #7
10001262:	719a      	strb	r2, [r3, #6]
 	 new_data[7]=8;
10001264:	4b07      	ldr	r3, [pc, #28]	; (10001284 <new_data_fill+0x54>)
10001266:	2208      	movs	r2, #8
10001268:	71da      	strb	r2, [r3, #7]
 	 new_data[8]=9;
1000126a:	4b06      	ldr	r3, [pc, #24]	; (10001284 <new_data_fill+0x54>)
1000126c:	2209      	movs	r2, #9
1000126e:	721a      	strb	r2, [r3, #8]
 	 new_data[9]='a';
10001270:	4b04      	ldr	r3, [pc, #16]	; (10001284 <new_data_fill+0x54>)
10001272:	2261      	movs	r2, #97	; 0x61
10001274:	725a      	strb	r2, [r3, #9]
	 new_data[10]='b';
10001276:	4b03      	ldr	r3, [pc, #12]	; (10001284 <new_data_fill+0x54>)
10001278:	2262      	movs	r2, #98	; 0x62
1000127a:	729a      	strb	r2, [r3, #10]
 }
1000127c:	46bd      	mov	sp, r7
1000127e:	bd80      	pop	{r7, pc}
10001280:	20000550 	.word	0x20000550
10001284:	20000804 	.word	0x20000804

10001288 <new_data_BroadcastBack>:
	 new_data[10]=command_codeEnd;
 }

//------------------------------------------
 void new_data_BroadcastBack(void) // ausgabe über rxd
 {
10001288:	b580      	push	{r7, lr}
1000128a:	af00      	add	r7, sp, #0

	 transmit_buf_size=11;
1000128c:	4b19      	ldr	r3, [pc, #100]	; (100012f4 <new_data_BroadcastBack+0x6c>)
1000128e:	220b      	movs	r2, #11
10001290:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
10001292:	4b19      	ldr	r3, [pc, #100]	; (100012f8 <new_data_BroadcastBack+0x70>)
10001294:	224c      	movs	r2, #76	; 0x4c
10001296:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
10001298:	4b17      	ldr	r3, [pc, #92]	; (100012f8 <new_data_BroadcastBack+0x70>)
1000129a:	2249      	movs	r2, #73	; 0x49
1000129c:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
1000129e:	4b16      	ldr	r3, [pc, #88]	; (100012f8 <new_data_BroadcastBack+0x70>)
100012a0:	224e      	movs	r2, #78	; 0x4e
100012a2:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
100012a4:	4b15      	ldr	r3, [pc, #84]	; (100012fc <new_data_BroadcastBack+0x74>)
100012a6:	781a      	ldrb	r2, [r3, #0]
100012a8:	4b13      	ldr	r3, [pc, #76]	; (100012f8 <new_data_BroadcastBack+0x70>)
100012aa:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
100012ac:	4b11      	ldr	r3, [pc, #68]	; (100012f4 <new_data_BroadcastBack+0x6c>)
100012ae:	781a      	ldrb	r2, [r3, #0]
100012b0:	4b11      	ldr	r3, [pc, #68]	; (100012f8 <new_data_BroadcastBack+0x70>)
100012b2:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_BroadcastBack;
100012b4:	4b10      	ldr	r3, [pc, #64]	; (100012f8 <new_data_BroadcastBack+0x70>)
100012b6:	226f      	movs	r2, #111	; 0x6f
100012b8:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	Ser_NrH  / 0x100; //highbyte
100012ba:	4b11      	ldr	r3, [pc, #68]	; (10001300 <new_data_BroadcastBack+0x78>)
100012bc:	881b      	ldrh	r3, [r3, #0]
100012be:	0a1b      	lsrs	r3, r3, #8
100012c0:	b29b      	uxth	r3, r3
100012c2:	b2da      	uxtb	r2, r3
100012c4:	4b0c      	ldr	r3, [pc, #48]	; (100012f8 <new_data_BroadcastBack+0x70>)
100012c6:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	Ser_NrH  & 0xff; //highbyte
100012c8:	4b0d      	ldr	r3, [pc, #52]	; (10001300 <new_data_BroadcastBack+0x78>)
100012ca:	881b      	ldrh	r3, [r3, #0]
100012cc:	b2da      	uxtb	r2, r3
100012ce:	4b0a      	ldr	r3, [pc, #40]	; (100012f8 <new_data_BroadcastBack+0x70>)
100012d0:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	Ser_NrL  / 0x100; //highbyte
100012d2:	4b0c      	ldr	r3, [pc, #48]	; (10001304 <new_data_BroadcastBack+0x7c>)
100012d4:	881b      	ldrh	r3, [r3, #0]
100012d6:	0a1b      	lsrs	r3, r3, #8
100012d8:	b29b      	uxth	r3, r3
100012da:	b2da      	uxtb	r2, r3
100012dc:	4b06      	ldr	r3, [pc, #24]	; (100012f8 <new_data_BroadcastBack+0x70>)
100012de:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	Ser_NrL  & 0xff; //lowbyte
100012e0:	4b08      	ldr	r3, [pc, #32]	; (10001304 <new_data_BroadcastBack+0x7c>)
100012e2:	881b      	ldrh	r3, [r3, #0]
100012e4:	b2da      	uxtb	r2, r3
100012e6:	4b04      	ldr	r3, [pc, #16]	; (100012f8 <new_data_BroadcastBack+0x70>)
100012e8:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
100012ea:	4b03      	ldr	r3, [pc, #12]	; (100012f8 <new_data_BroadcastBack+0x70>)
100012ec:	22ff      	movs	r2, #255	; 0xff
100012ee:	729a      	strb	r2, [r3, #10]
 }
100012f0:	46bd      	mov	sp, r7
100012f2:	bd80      	pop	{r7, pc}
100012f4:	20000550 	.word	0x20000550
100012f8:	20000804 	.word	0x20000804
100012fc:	20000836 	.word	0x20000836
10001300:	20000830 	.word	0x20000830
10001304:	200008a8 	.word	0x200008a8

10001308 <new_data_analog1Back>:
 //------------------------------------------
 void new_data_analog1Back(void) // ausgabe über rxd
 {
10001308:	b580      	push	{r7, lr}
1000130a:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
1000130c:	4b19      	ldr	r3, [pc, #100]	; (10001374 <new_data_analog1Back+0x6c>)
1000130e:	220b      	movs	r2, #11
10001310:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
10001312:	4b19      	ldr	r3, [pc, #100]	; (10001378 <new_data_analog1Back+0x70>)
10001314:	224c      	movs	r2, #76	; 0x4c
10001316:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
10001318:	4b17      	ldr	r3, [pc, #92]	; (10001378 <new_data_analog1Back+0x70>)
1000131a:	2249      	movs	r2, #73	; 0x49
1000131c:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
1000131e:	4b16      	ldr	r3, [pc, #88]	; (10001378 <new_data_analog1Back+0x70>)
10001320:	224e      	movs	r2, #78	; 0x4e
10001322:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001324:	4b15      	ldr	r3, [pc, #84]	; (1000137c <new_data_analog1Back+0x74>)
10001326:	781a      	ldrb	r2, [r3, #0]
10001328:	4b13      	ldr	r3, [pc, #76]	; (10001378 <new_data_analog1Back+0x70>)
1000132a:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
1000132c:	4b11      	ldr	r3, [pc, #68]	; (10001374 <new_data_analog1Back+0x6c>)
1000132e:	781a      	ldrb	r2, [r3, #0]
10001330:	4b11      	ldr	r3, [pc, #68]	; (10001378 <new_data_analog1Back+0x70>)
10001332:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_ana1Back;
10001334:	4b10      	ldr	r3, [pc, #64]	; (10001378 <new_data_analog1Back+0x70>)
10001336:	2261      	movs	r2, #97	; 0x61
10001338:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	resultA2  / 256; //highbyte
1000133a:	4b11      	ldr	r3, [pc, #68]	; (10001380 <new_data_analog1Back+0x78>)
1000133c:	881b      	ldrh	r3, [r3, #0]
1000133e:	0a1b      	lsrs	r3, r3, #8
10001340:	b29b      	uxth	r3, r3
10001342:	b2da      	uxtb	r2, r3
10001344:	4b0c      	ldr	r3, [pc, #48]	; (10001378 <new_data_analog1Back+0x70>)
10001346:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	resultA2  & 0xff; //lowbyte
10001348:	4b0d      	ldr	r3, [pc, #52]	; (10001380 <new_data_analog1Back+0x78>)
1000134a:	881b      	ldrh	r3, [r3, #0]
1000134c:	b2da      	uxtb	r2, r3
1000134e:	4b0a      	ldr	r3, [pc, #40]	; (10001378 <new_data_analog1Back+0x70>)
10001350:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	resultB2 / 256; //highbyte
10001352:	4b0c      	ldr	r3, [pc, #48]	; (10001384 <new_data_analog1Back+0x7c>)
10001354:	881b      	ldrh	r3, [r3, #0]
10001356:	0a1b      	lsrs	r3, r3, #8
10001358:	b29b      	uxth	r3, r3
1000135a:	b2da      	uxtb	r2, r3
1000135c:	4b06      	ldr	r3, [pc, #24]	; (10001378 <new_data_analog1Back+0x70>)
1000135e:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	resultB2  & 0xff; //lowbyte
10001360:	4b08      	ldr	r3, [pc, #32]	; (10001384 <new_data_analog1Back+0x7c>)
10001362:	881b      	ldrh	r3, [r3, #0]
10001364:	b2da      	uxtb	r2, r3
10001366:	4b04      	ldr	r3, [pc, #16]	; (10001378 <new_data_analog1Back+0x70>)
10001368:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
1000136a:	4b03      	ldr	r3, [pc, #12]	; (10001378 <new_data_analog1Back+0x70>)
1000136c:	22ff      	movs	r2, #255	; 0xff
1000136e:	729a      	strb	r2, [r3, #10]
 }
10001370:	46bd      	mov	sp, r7
10001372:	bd80      	pop	{r7, pc}
10001374:	20000550 	.word	0x20000550
10001378:	20000804 	.word	0x20000804
1000137c:	20000836 	.word	0x20000836
10001380:	200008fe 	.word	0x200008fe
10001384:	200007fe 	.word	0x200007fe

10001388 <new_data_analog2Back>:
 //------------------------------------------------------

 void new_data_analog2Back(void) // ausgabe über rxd
 {
10001388:	b580      	push	{r7, lr}
1000138a:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
1000138c:	4b19      	ldr	r3, [pc, #100]	; (100013f4 <new_data_analog2Back+0x6c>)
1000138e:	220b      	movs	r2, #11
10001390:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
10001392:	4b19      	ldr	r3, [pc, #100]	; (100013f8 <new_data_analog2Back+0x70>)
10001394:	224c      	movs	r2, #76	; 0x4c
10001396:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
10001398:	4b17      	ldr	r3, [pc, #92]	; (100013f8 <new_data_analog2Back+0x70>)
1000139a:	2249      	movs	r2, #73	; 0x49
1000139c:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
1000139e:	4b16      	ldr	r3, [pc, #88]	; (100013f8 <new_data_analog2Back+0x70>)
100013a0:	224e      	movs	r2, #78	; 0x4e
100013a2:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
100013a4:	4b15      	ldr	r3, [pc, #84]	; (100013fc <new_data_analog2Back+0x74>)
100013a6:	781a      	ldrb	r2, [r3, #0]
100013a8:	4b13      	ldr	r3, [pc, #76]	; (100013f8 <new_data_analog2Back+0x70>)
100013aa:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
100013ac:	4b11      	ldr	r3, [pc, #68]	; (100013f4 <new_data_analog2Back+0x6c>)
100013ae:	781a      	ldrb	r2, [r3, #0]
100013b0:	4b11      	ldr	r3, [pc, #68]	; (100013f8 <new_data_analog2Back+0x70>)
100013b2:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_ana2Back;
100013b4:	4b10      	ldr	r3, [pc, #64]	; (100013f8 <new_data_analog2Back+0x70>)
100013b6:	2262      	movs	r2, #98	; 0x62
100013b8:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	resultC2  / 256; //highbyteresultD2
100013ba:	4b11      	ldr	r3, [pc, #68]	; (10001400 <new_data_analog2Back+0x78>)
100013bc:	881b      	ldrh	r3, [r3, #0]
100013be:	0a1b      	lsrs	r3, r3, #8
100013c0:	b29b      	uxth	r3, r3
100013c2:	b2da      	uxtb	r2, r3
100013c4:	4b0c      	ldr	r3, [pc, #48]	; (100013f8 <new_data_analog2Back+0x70>)
100013c6:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	resultC2  & 0xff; //lowbyte
100013c8:	4b0d      	ldr	r3, [pc, #52]	; (10001400 <new_data_analog2Back+0x78>)
100013ca:	881b      	ldrh	r3, [r3, #0]
100013cc:	b2da      	uxtb	r2, r3
100013ce:	4b0a      	ldr	r3, [pc, #40]	; (100013f8 <new_data_analog2Back+0x70>)
100013d0:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	resultD2 / 256; //highbyte
100013d2:	4b0c      	ldr	r3, [pc, #48]	; (10001404 <new_data_analog2Back+0x7c>)
100013d4:	881b      	ldrh	r3, [r3, #0]
100013d6:	0a1b      	lsrs	r3, r3, #8
100013d8:	b29b      	uxth	r3, r3
100013da:	b2da      	uxtb	r2, r3
100013dc:	4b06      	ldr	r3, [pc, #24]	; (100013f8 <new_data_analog2Back+0x70>)
100013de:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	resultD2  & 0xff; //lowbyte
100013e0:	4b08      	ldr	r3, [pc, #32]	; (10001404 <new_data_analog2Back+0x7c>)
100013e2:	881b      	ldrh	r3, [r3, #0]
100013e4:	b2da      	uxtb	r2, r3
100013e6:	4b04      	ldr	r3, [pc, #16]	; (100013f8 <new_data_analog2Back+0x70>)
100013e8:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
100013ea:	4b03      	ldr	r3, [pc, #12]	; (100013f8 <new_data_analog2Back+0x70>)
100013ec:	22ff      	movs	r2, #255	; 0xff
100013ee:	729a      	strb	r2, [r3, #10]
 }
100013f0:	46bd      	mov	sp, r7
100013f2:	bd80      	pop	{r7, pc}
100013f4:	20000550 	.word	0x20000550
100013f8:	20000804 	.word	0x20000804
100013fc:	20000836 	.word	0x20000836
10001400:	200007f6 	.word	0x200007f6
10001404:	20000820 	.word	0x20000820

10001408 <new_data_aktLichtBack>:
 //------------------------------------------------------

 void new_data_aktLichtBack(void) // ausgabe über rxd
 {
10001408:	b580      	push	{r7, lr}
1000140a:	af00      	add	r7, sp, #0
	 transmit_buf_size=11;
1000140c:	4b19      	ldr	r3, [pc, #100]	; (10001474 <new_data_aktLichtBack+0x6c>)
1000140e:	220b      	movs	r2, #11
10001410:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
10001412:	4b19      	ldr	r3, [pc, #100]	; (10001478 <new_data_aktLichtBack+0x70>)
10001414:	224c      	movs	r2, #76	; 0x4c
10001416:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
10001418:	4b17      	ldr	r3, [pc, #92]	; (10001478 <new_data_aktLichtBack+0x70>)
1000141a:	2249      	movs	r2, #73	; 0x49
1000141c:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
1000141e:	4b16      	ldr	r3, [pc, #88]	; (10001478 <new_data_aktLichtBack+0x70>)
10001420:	224e      	movs	r2, #78	; 0x4e
10001422:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
10001424:	4b15      	ldr	r3, [pc, #84]	; (1000147c <new_data_aktLichtBack+0x74>)
10001426:	781a      	ldrb	r2, [r3, #0]
10001428:	4b13      	ldr	r3, [pc, #76]	; (10001478 <new_data_aktLichtBack+0x70>)
1000142a:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
1000142c:	4b11      	ldr	r3, [pc, #68]	; (10001474 <new_data_aktLichtBack+0x6c>)
1000142e:	781a      	ldrb	r2, [r3, #0]
10001430:	4b11      	ldr	r3, [pc, #68]	; (10001478 <new_data_aktLichtBack+0x70>)
10001432:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_aktLichtBack;
10001434:	4b10      	ldr	r3, [pc, #64]	; (10001478 <new_data_aktLichtBack+0x70>)
10001436:	2266      	movs	r2, #102	; 0x66
10001438:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	dimAkt_Ww  / 256; //highbyte
1000143a:	4b11      	ldr	r3, [pc, #68]	; (10001480 <new_data_aktLichtBack+0x78>)
1000143c:	881b      	ldrh	r3, [r3, #0]
1000143e:	0a1b      	lsrs	r3, r3, #8
10001440:	b29b      	uxth	r3, r3
10001442:	b2da      	uxtb	r2, r3
10001444:	4b0c      	ldr	r3, [pc, #48]	; (10001478 <new_data_aktLichtBack+0x70>)
10001446:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	dimAkt_Ww  & 0xff; //lowbyte
10001448:	4b0d      	ldr	r3, [pc, #52]	; (10001480 <new_data_aktLichtBack+0x78>)
1000144a:	881b      	ldrh	r3, [r3, #0]
1000144c:	b2da      	uxtb	r2, r3
1000144e:	4b0a      	ldr	r3, [pc, #40]	; (10001478 <new_data_aktLichtBack+0x70>)
10001450:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	dimAkt_Cw / 256; //highbyte
10001452:	4b0c      	ldr	r3, [pc, #48]	; (10001484 <new_data_aktLichtBack+0x7c>)
10001454:	881b      	ldrh	r3, [r3, #0]
10001456:	0a1b      	lsrs	r3, r3, #8
10001458:	b29b      	uxth	r3, r3
1000145a:	b2da      	uxtb	r2, r3
1000145c:	4b06      	ldr	r3, [pc, #24]	; (10001478 <new_data_aktLichtBack+0x70>)
1000145e:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	dimAkt_Cw  & 0xff; //lowbyte
10001460:	4b08      	ldr	r3, [pc, #32]	; (10001484 <new_data_aktLichtBack+0x7c>)
10001462:	881b      	ldrh	r3, [r3, #0]
10001464:	b2da      	uxtb	r2, r3
10001466:	4b04      	ldr	r3, [pc, #16]	; (10001478 <new_data_aktLichtBack+0x70>)
10001468:	725a      	strb	r2, [r3, #9]
	 new_data[10]=command_codeEnd;
1000146a:	4b03      	ldr	r3, [pc, #12]	; (10001478 <new_data_aktLichtBack+0x70>)
1000146c:	22ff      	movs	r2, #255	; 0xff
1000146e:	729a      	strb	r2, [r3, #10]
 }
10001470:	46bd      	mov	sp, r7
10001472:	bd80      	pop	{r7, pc}
10001474:	20000550 	.word	0x20000550
10001478:	20000804 	.word	0x20000804
1000147c:	20000836 	.word	0x20000836
10001480:	200008ac 	.word	0x200008ac
10001484:	200008c0 	.word	0x200008c0

10001488 <new_data_offLichtBack>:
 //------------------------------------------------------

 void new_data_offLichtBack(void) // ausgabe über rxd
 {
10001488:	b580      	push	{r7, lr}
1000148a:	af00      	add	r7, sp, #0
	 transmit_buf_size=13;
1000148c:	4b1d      	ldr	r3, [pc, #116]	; (10001504 <new_data_offLichtBack+0x7c>)
1000148e:	220d      	movs	r2, #13
10001490:	701a      	strb	r2, [r3, #0]
	 new_data[0]=command_code01;
10001492:	4b1d      	ldr	r3, [pc, #116]	; (10001508 <new_data_offLichtBack+0x80>)
10001494:	224c      	movs	r2, #76	; 0x4c
10001496:	701a      	strb	r2, [r3, #0]
	 new_data[1]=command_code02;
10001498:	4b1b      	ldr	r3, [pc, #108]	; (10001508 <new_data_offLichtBack+0x80>)
1000149a:	2249      	movs	r2, #73	; 0x49
1000149c:	705a      	strb	r2, [r3, #1]
	 new_data[2]=command_code03;
1000149e:	4b1a      	ldr	r3, [pc, #104]	; (10001508 <new_data_offLichtBack+0x80>)
100014a0:	224e      	movs	r2, #78	; 0x4e
100014a2:	709a      	strb	r2, [r3, #2]
	 new_data[3]=node_id;
100014a4:	4b19      	ldr	r3, [pc, #100]	; (1000150c <new_data_offLichtBack+0x84>)
100014a6:	781a      	ldrb	r2, [r3, #0]
100014a8:	4b17      	ldr	r3, [pc, #92]	; (10001508 <new_data_offLichtBack+0x80>)
100014aa:	70da      	strb	r2, [r3, #3]
	 new_data[4]=transmit_buf_size;
100014ac:	4b15      	ldr	r3, [pc, #84]	; (10001504 <new_data_offLichtBack+0x7c>)
100014ae:	781a      	ldrb	r2, [r3, #0]
100014b0:	4b15      	ldr	r3, [pc, #84]	; (10001508 <new_data_offLichtBack+0x80>)
100014b2:	711a      	strb	r2, [r3, #4]
	 new_data[5]=command_offLichtBack;
100014b4:	4b14      	ldr	r3, [pc, #80]	; (10001508 <new_data_offLichtBack+0x80>)
100014b6:	2267      	movs	r2, #103	; 0x67
100014b8:	715a      	strb	r2, [r3, #5]
 	 new_data[6]= 	dimOff_Ww  / 256; //highbyte
100014ba:	4b15      	ldr	r3, [pc, #84]	; (10001510 <new_data_offLichtBack+0x88>)
100014bc:	881b      	ldrh	r3, [r3, #0]
100014be:	0a1b      	lsrs	r3, r3, #8
100014c0:	b29b      	uxth	r3, r3
100014c2:	b2da      	uxtb	r2, r3
100014c4:	4b10      	ldr	r3, [pc, #64]	; (10001508 <new_data_offLichtBack+0x80>)
100014c6:	719a      	strb	r2, [r3, #6]
 	 new_data[7]= 	dimOff_Ww  & 0xff; //lowbyte
100014c8:	4b11      	ldr	r3, [pc, #68]	; (10001510 <new_data_offLichtBack+0x88>)
100014ca:	881b      	ldrh	r3, [r3, #0]
100014cc:	b2da      	uxtb	r2, r3
100014ce:	4b0e      	ldr	r3, [pc, #56]	; (10001508 <new_data_offLichtBack+0x80>)
100014d0:	71da      	strb	r2, [r3, #7]
 	 new_data[8]= 	dimOff_Cw  / 256; //highbyte
100014d2:	4b10      	ldr	r3, [pc, #64]	; (10001514 <new_data_offLichtBack+0x8c>)
100014d4:	881b      	ldrh	r3, [r3, #0]
100014d6:	0a1b      	lsrs	r3, r3, #8
100014d8:	b29b      	uxth	r3, r3
100014da:	b2da      	uxtb	r2, r3
100014dc:	4b0a      	ldr	r3, [pc, #40]	; (10001508 <new_data_offLichtBack+0x80>)
100014de:	721a      	strb	r2, [r3, #8]
 	 new_data[9]= 	dimOff_Cw  & 0xff; //lowbyte
100014e0:	4b0c      	ldr	r3, [pc, #48]	; (10001514 <new_data_offLichtBack+0x8c>)
100014e2:	881b      	ldrh	r3, [r3, #0]
100014e4:	b2da      	uxtb	r2, r3
100014e6:	4b08      	ldr	r3, [pc, #32]	; (10001508 <new_data_offLichtBack+0x80>)
100014e8:	725a      	strb	r2, [r3, #9]
 	 new_data[10]= 	RegOnOff ; //
100014ea:	4b0b      	ldr	r3, [pc, #44]	; (10001518 <new_data_offLichtBack+0x90>)
100014ec:	781a      	ldrb	r2, [r3, #0]
100014ee:	4b06      	ldr	r3, [pc, #24]	; (10001508 <new_data_offLichtBack+0x80>)
100014f0:	729a      	strb	r2, [r3, #10]
 	 new_data[11]= 	RegOnOff2 ;
100014f2:	4b0a      	ldr	r3, [pc, #40]	; (1000151c <new_data_offLichtBack+0x94>)
100014f4:	781a      	ldrb	r2, [r3, #0]
100014f6:	4b04      	ldr	r3, [pc, #16]	; (10001508 <new_data_offLichtBack+0x80>)
100014f8:	72da      	strb	r2, [r3, #11]
	 new_data[12]=command_codeEnd;
100014fa:	4b03      	ldr	r3, [pc, #12]	; (10001508 <new_data_offLichtBack+0x80>)
100014fc:	22ff      	movs	r2, #255	; 0xff
100014fe:	731a      	strb	r2, [r3, #12]
 }
10001500:	46bd      	mov	sp, r7
10001502:	bd80      	pop	{r7, pc}
10001504:	20000550 	.word	0x20000550
10001508:	20000804 	.word	0x20000804
1000150c:	20000836 	.word	0x20000836
10001510:	20000900 	.word	0x20000900
10001514:	20000864 	.word	0x20000864
10001518:	2000085a 	.word	0x2000085a
1000151c:	20000818 	.word	0x20000818

10001520 <new_data_Bright_Color_Back>:
 //------------------------------------------------------

  void new_data_Bright_Color_Back(void) // ausgabe über rxd
  {
10001520:	b580      	push	{r7, lr}
10001522:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
10001524:	4b19      	ldr	r3, [pc, #100]	; (1000158c <new_data_Bright_Color_Back+0x6c>)
10001526:	220b      	movs	r2, #11
10001528:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
1000152a:	4b19      	ldr	r3, [pc, #100]	; (10001590 <new_data_Bright_Color_Back+0x70>)
1000152c:	224c      	movs	r2, #76	; 0x4c
1000152e:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
10001530:	4b17      	ldr	r3, [pc, #92]	; (10001590 <new_data_Bright_Color_Back+0x70>)
10001532:	2249      	movs	r2, #73	; 0x49
10001534:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
10001536:	4b16      	ldr	r3, [pc, #88]	; (10001590 <new_data_Bright_Color_Back+0x70>)
10001538:	224e      	movs	r2, #78	; 0x4e
1000153a:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
1000153c:	4b15      	ldr	r3, [pc, #84]	; (10001594 <new_data_Bright_Color_Back+0x74>)
1000153e:	781a      	ldrb	r2, [r3, #0]
10001540:	4b13      	ldr	r3, [pc, #76]	; (10001590 <new_data_Bright_Color_Back+0x70>)
10001542:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
10001544:	4b11      	ldr	r3, [pc, #68]	; (1000158c <new_data_Bright_Color_Back+0x6c>)
10001546:	781a      	ldrb	r2, [r3, #0]
10001548:	4b11      	ldr	r3, [pc, #68]	; (10001590 <new_data_Bright_Color_Back+0x70>)
1000154a:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_Bright_Color_Back;
1000154c:	4b10      	ldr	r3, [pc, #64]	; (10001590 <new_data_Bright_Color_Back+0x70>)
1000154e:	2268      	movs	r2, #104	; 0x68
10001550:	715a      	strb	r2, [r3, #5]
  	 new_data[6]= 	Brightness_Gen  / 256; //highbyte
10001552:	4b11      	ldr	r3, [pc, #68]	; (10001598 <new_data_Bright_Color_Back+0x78>)
10001554:	881b      	ldrh	r3, [r3, #0]
10001556:	0a1b      	lsrs	r3, r3, #8
10001558:	b29b      	uxth	r3, r3
1000155a:	b2da      	uxtb	r2, r3
1000155c:	4b0c      	ldr	r3, [pc, #48]	; (10001590 <new_data_Bright_Color_Back+0x70>)
1000155e:	719a      	strb	r2, [r3, #6]
  	 new_data[7]= 	Brightness_Gen  & 0xff; //lowbyte
10001560:	4b0d      	ldr	r3, [pc, #52]	; (10001598 <new_data_Bright_Color_Back+0x78>)
10001562:	881b      	ldrh	r3, [r3, #0]
10001564:	b2da      	uxtb	r2, r3
10001566:	4b0a      	ldr	r3, [pc, #40]	; (10001590 <new_data_Bright_Color_Back+0x70>)
10001568:	71da      	strb	r2, [r3, #7]
  	 new_data[8]= 	ColorQuot_Gen / 256; //highbyte
1000156a:	4b0c      	ldr	r3, [pc, #48]	; (1000159c <new_data_Bright_Color_Back+0x7c>)
1000156c:	881b      	ldrh	r3, [r3, #0]
1000156e:	0a1b      	lsrs	r3, r3, #8
10001570:	b29b      	uxth	r3, r3
10001572:	b2da      	uxtb	r2, r3
10001574:	4b06      	ldr	r3, [pc, #24]	; (10001590 <new_data_Bright_Color_Back+0x70>)
10001576:	721a      	strb	r2, [r3, #8]
  	 new_data[9]= 	ColorQuot_Gen  & 0xff; //lowbyte
10001578:	4b08      	ldr	r3, [pc, #32]	; (1000159c <new_data_Bright_Color_Back+0x7c>)
1000157a:	881b      	ldrh	r3, [r3, #0]
1000157c:	b2da      	uxtb	r2, r3
1000157e:	4b04      	ldr	r3, [pc, #16]	; (10001590 <new_data_Bright_Color_Back+0x70>)
10001580:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
10001582:	4b03      	ldr	r3, [pc, #12]	; (10001590 <new_data_Bright_Color_Back+0x70>)
10001584:	22ff      	movs	r2, #255	; 0xff
10001586:	729a      	strb	r2, [r3, #10]
  }
10001588:	46bd      	mov	sp, r7
1000158a:	bd80      	pop	{r7, pc}
1000158c:	20000550 	.word	0x20000550
10001590:	20000804 	.word	0x20000804
10001594:	20000836 	.word	0x20000836
10001598:	2000054c 	.word	0x2000054c
1000159c:	2000054e 	.word	0x2000054e

100015a0 <new_data_Quot_Walk_Back>:
  //------------------------------------------------------

  void new_data_Quot_Walk_Back(void) // ausgabe über rxd
  {
100015a0:	b580      	push	{r7, lr}
100015a2:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
100015a4:	4b19      	ldr	r3, [pc, #100]	; (1000160c <new_data_Quot_Walk_Back+0x6c>)
100015a6:	220b      	movs	r2, #11
100015a8:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
100015aa:	4b19      	ldr	r3, [pc, #100]	; (10001610 <new_data_Quot_Walk_Back+0x70>)
100015ac:	224c      	movs	r2, #76	; 0x4c
100015ae:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
100015b0:	4b17      	ldr	r3, [pc, #92]	; (10001610 <new_data_Quot_Walk_Back+0x70>)
100015b2:	2249      	movs	r2, #73	; 0x49
100015b4:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
100015b6:	4b16      	ldr	r3, [pc, #88]	; (10001610 <new_data_Quot_Walk_Back+0x70>)
100015b8:	224e      	movs	r2, #78	; 0x4e
100015ba:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
100015bc:	4b15      	ldr	r3, [pc, #84]	; (10001614 <new_data_Quot_Walk_Back+0x74>)
100015be:	781a      	ldrb	r2, [r3, #0]
100015c0:	4b13      	ldr	r3, [pc, #76]	; (10001610 <new_data_Quot_Walk_Back+0x70>)
100015c2:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
100015c4:	4b11      	ldr	r3, [pc, #68]	; (1000160c <new_data_Quot_Walk_Back+0x6c>)
100015c6:	781a      	ldrb	r2, [r3, #0]
100015c8:	4b11      	ldr	r3, [pc, #68]	; (10001610 <new_data_Quot_Walk_Back+0x70>)
100015ca:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_Quot_Walk_Back;
100015cc:	4b10      	ldr	r3, [pc, #64]	; (10001610 <new_data_Quot_Walk_Back+0x70>)
100015ce:	2269      	movs	r2, #105	; 0x69
100015d0:	715a      	strb	r2, [r3, #5]
  	 new_data[6]= 	linearwalk_gen  / 256; //highbyte
100015d2:	4b11      	ldr	r3, [pc, #68]	; (10001618 <new_data_Quot_Walk_Back+0x78>)
100015d4:	881b      	ldrh	r3, [r3, #0]
100015d6:	0a1b      	lsrs	r3, r3, #8
100015d8:	b29b      	uxth	r3, r3
100015da:	b2da      	uxtb	r2, r3
100015dc:	4b0c      	ldr	r3, [pc, #48]	; (10001610 <new_data_Quot_Walk_Back+0x70>)
100015de:	719a      	strb	r2, [r3, #6]
  	 new_data[7]= 	linearwalk_gen  & 0xff; //lowbyte
100015e0:	4b0d      	ldr	r3, [pc, #52]	; (10001618 <new_data_Quot_Walk_Back+0x78>)
100015e2:	881b      	ldrh	r3, [r3, #0]
100015e4:	b2da      	uxtb	r2, r3
100015e6:	4b0a      	ldr	r3, [pc, #40]	; (10001610 <new_data_Quot_Walk_Back+0x70>)
100015e8:	71da      	strb	r2, [r3, #7]
  	 new_data[8]= 	Farbe_wwcw_Quot_gen / 256; //highbyte
100015ea:	4b0c      	ldr	r3, [pc, #48]	; (1000161c <new_data_Quot_Walk_Back+0x7c>)
100015ec:	881b      	ldrh	r3, [r3, #0]
100015ee:	0a1b      	lsrs	r3, r3, #8
100015f0:	b29b      	uxth	r3, r3
100015f2:	b2da      	uxtb	r2, r3
100015f4:	4b06      	ldr	r3, [pc, #24]	; (10001610 <new_data_Quot_Walk_Back+0x70>)
100015f6:	721a      	strb	r2, [r3, #8]
  	 new_data[9]= 	Farbe_wwcw_Quot_gen  & 0xff; //lowbyte
100015f8:	4b08      	ldr	r3, [pc, #32]	; (1000161c <new_data_Quot_Walk_Back+0x7c>)
100015fa:	881b      	ldrh	r3, [r3, #0]
100015fc:	b2da      	uxtb	r2, r3
100015fe:	4b04      	ldr	r3, [pc, #16]	; (10001610 <new_data_Quot_Walk_Back+0x70>)
10001600:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
10001602:	4b03      	ldr	r3, [pc, #12]	; (10001610 <new_data_Quot_Walk_Back+0x70>)
10001604:	22ff      	movs	r2, #255	; 0xff
10001606:	729a      	strb	r2, [r3, #10]
  }
10001608:	46bd      	mov	sp, r7
1000160a:	bd80      	pop	{r7, pc}
1000160c:	20000550 	.word	0x20000550
10001610:	20000804 	.word	0x20000804
10001614:	20000836 	.word	0x20000836
10001618:	2000054a 	.word	0x2000054a
1000161c:	200008a0 	.word	0x200008a0

10001620 <new_data_HalloBack>:
 //------------------------------------------

  void new_data_HalloBack(void) // ausgabe über rxd
  {
10001620:	b580      	push	{r7, lr}
10001622:	af00      	add	r7, sp, #0
 	 transmit_buf_size=11;
10001624:	4b13      	ldr	r3, [pc, #76]	; (10001674 <new_data_HalloBack+0x54>)
10001626:	220b      	movs	r2, #11
10001628:	701a      	strb	r2, [r3, #0]
 	 new_data[0]=command_code01;
1000162a:	4b13      	ldr	r3, [pc, #76]	; (10001678 <new_data_HalloBack+0x58>)
1000162c:	224c      	movs	r2, #76	; 0x4c
1000162e:	701a      	strb	r2, [r3, #0]
 	 new_data[1]=command_code02;
10001630:	4b11      	ldr	r3, [pc, #68]	; (10001678 <new_data_HalloBack+0x58>)
10001632:	2249      	movs	r2, #73	; 0x49
10001634:	705a      	strb	r2, [r3, #1]
 	 new_data[2]=command_code03;
10001636:	4b10      	ldr	r3, [pc, #64]	; (10001678 <new_data_HalloBack+0x58>)
10001638:	224e      	movs	r2, #78	; 0x4e
1000163a:	709a      	strb	r2, [r3, #2]
 	 new_data[3]=node_id;
1000163c:	4b0f      	ldr	r3, [pc, #60]	; (1000167c <new_data_HalloBack+0x5c>)
1000163e:	781a      	ldrb	r2, [r3, #0]
10001640:	4b0d      	ldr	r3, [pc, #52]	; (10001678 <new_data_HalloBack+0x58>)
10001642:	70da      	strb	r2, [r3, #3]
 	 new_data[4]=transmit_buf_size;
10001644:	4b0b      	ldr	r3, [pc, #44]	; (10001674 <new_data_HalloBack+0x54>)
10001646:	781a      	ldrb	r2, [r3, #0]
10001648:	4b0b      	ldr	r3, [pc, #44]	; (10001678 <new_data_HalloBack+0x58>)
1000164a:	711a      	strb	r2, [r3, #4]
 	 new_data[5]=command_HalloBack;
1000164c:	4b0a      	ldr	r3, [pc, #40]	; (10001678 <new_data_HalloBack+0x58>)
1000164e:	226a      	movs	r2, #106	; 0x6a
10001650:	715a      	strb	r2, [r3, #5]
 	 new_data[6]='o';
10001652:	4b09      	ldr	r3, [pc, #36]	; (10001678 <new_data_HalloBack+0x58>)
10001654:	226f      	movs	r2, #111	; 0x6f
10001656:	719a      	strb	r2, [r3, #6]
 	 new_data[7]='k';
10001658:	4b07      	ldr	r3, [pc, #28]	; (10001678 <new_data_HalloBack+0x58>)
1000165a:	226b      	movs	r2, #107	; 0x6b
1000165c:	71da      	strb	r2, [r3, #7]
 	 new_data[8]='o';
1000165e:	4b06      	ldr	r3, [pc, #24]	; (10001678 <new_data_HalloBack+0x58>)
10001660:	226f      	movs	r2, #111	; 0x6f
10001662:	721a      	strb	r2, [r3, #8]
 	 new_data[9]='k';
10001664:	4b04      	ldr	r3, [pc, #16]	; (10001678 <new_data_HalloBack+0x58>)
10001666:	226b      	movs	r2, #107	; 0x6b
10001668:	725a      	strb	r2, [r3, #9]
 	 new_data[10]=command_codeEnd;
1000166a:	4b03      	ldr	r3, [pc, #12]	; (10001678 <new_data_HalloBack+0x58>)
1000166c:	22ff      	movs	r2, #255	; 0xff
1000166e:	729a      	strb	r2, [r3, #10]
  }
10001670:	46bd      	mov	sp, r7
10001672:	bd80      	pop	{r7, pc}
10001674:	20000550 	.word	0x20000550
10001678:	20000804 	.word	0x20000804
1000167c:	20000836 	.word	0x20000836

10001680 <new_data_neuNodeIdBack>:
  //------------------------------------------------------
   void new_data_neuNodeIdBack(void) // ausgabe über rxd
   {
10001680:	b580      	push	{r7, lr}
10001682:	af00      	add	r7, sp, #0
  	 transmit_buf_size=12;
10001684:	4b1b      	ldr	r3, [pc, #108]	; (100016f4 <new_data_neuNodeIdBack+0x74>)
10001686:	220c      	movs	r2, #12
10001688:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
1000168a:	4b1b      	ldr	r3, [pc, #108]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
1000168c:	224c      	movs	r2, #76	; 0x4c
1000168e:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
10001690:	4b19      	ldr	r3, [pc, #100]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
10001692:	2249      	movs	r2, #73	; 0x49
10001694:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
10001696:	4b18      	ldr	r3, [pc, #96]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
10001698:	224e      	movs	r2, #78	; 0x4e
1000169a:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
1000169c:	4b17      	ldr	r3, [pc, #92]	; (100016fc <new_data_neuNodeIdBack+0x7c>)
1000169e:	781a      	ldrb	r2, [r3, #0]
100016a0:	4b15      	ldr	r3, [pc, #84]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
100016a2:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
100016a4:	4b13      	ldr	r3, [pc, #76]	; (100016f4 <new_data_neuNodeIdBack+0x74>)
100016a6:	781a      	ldrb	r2, [r3, #0]
100016a8:	4b13      	ldr	r3, [pc, #76]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
100016aa:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_neuNodeIdBack;
100016ac:	4b12      	ldr	r3, [pc, #72]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
100016ae:	226b      	movs	r2, #107	; 0x6b
100016b0:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	node_id_neu; //highbyte
100016b2:	4b13      	ldr	r3, [pc, #76]	; (10001700 <new_data_neuNodeIdBack+0x80>)
100016b4:	781a      	ldrb	r2, [r3, #0]
100016b6:	4b10      	ldr	r3, [pc, #64]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
100016b8:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	Ser_NrH  / 0x100; //highbyte
100016ba:	4b12      	ldr	r3, [pc, #72]	; (10001704 <new_data_neuNodeIdBack+0x84>)
100016bc:	881b      	ldrh	r3, [r3, #0]
100016be:	0a1b      	lsrs	r3, r3, #8
100016c0:	b29b      	uxth	r3, r3
100016c2:	b2da      	uxtb	r2, r3
100016c4:	4b0c      	ldr	r3, [pc, #48]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
100016c6:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrH  & 0xff; //lowbyte
100016c8:	4b0e      	ldr	r3, [pc, #56]	; (10001704 <new_data_neuNodeIdBack+0x84>)
100016ca:	881b      	ldrh	r3, [r3, #0]
100016cc:	b2da      	uxtb	r2, r3
100016ce:	4b0a      	ldr	r3, [pc, #40]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
100016d0:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrL  / 0x100; //highbyte
100016d2:	4b0d      	ldr	r3, [pc, #52]	; (10001708 <new_data_neuNodeIdBack+0x88>)
100016d4:	881b      	ldrh	r3, [r3, #0]
100016d6:	0a1b      	lsrs	r3, r3, #8
100016d8:	b29b      	uxth	r3, r3
100016da:	b2da      	uxtb	r2, r3
100016dc:	4b06      	ldr	r3, [pc, #24]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
100016de:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrL  & 0xff; //lowbyte
100016e0:	4b09      	ldr	r3, [pc, #36]	; (10001708 <new_data_neuNodeIdBack+0x88>)
100016e2:	881b      	ldrh	r3, [r3, #0]
100016e4:	b2da      	uxtb	r2, r3
100016e6:	4b04      	ldr	r3, [pc, #16]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
100016e8:	729a      	strb	r2, [r3, #10]
  	 new_data[11]=command_codeEnd;
100016ea:	4b03      	ldr	r3, [pc, #12]	; (100016f8 <new_data_neuNodeIdBack+0x78>)
100016ec:	22ff      	movs	r2, #255	; 0xff
100016ee:	72da      	strb	r2, [r3, #11]
   }
100016f0:	46bd      	mov	sp, r7
100016f2:	bd80      	pop	{r7, pc}
100016f4:	20000550 	.word	0x20000550
100016f8:	20000804 	.word	0x20000804
100016fc:	20000836 	.word	0x20000836
10001700:	200007ca 	.word	0x200007ca
10001704:	20000830 	.word	0x20000830
10001708:	200008a8 	.word	0x200008a8

1000170c <new_data_neuSerNrBack>:
   //------------------------------------------------------

   void new_data_neuSerNrBack(void) // ausgabe über rxd
   {
1000170c:	b580      	push	{r7, lr}
1000170e:	af00      	add	r7, sp, #0
  	 transmit_buf_size=15;
10001710:	4b25      	ldr	r3, [pc, #148]	; (100017a8 <new_data_neuSerNrBack+0x9c>)
10001712:	220f      	movs	r2, #15
10001714:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
10001716:	4b25      	ldr	r3, [pc, #148]	; (100017ac <new_data_neuSerNrBack+0xa0>)
10001718:	224c      	movs	r2, #76	; 0x4c
1000171a:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
1000171c:	4b23      	ldr	r3, [pc, #140]	; (100017ac <new_data_neuSerNrBack+0xa0>)
1000171e:	2249      	movs	r2, #73	; 0x49
10001720:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
10001722:	4b22      	ldr	r3, [pc, #136]	; (100017ac <new_data_neuSerNrBack+0xa0>)
10001724:	224e      	movs	r2, #78	; 0x4e
10001726:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
10001728:	4b21      	ldr	r3, [pc, #132]	; (100017b0 <new_data_neuSerNrBack+0xa4>)
1000172a:	781a      	ldrb	r2, [r3, #0]
1000172c:	4b1f      	ldr	r3, [pc, #124]	; (100017ac <new_data_neuSerNrBack+0xa0>)
1000172e:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
10001730:	4b1d      	ldr	r3, [pc, #116]	; (100017a8 <new_data_neuSerNrBack+0x9c>)
10001732:	781a      	ldrb	r2, [r3, #0]
10001734:	4b1d      	ldr	r3, [pc, #116]	; (100017ac <new_data_neuSerNrBack+0xa0>)
10001736:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_neuSerNrBack;
10001738:	4b1c      	ldr	r3, [pc, #112]	; (100017ac <new_data_neuSerNrBack+0xa0>)
1000173a:	226c      	movs	r2, #108	; 0x6c
1000173c:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	neu_Ser_NrH  / 0x100; //highbyte
1000173e:	4b1d      	ldr	r3, [pc, #116]	; (100017b4 <new_data_neuSerNrBack+0xa8>)
10001740:	881b      	ldrh	r3, [r3, #0]
10001742:	0a1b      	lsrs	r3, r3, #8
10001744:	b29b      	uxth	r3, r3
10001746:	b2da      	uxtb	r2, r3
10001748:	4b18      	ldr	r3, [pc, #96]	; (100017ac <new_data_neuSerNrBack+0xa0>)
1000174a:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	neu_Ser_NrH  & 0xff; //highbyte
1000174c:	4b19      	ldr	r3, [pc, #100]	; (100017b4 <new_data_neuSerNrBack+0xa8>)
1000174e:	881b      	ldrh	r3, [r3, #0]
10001750:	b2da      	uxtb	r2, r3
10001752:	4b16      	ldr	r3, [pc, #88]	; (100017ac <new_data_neuSerNrBack+0xa0>)
10001754:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	neu_Ser_NrL  / 0x100; //highbyte
10001756:	4b18      	ldr	r3, [pc, #96]	; (100017b8 <new_data_neuSerNrBack+0xac>)
10001758:	881b      	ldrh	r3, [r3, #0]
1000175a:	0a1b      	lsrs	r3, r3, #8
1000175c:	b29b      	uxth	r3, r3
1000175e:	b2da      	uxtb	r2, r3
10001760:	4b12      	ldr	r3, [pc, #72]	; (100017ac <new_data_neuSerNrBack+0xa0>)
10001762:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	neu_Ser_NrL  & 0xff; //lowbyte
10001764:	4b14      	ldr	r3, [pc, #80]	; (100017b8 <new_data_neuSerNrBack+0xac>)
10001766:	881b      	ldrh	r3, [r3, #0]
10001768:	b2da      	uxtb	r2, r3
1000176a:	4b10      	ldr	r3, [pc, #64]	; (100017ac <new_data_neuSerNrBack+0xa0>)
1000176c:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrH  / 0x100; //highbyte
1000176e:	4b13      	ldr	r3, [pc, #76]	; (100017bc <new_data_neuSerNrBack+0xb0>)
10001770:	881b      	ldrh	r3, [r3, #0]
10001772:	0a1b      	lsrs	r3, r3, #8
10001774:	b29b      	uxth	r3, r3
10001776:	b2da      	uxtb	r2, r3
10001778:	4b0c      	ldr	r3, [pc, #48]	; (100017ac <new_data_neuSerNrBack+0xa0>)
1000177a:	729a      	strb	r2, [r3, #10]
   	 new_data[11]= 	Ser_NrH  & 0xff; //highbyte
1000177c:	4b0f      	ldr	r3, [pc, #60]	; (100017bc <new_data_neuSerNrBack+0xb0>)
1000177e:	881b      	ldrh	r3, [r3, #0]
10001780:	b2da      	uxtb	r2, r3
10001782:	4b0a      	ldr	r3, [pc, #40]	; (100017ac <new_data_neuSerNrBack+0xa0>)
10001784:	72da      	strb	r2, [r3, #11]
   	 new_data[12]= 	Ser_NrL  / 0x100; //highbyte
10001786:	4b0e      	ldr	r3, [pc, #56]	; (100017c0 <new_data_neuSerNrBack+0xb4>)
10001788:	881b      	ldrh	r3, [r3, #0]
1000178a:	0a1b      	lsrs	r3, r3, #8
1000178c:	b29b      	uxth	r3, r3
1000178e:	b2da      	uxtb	r2, r3
10001790:	4b06      	ldr	r3, [pc, #24]	; (100017ac <new_data_neuSerNrBack+0xa0>)
10001792:	731a      	strb	r2, [r3, #12]
   	 new_data[13]= 	Ser_NrL  & 0xff; //lowbyte
10001794:	4b0a      	ldr	r3, [pc, #40]	; (100017c0 <new_data_neuSerNrBack+0xb4>)
10001796:	881b      	ldrh	r3, [r3, #0]
10001798:	b2da      	uxtb	r2, r3
1000179a:	4b04      	ldr	r3, [pc, #16]	; (100017ac <new_data_neuSerNrBack+0xa0>)
1000179c:	735a      	strb	r2, [r3, #13]
  	 new_data[14]=command_codeEnd;
1000179e:	4b03      	ldr	r3, [pc, #12]	; (100017ac <new_data_neuSerNrBack+0xa0>)
100017a0:	22ff      	movs	r2, #255	; 0xff
100017a2:	739a      	strb	r2, [r3, #14]
   }
100017a4:	46bd      	mov	sp, r7
100017a6:	bd80      	pop	{r7, pc}
100017a8:	20000550 	.word	0x20000550
100017ac:	20000804 	.word	0x20000804
100017b0:	20000836 	.word	0x20000836
100017b4:	20000816 	.word	0x20000816
100017b8:	20000904 	.word	0x20000904
100017bc:	20000830 	.word	0x20000830
100017c0:	200008a8 	.word	0x200008a8

100017c4 <new_data_NodeIdBack>:
   //------------------------------------------------------

   void new_data_NodeIdBack(void) // ausgabe über rxd
   {
100017c4:	b580      	push	{r7, lr}
100017c6:	af00      	add	r7, sp, #0
  	 transmit_buf_size=13;
100017c8:	4b1d      	ldr	r3, [pc, #116]	; (10001840 <new_data_NodeIdBack+0x7c>)
100017ca:	220d      	movs	r2, #13
100017cc:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
100017ce:	4b1d      	ldr	r3, [pc, #116]	; (10001844 <new_data_NodeIdBack+0x80>)
100017d0:	224c      	movs	r2, #76	; 0x4c
100017d2:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
100017d4:	4b1b      	ldr	r3, [pc, #108]	; (10001844 <new_data_NodeIdBack+0x80>)
100017d6:	2249      	movs	r2, #73	; 0x49
100017d8:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
100017da:	4b1a      	ldr	r3, [pc, #104]	; (10001844 <new_data_NodeIdBack+0x80>)
100017dc:	224e      	movs	r2, #78	; 0x4e
100017de:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
100017e0:	4b19      	ldr	r3, [pc, #100]	; (10001848 <new_data_NodeIdBack+0x84>)
100017e2:	781a      	ldrb	r2, [r3, #0]
100017e4:	4b17      	ldr	r3, [pc, #92]	; (10001844 <new_data_NodeIdBack+0x80>)
100017e6:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
100017e8:	4b15      	ldr	r3, [pc, #84]	; (10001840 <new_data_NodeIdBack+0x7c>)
100017ea:	781a      	ldrb	r2, [r3, #0]
100017ec:	4b15      	ldr	r3, [pc, #84]	; (10001844 <new_data_NodeIdBack+0x80>)
100017ee:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_NodeIdBack;
100017f0:	4b14      	ldr	r3, [pc, #80]	; (10001844 <new_data_NodeIdBack+0x80>)
100017f2:	226d      	movs	r2, #109	; 0x6d
100017f4:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	node_id_alt ; // alte node_id_eeprom
100017f6:	4b15      	ldr	r3, [pc, #84]	; (1000184c <new_data_NodeIdBack+0x88>)
100017f8:	781a      	ldrb	r2, [r3, #0]
100017fa:	4b12      	ldr	r3, [pc, #72]	; (10001844 <new_data_NodeIdBack+0x80>)
100017fc:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	node_id; // node_id_eeprom
100017fe:	4b12      	ldr	r3, [pc, #72]	; (10001848 <new_data_NodeIdBack+0x84>)
10001800:	781a      	ldrb	r2, [r3, #0]
10001802:	4b10      	ldr	r3, [pc, #64]	; (10001844 <new_data_NodeIdBack+0x80>)
10001804:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrH  / 0x100; //highbyte
10001806:	4b12      	ldr	r3, [pc, #72]	; (10001850 <new_data_NodeIdBack+0x8c>)
10001808:	881b      	ldrh	r3, [r3, #0]
1000180a:	0a1b      	lsrs	r3, r3, #8
1000180c:	b29b      	uxth	r3, r3
1000180e:	b2da      	uxtb	r2, r3
10001810:	4b0c      	ldr	r3, [pc, #48]	; (10001844 <new_data_NodeIdBack+0x80>)
10001812:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrH  & 0xff; //highbyte
10001814:	4b0e      	ldr	r3, [pc, #56]	; (10001850 <new_data_NodeIdBack+0x8c>)
10001816:	881b      	ldrh	r3, [r3, #0]
10001818:	b2da      	uxtb	r2, r3
1000181a:	4b0a      	ldr	r3, [pc, #40]	; (10001844 <new_data_NodeIdBack+0x80>)
1000181c:	725a      	strb	r2, [r3, #9]
   	 new_data[10]= 	Ser_NrL  / 0x100; //highbyte
1000181e:	4b0d      	ldr	r3, [pc, #52]	; (10001854 <new_data_NodeIdBack+0x90>)
10001820:	881b      	ldrh	r3, [r3, #0]
10001822:	0a1b      	lsrs	r3, r3, #8
10001824:	b29b      	uxth	r3, r3
10001826:	b2da      	uxtb	r2, r3
10001828:	4b06      	ldr	r3, [pc, #24]	; (10001844 <new_data_NodeIdBack+0x80>)
1000182a:	729a      	strb	r2, [r3, #10]
   	 new_data[11]= 	Ser_NrL  & 0xff; //lowbyte
1000182c:	4b09      	ldr	r3, [pc, #36]	; (10001854 <new_data_NodeIdBack+0x90>)
1000182e:	881b      	ldrh	r3, [r3, #0]
10001830:	b2da      	uxtb	r2, r3
10001832:	4b04      	ldr	r3, [pc, #16]	; (10001844 <new_data_NodeIdBack+0x80>)
10001834:	72da      	strb	r2, [r3, #11]
  	 new_data[12]=command_codeEnd;
10001836:	4b03      	ldr	r3, [pc, #12]	; (10001844 <new_data_NodeIdBack+0x80>)
10001838:	22ff      	movs	r2, #255	; 0xff
1000183a:	731a      	strb	r2, [r3, #12]
   }
1000183c:	46bd      	mov	sp, r7
1000183e:	bd80      	pop	{r7, pc}
10001840:	20000550 	.word	0x20000550
10001844:	20000804 	.word	0x20000804
10001848:	20000836 	.word	0x20000836
1000184c:	20000844 	.word	0x20000844
10001850:	20000830 	.word	0x20000830
10001854:	200008a8 	.word	0x200008a8

10001858 <new_data_SerNrBack>:

   //------------------------------------------------------

   void new_data_SerNrBack(void) // ausgabe über rxd
   {
10001858:	b580      	push	{r7, lr}
1000185a:	af00      	add	r7, sp, #0
  	 transmit_buf_size=11;
1000185c:	4b19      	ldr	r3, [pc, #100]	; (100018c4 <new_data_SerNrBack+0x6c>)
1000185e:	220b      	movs	r2, #11
10001860:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
10001862:	4b19      	ldr	r3, [pc, #100]	; (100018c8 <new_data_SerNrBack+0x70>)
10001864:	224c      	movs	r2, #76	; 0x4c
10001866:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
10001868:	4b17      	ldr	r3, [pc, #92]	; (100018c8 <new_data_SerNrBack+0x70>)
1000186a:	2249      	movs	r2, #73	; 0x49
1000186c:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
1000186e:	4b16      	ldr	r3, [pc, #88]	; (100018c8 <new_data_SerNrBack+0x70>)
10001870:	224e      	movs	r2, #78	; 0x4e
10001872:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
10001874:	4b15      	ldr	r3, [pc, #84]	; (100018cc <new_data_SerNrBack+0x74>)
10001876:	781a      	ldrb	r2, [r3, #0]
10001878:	4b13      	ldr	r3, [pc, #76]	; (100018c8 <new_data_SerNrBack+0x70>)
1000187a:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
1000187c:	4b11      	ldr	r3, [pc, #68]	; (100018c4 <new_data_SerNrBack+0x6c>)
1000187e:	781a      	ldrb	r2, [r3, #0]
10001880:	4b11      	ldr	r3, [pc, #68]	; (100018c8 <new_data_SerNrBack+0x70>)
10001882:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_SerNrBack;
10001884:	4b10      	ldr	r3, [pc, #64]	; (100018c8 <new_data_SerNrBack+0x70>)
10001886:	226e      	movs	r2, #110	; 0x6e
10001888:	715a      	strb	r2, [r3, #5]
   	 new_data[6]= 	Ser_NrH  / 0x100; //highbyte
1000188a:	4b11      	ldr	r3, [pc, #68]	; (100018d0 <new_data_SerNrBack+0x78>)
1000188c:	881b      	ldrh	r3, [r3, #0]
1000188e:	0a1b      	lsrs	r3, r3, #8
10001890:	b29b      	uxth	r3, r3
10001892:	b2da      	uxtb	r2, r3
10001894:	4b0c      	ldr	r3, [pc, #48]	; (100018c8 <new_data_SerNrBack+0x70>)
10001896:	719a      	strb	r2, [r3, #6]
   	 new_data[7]= 	Ser_NrH  & 0xff; //lowbyte
10001898:	4b0d      	ldr	r3, [pc, #52]	; (100018d0 <new_data_SerNrBack+0x78>)
1000189a:	881b      	ldrh	r3, [r3, #0]
1000189c:	b2da      	uxtb	r2, r3
1000189e:	4b0a      	ldr	r3, [pc, #40]	; (100018c8 <new_data_SerNrBack+0x70>)
100018a0:	71da      	strb	r2, [r3, #7]
   	 new_data[8]= 	Ser_NrL  / 0x100; //highbyte
100018a2:	4b0c      	ldr	r3, [pc, #48]	; (100018d4 <new_data_SerNrBack+0x7c>)
100018a4:	881b      	ldrh	r3, [r3, #0]
100018a6:	0a1b      	lsrs	r3, r3, #8
100018a8:	b29b      	uxth	r3, r3
100018aa:	b2da      	uxtb	r2, r3
100018ac:	4b06      	ldr	r3, [pc, #24]	; (100018c8 <new_data_SerNrBack+0x70>)
100018ae:	721a      	strb	r2, [r3, #8]
   	 new_data[9]= 	Ser_NrL  & 0xff; //lowbyte
100018b0:	4b08      	ldr	r3, [pc, #32]	; (100018d4 <new_data_SerNrBack+0x7c>)
100018b2:	881b      	ldrh	r3, [r3, #0]
100018b4:	b2da      	uxtb	r2, r3
100018b6:	4b04      	ldr	r3, [pc, #16]	; (100018c8 <new_data_SerNrBack+0x70>)
100018b8:	725a      	strb	r2, [r3, #9]
  	 new_data[10]=command_codeEnd;
100018ba:	4b03      	ldr	r3, [pc, #12]	; (100018c8 <new_data_SerNrBack+0x70>)
100018bc:	22ff      	movs	r2, #255	; 0xff
100018be:	729a      	strb	r2, [r3, #10]
   }
100018c0:	46bd      	mov	sp, r7
100018c2:	bd80      	pop	{r7, pc}
100018c4:	20000550 	.word	0x20000550
100018c8:	20000804 	.word	0x20000804
100018cc:	20000836 	.word	0x20000836
100018d0:	20000830 	.word	0x20000830
100018d4:	200008a8 	.word	0x200008a8

100018d8 <new_data_readbuff2Back>:
   //-------------------------------------
   void new_data_readbuff2Back(void) // ausgabe über rxd
   {
100018d8:	b580      	push	{r7, lr}
100018da:	af00      	add	r7, sp, #0
  	 transmit_buf_size=24;
100018dc:	4b2f      	ldr	r3, [pc, #188]	; (1000199c <new_data_readbuff2Back+0xc4>)
100018de:	2218      	movs	r2, #24
100018e0:	701a      	strb	r2, [r3, #0]
  	 new_data[0]=command_code01;
100018e2:	4b2f      	ldr	r3, [pc, #188]	; (100019a0 <new_data_readbuff2Back+0xc8>)
100018e4:	224c      	movs	r2, #76	; 0x4c
100018e6:	701a      	strb	r2, [r3, #0]
  	 new_data[1]=command_code02;
100018e8:	4b2d      	ldr	r3, [pc, #180]	; (100019a0 <new_data_readbuff2Back+0xc8>)
100018ea:	2249      	movs	r2, #73	; 0x49
100018ec:	705a      	strb	r2, [r3, #1]
  	 new_data[2]=command_code03;
100018ee:	4b2c      	ldr	r3, [pc, #176]	; (100019a0 <new_data_readbuff2Back+0xc8>)
100018f0:	224e      	movs	r2, #78	; 0x4e
100018f2:	709a      	strb	r2, [r3, #2]
  	 new_data[3]=node_id;
100018f4:	4b2b      	ldr	r3, [pc, #172]	; (100019a4 <new_data_readbuff2Back+0xcc>)
100018f6:	781a      	ldrb	r2, [r3, #0]
100018f8:	4b29      	ldr	r3, [pc, #164]	; (100019a0 <new_data_readbuff2Back+0xc8>)
100018fa:	70da      	strb	r2, [r3, #3]
  	 new_data[4]=transmit_buf_size;
100018fc:	4b27      	ldr	r3, [pc, #156]	; (1000199c <new_data_readbuff2Back+0xc4>)
100018fe:	781a      	ldrb	r2, [r3, #0]
10001900:	4b27      	ldr	r3, [pc, #156]	; (100019a0 <new_data_readbuff2Back+0xc8>)
10001902:	711a      	strb	r2, [r3, #4]
  	 new_data[5]=command_readbuff2Back;
10001904:	4b26      	ldr	r3, [pc, #152]	; (100019a0 <new_data_readbuff2Back+0xc8>)
10001906:	2270      	movs	r2, #112	; 0x70
10001908:	715a      	strb	r2, [r3, #5]
  	 new_data[6]=0; // buffertyp
1000190a:	4b25      	ldr	r3, [pc, #148]	; (100019a0 <new_data_readbuff2Back+0xc8>)
1000190c:	2200      	movs	r2, #0
1000190e:	719a      	strb	r2, [r3, #6]
								 new_data[7]=ReadBuffer2[0];
10001910:	4b25      	ldr	r3, [pc, #148]	; (100019a8 <new_data_readbuff2Back+0xd0>)
10001912:	781a      	ldrb	r2, [r3, #0]
10001914:	4b22      	ldr	r3, [pc, #136]	; (100019a0 <new_data_readbuff2Back+0xc8>)
10001916:	71da      	strb	r2, [r3, #7]
								 new_data[8]=ReadBuffer2[1];
10001918:	4b23      	ldr	r3, [pc, #140]	; (100019a8 <new_data_readbuff2Back+0xd0>)
1000191a:	785a      	ldrb	r2, [r3, #1]
1000191c:	4b20      	ldr	r3, [pc, #128]	; (100019a0 <new_data_readbuff2Back+0xc8>)
1000191e:	721a      	strb	r2, [r3, #8]
								 new_data[9]=ReadBuffer2[2];
10001920:	4b21      	ldr	r3, [pc, #132]	; (100019a8 <new_data_readbuff2Back+0xd0>)
10001922:	789a      	ldrb	r2, [r3, #2]
10001924:	4b1e      	ldr	r3, [pc, #120]	; (100019a0 <new_data_readbuff2Back+0xc8>)
10001926:	725a      	strb	r2, [r3, #9]
								 new_data[10]=ReadBuffer2[3];
10001928:	4b1f      	ldr	r3, [pc, #124]	; (100019a8 <new_data_readbuff2Back+0xd0>)
1000192a:	78da      	ldrb	r2, [r3, #3]
1000192c:	4b1c      	ldr	r3, [pc, #112]	; (100019a0 <new_data_readbuff2Back+0xc8>)
1000192e:	729a      	strb	r2, [r3, #10]
								 new_data[11]=ReadBuffer2[4];
10001930:	4b1d      	ldr	r3, [pc, #116]	; (100019a8 <new_data_readbuff2Back+0xd0>)
10001932:	791a      	ldrb	r2, [r3, #4]
10001934:	4b1a      	ldr	r3, [pc, #104]	; (100019a0 <new_data_readbuff2Back+0xc8>)
10001936:	72da      	strb	r2, [r3, #11]
								 new_data[12]=ReadBuffer2[5];
10001938:	4b1b      	ldr	r3, [pc, #108]	; (100019a8 <new_data_readbuff2Back+0xd0>)
1000193a:	795a      	ldrb	r2, [r3, #5]
1000193c:	4b18      	ldr	r3, [pc, #96]	; (100019a0 <new_data_readbuff2Back+0xc8>)
1000193e:	731a      	strb	r2, [r3, #12]
								 new_data[13]=ReadBuffer2[6];
10001940:	4b19      	ldr	r3, [pc, #100]	; (100019a8 <new_data_readbuff2Back+0xd0>)
10001942:	799a      	ldrb	r2, [r3, #6]
10001944:	4b16      	ldr	r3, [pc, #88]	; (100019a0 <new_data_readbuff2Back+0xc8>)
10001946:	735a      	strb	r2, [r3, #13]
								 new_data[14]=ReadBuffer2[7];
10001948:	4b17      	ldr	r3, [pc, #92]	; (100019a8 <new_data_readbuff2Back+0xd0>)
1000194a:	79da      	ldrb	r2, [r3, #7]
1000194c:	4b14      	ldr	r3, [pc, #80]	; (100019a0 <new_data_readbuff2Back+0xc8>)
1000194e:	739a      	strb	r2, [r3, #14]
								 new_data[15]=ReadBuffer2[8];
10001950:	4b15      	ldr	r3, [pc, #84]	; (100019a8 <new_data_readbuff2Back+0xd0>)
10001952:	7a1a      	ldrb	r2, [r3, #8]
10001954:	4b12      	ldr	r3, [pc, #72]	; (100019a0 <new_data_readbuff2Back+0xc8>)
10001956:	73da      	strb	r2, [r3, #15]
								 new_data[16]=ReadBuffer2[9];
10001958:	4b13      	ldr	r3, [pc, #76]	; (100019a8 <new_data_readbuff2Back+0xd0>)
1000195a:	7a5a      	ldrb	r2, [r3, #9]
1000195c:	4b10      	ldr	r3, [pc, #64]	; (100019a0 <new_data_readbuff2Back+0xc8>)
1000195e:	741a      	strb	r2, [r3, #16]
								 new_data[17]=ReadBuffer2[10];
10001960:	4b11      	ldr	r3, [pc, #68]	; (100019a8 <new_data_readbuff2Back+0xd0>)
10001962:	7a9a      	ldrb	r2, [r3, #10]
10001964:	4b0e      	ldr	r3, [pc, #56]	; (100019a0 <new_data_readbuff2Back+0xc8>)
10001966:	745a      	strb	r2, [r3, #17]
								 new_data[18]=ReadBuffer2[11];
10001968:	4b0f      	ldr	r3, [pc, #60]	; (100019a8 <new_data_readbuff2Back+0xd0>)
1000196a:	7ada      	ldrb	r2, [r3, #11]
1000196c:	4b0c      	ldr	r3, [pc, #48]	; (100019a0 <new_data_readbuff2Back+0xc8>)
1000196e:	749a      	strb	r2, [r3, #18]
								 new_data[19]=ReadBuffer2[12];
10001970:	4b0d      	ldr	r3, [pc, #52]	; (100019a8 <new_data_readbuff2Back+0xd0>)
10001972:	7b1a      	ldrb	r2, [r3, #12]
10001974:	4b0a      	ldr	r3, [pc, #40]	; (100019a0 <new_data_readbuff2Back+0xc8>)
10001976:	74da      	strb	r2, [r3, #19]
								 new_data[20]=ReadBuffer2[13];
10001978:	4b0b      	ldr	r3, [pc, #44]	; (100019a8 <new_data_readbuff2Back+0xd0>)
1000197a:	7b5a      	ldrb	r2, [r3, #13]
1000197c:	4b08      	ldr	r3, [pc, #32]	; (100019a0 <new_data_readbuff2Back+0xc8>)
1000197e:	751a      	strb	r2, [r3, #20]
								 new_data[21]=ReadBuffer2[14];
10001980:	4b09      	ldr	r3, [pc, #36]	; (100019a8 <new_data_readbuff2Back+0xd0>)
10001982:	7b9a      	ldrb	r2, [r3, #14]
10001984:	4b06      	ldr	r3, [pc, #24]	; (100019a0 <new_data_readbuff2Back+0xc8>)
10001986:	755a      	strb	r2, [r3, #21]
								 new_data[22]=ReadBuffer2[15];
10001988:	4b07      	ldr	r3, [pc, #28]	; (100019a8 <new_data_readbuff2Back+0xd0>)
1000198a:	7bda      	ldrb	r2, [r3, #15]
1000198c:	4b04      	ldr	r3, [pc, #16]	; (100019a0 <new_data_readbuff2Back+0xc8>)
1000198e:	759a      	strb	r2, [r3, #22]

  	 new_data[23]=command_codeEnd;
10001990:	4b03      	ldr	r3, [pc, #12]	; (100019a0 <new_data_readbuff2Back+0xc8>)
10001992:	22ff      	movs	r2, #255	; 0xff
10001994:	75da      	strb	r2, [r3, #23]
   }
10001996:	46bd      	mov	sp, r7
10001998:	bd80      	pop	{r7, pc}
1000199a:	46c0      	nop			; (mov r8, r8)
1000199c:	20000550 	.word	0x20000550
100019a0:	20000804 	.word	0x20000804
100019a4:	20000836 	.word	0x20000836
100019a8:	20000848 	.word	0x20000848

100019ac <clearEpromBuffer>:
 //------------------------------------------------------

// Eprom speichern###############################################################
 //'''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''*/
 void clearEpromBuffer(void)
 {
100019ac:	b580      	push	{r7, lr}
100019ae:	af00      	add	r7, sp, #0

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
100019b0:	4b1e      	ldr	r3, [pc, #120]	; (10001a2c <clearEpromBuffer+0x80>)
100019b2:	2200      	movs	r2, #0
100019b4:	701a      	strb	r2, [r3, #0]
100019b6:	e00b      	b.n	100019d0 <clearEpromBuffer+0x24>
	{  ReadBuffer1[Index] = 0; }
100019b8:	4b1c      	ldr	r3, [pc, #112]	; (10001a2c <clearEpromBuffer+0x80>)
100019ba:	781b      	ldrb	r3, [r3, #0]
100019bc:	1c1a      	adds	r2, r3, #0
100019be:	4b1c      	ldr	r3, [pc, #112]	; (10001a30 <clearEpromBuffer+0x84>)
100019c0:	2100      	movs	r1, #0
100019c2:	5499      	strb	r1, [r3, r2]
 //'''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''*/
 void clearEpromBuffer(void)
 {

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
100019c4:	4b19      	ldr	r3, [pc, #100]	; (10001a2c <clearEpromBuffer+0x80>)
100019c6:	781b      	ldrb	r3, [r3, #0]
100019c8:	3301      	adds	r3, #1
100019ca:	b2da      	uxtb	r2, r3
100019cc:	4b17      	ldr	r3, [pc, #92]	; (10001a2c <clearEpromBuffer+0x80>)
100019ce:	701a      	strb	r2, [r3, #0]
100019d0:	4b16      	ldr	r3, [pc, #88]	; (10001a2c <clearEpromBuffer+0x80>)
100019d2:	781b      	ldrb	r3, [r3, #0]
100019d4:	2b0f      	cmp	r3, #15
100019d6:	d9ef      	bls.n	100019b8 <clearEpromBuffer+0xc>
	{  ReadBuffer1[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
100019d8:	4b14      	ldr	r3, [pc, #80]	; (10001a2c <clearEpromBuffer+0x80>)
100019da:	2200      	movs	r2, #0
100019dc:	701a      	strb	r2, [r3, #0]
100019de:	e00b      	b.n	100019f8 <clearEpromBuffer+0x4c>
	{  ReadBuffer2[Index] = 0; }
100019e0:	4b12      	ldr	r3, [pc, #72]	; (10001a2c <clearEpromBuffer+0x80>)
100019e2:	781b      	ldrb	r3, [r3, #0]
100019e4:	1c1a      	adds	r2, r3, #0
100019e6:	4b13      	ldr	r3, [pc, #76]	; (10001a34 <clearEpromBuffer+0x88>)
100019e8:	2100      	movs	r1, #0
100019ea:	5499      	strb	r1, [r3, r2]
	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
	{  ReadBuffer1[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
100019ec:	4b0f      	ldr	r3, [pc, #60]	; (10001a2c <clearEpromBuffer+0x80>)
100019ee:	781b      	ldrb	r3, [r3, #0]
100019f0:	3301      	adds	r3, #1
100019f2:	b2da      	uxtb	r2, r3
100019f4:	4b0d      	ldr	r3, [pc, #52]	; (10001a2c <clearEpromBuffer+0x80>)
100019f6:	701a      	strb	r2, [r3, #0]
100019f8:	4b0c      	ldr	r3, [pc, #48]	; (10001a2c <clearEpromBuffer+0x80>)
100019fa:	781b      	ldrb	r3, [r3, #0]
100019fc:	2b0f      	cmp	r3, #15
100019fe:	d9ef      	bls.n	100019e0 <clearEpromBuffer+0x34>
	{  ReadBuffer2[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<32;Index++)
10001a00:	4b0a      	ldr	r3, [pc, #40]	; (10001a2c <clearEpromBuffer+0x80>)
10001a02:	2200      	movs	r2, #0
10001a04:	701a      	strb	r2, [r3, #0]
10001a06:	e00b      	b.n	10001a20 <clearEpromBuffer+0x74>
	{  ReadBuffer3[Index] = 0; }
10001a08:	4b08      	ldr	r3, [pc, #32]	; (10001a2c <clearEpromBuffer+0x80>)
10001a0a:	781b      	ldrb	r3, [r3, #0]
10001a0c:	1c1a      	adds	r2, r3, #0
10001a0e:	4b0a      	ldr	r3, [pc, #40]	; (10001a38 <clearEpromBuffer+0x8c>)
10001a10:	2100      	movs	r1, #0
10001a12:	5499      	strb	r1, [r3, r2]
	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<16;Index++)
	{  ReadBuffer2[Index] = 0; }

	//Clear the Read buffer before accepting the read request
	for(Index = 0; Index<32;Index++)
10001a14:	4b05      	ldr	r3, [pc, #20]	; (10001a2c <clearEpromBuffer+0x80>)
10001a16:	781b      	ldrb	r3, [r3, #0]
10001a18:	3301      	adds	r3, #1
10001a1a:	b2da      	uxtb	r2, r3
10001a1c:	4b03      	ldr	r3, [pc, #12]	; (10001a2c <clearEpromBuffer+0x80>)
10001a1e:	701a      	strb	r2, [r3, #0]
10001a20:	4b02      	ldr	r3, [pc, #8]	; (10001a2c <clearEpromBuffer+0x80>)
10001a22:	781b      	ldrb	r3, [r3, #0]
10001a24:	2b1f      	cmp	r3, #31
10001a26:	d9ef      	bls.n	10001a08 <clearEpromBuffer+0x5c>
	{  ReadBuffer3[Index] = 0; }
 }
10001a28:	46bd      	mov	sp, r7
10001a2a:	bd80      	pop	{r7, pc}
10001a2c:	200007ee 	.word	0x200007ee
10001a30:	20000890 	.word	0x20000890
10001a34:	20000848 	.word	0x20000848
10001a38:	200007cc 	.word	0x200007cc

10001a3c <readSerNrEEprom>:
   return (EEprom_status+0x10*oper_status);
 }
 //------------------------------------------------

 int readSerNrEEprom(void)
 {
10001a3c:	b580      	push	{r7, lr}
10001a3e:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001a40:	f003 fcb0 	bl	100053a4 <E_EEPROM_XMC1_GetStatus>
10001a44:	1c03      	adds	r3, r0, #0
10001a46:	1c1a      	adds	r2, r3, #0
10001a48:	4b0d      	ldr	r3, [pc, #52]	; (10001a80 <readSerNrEEprom+0x44>)
10001a4a:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001a4c:	4b0c      	ldr	r3, [pc, #48]	; (10001a80 <readSerNrEEprom+0x44>)
10001a4e:	781b      	ldrb	r3, [r3, #0]
10001a50:	2b03      	cmp	r3, #3
10001a52:	d10a      	bne.n	10001a6a <readSerNrEEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(serial_first_data,0U,ReadBuffer1,16U);
10001a54:	4b0b      	ldr	r3, [pc, #44]	; (10001a84 <readSerNrEEprom+0x48>)
10001a56:	2001      	movs	r0, #1
10001a58:	2100      	movs	r1, #0
10001a5a:	1c1a      	adds	r2, r3, #0
10001a5c:	2310      	movs	r3, #16
10001a5e:	f003 fc31 	bl	100052c4 <E_EEPROM_XMC1_Read>
10001a62:	1c03      	adds	r3, r0, #0
10001a64:	1c1a      	adds	r2, r3, #0
10001a66:	4b08      	ldr	r3, [pc, #32]	; (10001a88 <readSerNrEEprom+0x4c>)
10001a68:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);
10001a6a:	4b05      	ldr	r3, [pc, #20]	; (10001a80 <readSerNrEEprom+0x44>)
10001a6c:	781b      	ldrb	r3, [r3, #0]
10001a6e:	1c1a      	adds	r2, r3, #0
10001a70:	4b05      	ldr	r3, [pc, #20]	; (10001a88 <readSerNrEEprom+0x4c>)
10001a72:	781b      	ldrb	r3, [r3, #0]
10001a74:	011b      	lsls	r3, r3, #4
10001a76:	18d3      	adds	r3, r2, r3
 }
10001a78:	1c18      	adds	r0, r3, #0
10001a7a:	46bd      	mov	sp, r7
10001a7c:	bd80      	pop	{r7, pc}
10001a7e:	46c0      	nop			; (mov r8, r8)
10001a80:	20000863 	.word	0x20000863
10001a84:	20000890 	.word	0x20000890
10001a88:	200008fc 	.word	0x200008fc

10001a8c <readNodeIdEEprom>:
 //------------------------------------------------

 int readNodeIdEEprom(void)
 {
10001a8c:	b580      	push	{r7, lr}
10001a8e:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001a90:	f003 fc88 	bl	100053a4 <E_EEPROM_XMC1_GetStatus>
10001a94:	1c03      	adds	r3, r0, #0
10001a96:	1c1a      	adds	r2, r3, #0
10001a98:	4b0d      	ldr	r3, [pc, #52]	; (10001ad0 <readNodeIdEEprom+0x44>)
10001a9a:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001a9c:	4b0c      	ldr	r3, [pc, #48]	; (10001ad0 <readNodeIdEEprom+0x44>)
10001a9e:	781b      	ldrb	r3, [r3, #0]
10001aa0:	2b03      	cmp	r3, #3
10001aa2:	d10a      	bne.n	10001aba <readNodeIdEEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(node_data,0U,ReadBuffer2,16U);
10001aa4:	4b0b      	ldr	r3, [pc, #44]	; (10001ad4 <readNodeIdEEprom+0x48>)
10001aa6:	2002      	movs	r0, #2
10001aa8:	2100      	movs	r1, #0
10001aaa:	1c1a      	adds	r2, r3, #0
10001aac:	2310      	movs	r3, #16
10001aae:	f003 fc09 	bl	100052c4 <E_EEPROM_XMC1_Read>
10001ab2:	1c03      	adds	r3, r0, #0
10001ab4:	1c1a      	adds	r2, r3, #0
10001ab6:	4b08      	ldr	r3, [pc, #32]	; (10001ad8 <readNodeIdEEprom+0x4c>)
10001ab8:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001aba:	4b05      	ldr	r3, [pc, #20]	; (10001ad0 <readNodeIdEEprom+0x44>)
10001abc:	781b      	ldrb	r3, [r3, #0]
10001abe:	1c1a      	adds	r2, r3, #0
10001ac0:	4b05      	ldr	r3, [pc, #20]	; (10001ad8 <readNodeIdEEprom+0x4c>)
10001ac2:	781b      	ldrb	r3, [r3, #0]
10001ac4:	011b      	lsls	r3, r3, #4
10001ac6:	18d3      	adds	r3, r2, r3
 }
10001ac8:	1c18      	adds	r0, r3, #0
10001aca:	46bd      	mov	sp, r7
10001acc:	bd80      	pop	{r7, pc}
10001ace:	46c0      	nop			; (mov r8, r8)
10001ad0:	20000863 	.word	0x20000863
10001ad4:	20000848 	.word	0x20000848
10001ad8:	200008fc 	.word	0x200008fc

10001adc <read_akt_light_EEprom>:

 //------------------------------------------------

 int read_akt_light_EEprom(void)
 {
10001adc:	b580      	push	{r7, lr}
10001ade:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001ae0:	f003 fc60 	bl	100053a4 <E_EEPROM_XMC1_GetStatus>
10001ae4:	1c03      	adds	r3, r0, #0
10001ae6:	1c1a      	adds	r2, r3, #0
10001ae8:	4b0d      	ldr	r3, [pc, #52]	; (10001b20 <read_akt_light_EEprom+0x44>)
10001aea:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001aec:	4b0c      	ldr	r3, [pc, #48]	; (10001b20 <read_akt_light_EEprom+0x44>)
10001aee:	781b      	ldrb	r3, [r3, #0]
10001af0:	2b03      	cmp	r3, #3
10001af2:	d10a      	bne.n	10001b0a <read_akt_light_EEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(akt_light_data,0U,ReadBuffer2,16U);
10001af4:	4b0b      	ldr	r3, [pc, #44]	; (10001b24 <read_akt_light_EEprom+0x48>)
10001af6:	2004      	movs	r0, #4
10001af8:	2100      	movs	r1, #0
10001afa:	1c1a      	adds	r2, r3, #0
10001afc:	2310      	movs	r3, #16
10001afe:	f003 fbe1 	bl	100052c4 <E_EEPROM_XMC1_Read>
10001b02:	1c03      	adds	r3, r0, #0
10001b04:	1c1a      	adds	r2, r3, #0
10001b06:	4b08      	ldr	r3, [pc, #32]	; (10001b28 <read_akt_light_EEprom+0x4c>)
10001b08:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001b0a:	4b05      	ldr	r3, [pc, #20]	; (10001b20 <read_akt_light_EEprom+0x44>)
10001b0c:	781b      	ldrb	r3, [r3, #0]
10001b0e:	1c1a      	adds	r2, r3, #0
10001b10:	4b05      	ldr	r3, [pc, #20]	; (10001b28 <read_akt_light_EEprom+0x4c>)
10001b12:	781b      	ldrb	r3, [r3, #0]
10001b14:	011b      	lsls	r3, r3, #4
10001b16:	18d3      	adds	r3, r2, r3
 }
10001b18:	1c18      	adds	r0, r3, #0
10001b1a:	46bd      	mov	sp, r7
10001b1c:	bd80      	pop	{r7, pc}
10001b1e:	46c0      	nop			; (mov r8, r8)
10001b20:	20000863 	.word	0x20000863
10001b24:	20000848 	.word	0x20000848
10001b28:	200008fc 	.word	0x200008fc

10001b2c <read_off_light_EEprom>:
 //------------------------------------------------

 int read_off_light_EEprom(void)
 {
10001b2c:	b580      	push	{r7, lr}
10001b2e:	af00      	add	r7, sp, #0
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001b30:	f003 fc38 	bl	100053a4 <E_EEPROM_XMC1_GetStatus>
10001b34:	1c03      	adds	r3, r0, #0
10001b36:	1c1a      	adds	r2, r3, #0
10001b38:	4b0d      	ldr	r3, [pc, #52]	; (10001b70 <read_off_light_EEprom+0x44>)
10001b3a:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001b3c:	4b0c      	ldr	r3, [pc, #48]	; (10001b70 <read_off_light_EEprom+0x44>)
10001b3e:	781b      	ldrb	r3, [r3, #0]
10001b40:	2b03      	cmp	r3, #3
10001b42:	d10a      	bne.n	10001b5a <read_off_light_EEprom+0x2e>
	 {
       oper_status = E_EEPROM_XMC1_Read(off_light_data,0U,ReadBuffer2,16U);
10001b44:	4b0b      	ldr	r3, [pc, #44]	; (10001b74 <read_off_light_EEprom+0x48>)
10001b46:	2005      	movs	r0, #5
10001b48:	2100      	movs	r1, #0
10001b4a:	1c1a      	adds	r2, r3, #0
10001b4c:	2310      	movs	r3, #16
10001b4e:	f003 fbb9 	bl	100052c4 <E_EEPROM_XMC1_Read>
10001b52:	1c03      	adds	r3, r0, #0
10001b54:	1c1a      	adds	r2, r3, #0
10001b56:	4b08      	ldr	r3, [pc, #32]	; (10001b78 <read_off_light_EEprom+0x4c>)
10001b58:	701a      	strb	r2, [r3, #0]
     }
 return (EEprom_status+0x10*oper_status);// idle =3 succses =0  ==0x03
10001b5a:	4b05      	ldr	r3, [pc, #20]	; (10001b70 <read_off_light_EEprom+0x44>)
10001b5c:	781b      	ldrb	r3, [r3, #0]
10001b5e:	1c1a      	adds	r2, r3, #0
10001b60:	4b05      	ldr	r3, [pc, #20]	; (10001b78 <read_off_light_EEprom+0x4c>)
10001b62:	781b      	ldrb	r3, [r3, #0]
10001b64:	011b      	lsls	r3, r3, #4
10001b66:	18d3      	adds	r3, r2, r3
 }
10001b68:	1c18      	adds	r0, r3, #0
10001b6a:	46bd      	mov	sp, r7
10001b6c:	bd80      	pop	{r7, pc}
10001b6e:	46c0      	nop			; (mov r8, r8)
10001b70:	20000863 	.word	0x20000863
10001b74:	20000848 	.word	0x20000848
10001b78:	200008fc 	.word	0x200008fc

10001b7c <writeSernr_B1_EEprom>:

 //------------------------------------------------
 int writeSernr_B1_EEprom(void)
 {
10001b7c:	b580      	push	{r7, lr}
10001b7e:	b082      	sub	sp, #8
10001b80:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001b82:	2380      	movs	r3, #128	; 0x80
10001b84:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001b86:	4b14      	ldr	r3, [pc, #80]	; (10001bd8 <writeSernr_B1_EEprom+0x5c>)
10001b88:	881a      	ldrh	r2, [r3, #0]
10001b8a:	23ba      	movs	r3, #186	; 0xba
10001b8c:	011b      	lsls	r3, r3, #4
10001b8e:	429a      	cmp	r2, r3
10001b90:	d914      	bls.n	10001bbc <writeSernr_B1_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001b92:	f003 fc07 	bl	100053a4 <E_EEPROM_XMC1_GetStatus>
10001b96:	1c03      	adds	r3, r0, #0
10001b98:	1c1a      	adds	r2, r3, #0
10001b9a:	4b10      	ldr	r3, [pc, #64]	; (10001bdc <writeSernr_B1_EEprom+0x60>)
10001b9c:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001b9e:	4b0f      	ldr	r3, [pc, #60]	; (10001bdc <writeSernr_B1_EEprom+0x60>)
10001ba0:	781b      	ldrb	r3, [r3, #0]
10001ba2:	2b03      	cmp	r3, #3
10001ba4:	d108      	bne.n	10001bb8 <writeSernr_B1_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(serial_first_data,ReadBuffer1);
10001ba6:	4b0e      	ldr	r3, [pc, #56]	; (10001be0 <writeSernr_B1_EEprom+0x64>)
10001ba8:	2001      	movs	r0, #1
10001baa:	1c19      	adds	r1, r3, #0
10001bac:	f003 fb60 	bl	10005270 <E_EEPROM_XMC1_Write>
10001bb0:	1c03      	adds	r3, r0, #0
10001bb2:	1c1a      	adds	r2, r3, #0
10001bb4:	4b0b      	ldr	r3, [pc, #44]	; (10001be4 <writeSernr_B1_EEprom+0x68>)
10001bb6:	701a      	strb	r2, [r3, #0]
    }
	 a = 0;
10001bb8:	2300      	movs	r3, #0
10001bba:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001bbc:	4b07      	ldr	r3, [pc, #28]	; (10001bdc <writeSernr_B1_EEprom+0x60>)
10001bbe:	781b      	ldrb	r3, [r3, #0]
10001bc0:	1c1a      	adds	r2, r3, #0
10001bc2:	4b08      	ldr	r3, [pc, #32]	; (10001be4 <writeSernr_B1_EEprom+0x68>)
10001bc4:	781b      	ldrb	r3, [r3, #0]
10001bc6:	011b      	lsls	r3, r3, #4
10001bc8:	18d2      	adds	r2, r2, r3
10001bca:	687b      	ldr	r3, [r7, #4]
10001bcc:	18d3      	adds	r3, r2, r3
 }
10001bce:	1c18      	adds	r0, r3, #0
10001bd0:	46bd      	mov	sp, r7
10001bd2:	b002      	add	sp, #8
10001bd4:	bd80      	pop	{r7, pc}
10001bd6:	46c0      	nop			; (mov r8, r8)
10001bd8:	20000548 	.word	0x20000548
10001bdc:	20000863 	.word	0x20000863
10001be0:	20000890 	.word	0x20000890
10001be4:	200008fc 	.word	0x200008fc

10001be8 <writeNodeid_B2_EEprom>:
 //------------------------------------------------
 int writeNodeid_B2_EEprom(void)
 {
10001be8:	b580      	push	{r7, lr}
10001bea:	b082      	sub	sp, #8
10001bec:	af00      	add	r7, sp, #0
  int a = 0b10000000; // erfolgreiche spannung=0
10001bee:	2380      	movs	r3, #128	; 0x80
10001bf0:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001bf2:	4b14      	ldr	r3, [pc, #80]	; (10001c44 <writeNodeid_B2_EEprom+0x5c>)
10001bf4:	881a      	ldrh	r2, [r3, #0]
10001bf6:	23ba      	movs	r3, #186	; 0xba
10001bf8:	011b      	lsls	r3, r3, #4
10001bfa:	429a      	cmp	r2, r3
10001bfc:	d914      	bls.n	10001c28 <writeNodeid_B2_EEprom+0x40>
    {
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001bfe:	f003 fbd1 	bl	100053a4 <E_EEPROM_XMC1_GetStatus>
10001c02:	1c03      	adds	r3, r0, #0
10001c04:	1c1a      	adds	r2, r3, #0
10001c06:	4b10      	ldr	r3, [pc, #64]	; (10001c48 <writeNodeid_B2_EEprom+0x60>)
10001c08:	701a      	strb	r2, [r3, #0]
	  if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001c0a:	4b0f      	ldr	r3, [pc, #60]	; (10001c48 <writeNodeid_B2_EEprom+0x60>)
10001c0c:	781b      	ldrb	r3, [r3, #0]
10001c0e:	2b03      	cmp	r3, #3
10001c10:	d108      	bne.n	10001c24 <writeNodeid_B2_EEprom+0x3c>
      {
      oper_status = E_EEPROM_XMC1_Write(node_data,ReadBuffer2);
10001c12:	4b0e      	ldr	r3, [pc, #56]	; (10001c4c <writeNodeid_B2_EEprom+0x64>)
10001c14:	2002      	movs	r0, #2
10001c16:	1c19      	adds	r1, r3, #0
10001c18:	f003 fb2a 	bl	10005270 <E_EEPROM_XMC1_Write>
10001c1c:	1c03      	adds	r3, r0, #0
10001c1e:	1c1a      	adds	r2, r3, #0
10001c20:	4b0b      	ldr	r3, [pc, #44]	; (10001c50 <writeNodeid_B2_EEprom+0x68>)
10001c22:	701a      	strb	r2, [r3, #0]
      }
	 a = 0;
10001c24:	2300      	movs	r3, #0
10001c26:	607b      	str	r3, [r7, #4]
    }
    return (EEprom_status + 0x10 * oper_status + a);
10001c28:	4b07      	ldr	r3, [pc, #28]	; (10001c48 <writeNodeid_B2_EEprom+0x60>)
10001c2a:	781b      	ldrb	r3, [r3, #0]
10001c2c:	1c1a      	adds	r2, r3, #0
10001c2e:	4b08      	ldr	r3, [pc, #32]	; (10001c50 <writeNodeid_B2_EEprom+0x68>)
10001c30:	781b      	ldrb	r3, [r3, #0]
10001c32:	011b      	lsls	r3, r3, #4
10001c34:	18d2      	adds	r2, r2, r3
10001c36:	687b      	ldr	r3, [r7, #4]
10001c38:	18d3      	adds	r3, r2, r3
 }
10001c3a:	1c18      	adds	r0, r3, #0
10001c3c:	46bd      	mov	sp, r7
10001c3e:	b002      	add	sp, #8
10001c40:	bd80      	pop	{r7, pc}
10001c42:	46c0      	nop			; (mov r8, r8)
10001c44:	20000548 	.word	0x20000548
10001c48:	20000863 	.word	0x20000863
10001c4c:	20000848 	.word	0x20000848
10001c50:	200008fc 	.word	0x200008fc

10001c54 <writeLamp_data_B3_EEprom>:
 //----------------------------

 int writeLamp_data_B3_EEprom(void) // writeLamp_data_B3_EEprom
 {
10001c54:	b580      	push	{r7, lr}
10001c56:	b082      	sub	sp, #8
10001c58:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001c5a:	2380      	movs	r3, #128	; 0x80
10001c5c:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001c5e:	4b14      	ldr	r3, [pc, #80]	; (10001cb0 <writeLamp_data_B3_EEprom+0x5c>)
10001c60:	881a      	ldrh	r2, [r3, #0]
10001c62:	23ba      	movs	r3, #186	; 0xba
10001c64:	011b      	lsls	r3, r3, #4
10001c66:	429a      	cmp	r2, r3
10001c68:	d914      	bls.n	10001c94 <writeLamp_data_B3_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001c6a:	f003 fb9b 	bl	100053a4 <E_EEPROM_XMC1_GetStatus>
10001c6e:	1c03      	adds	r3, r0, #0
10001c70:	1c1a      	adds	r2, r3, #0
10001c72:	4b10      	ldr	r3, [pc, #64]	; (10001cb4 <writeLamp_data_B3_EEprom+0x60>)
10001c74:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001c76:	4b0f      	ldr	r3, [pc, #60]	; (10001cb4 <writeLamp_data_B3_EEprom+0x60>)
10001c78:	781b      	ldrb	r3, [r3, #0]
10001c7a:	2b03      	cmp	r3, #3
10001c7c:	d108      	bne.n	10001c90 <writeLamp_data_B3_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(lamp_data,ReadBuffer3);
10001c7e:	4b0e      	ldr	r3, [pc, #56]	; (10001cb8 <writeLamp_data_B3_EEprom+0x64>)
10001c80:	2003      	movs	r0, #3
10001c82:	1c19      	adds	r1, r3, #0
10001c84:	f003 faf4 	bl	10005270 <E_EEPROM_XMC1_Write>
10001c88:	1c03      	adds	r3, r0, #0
10001c8a:	1c1a      	adds	r2, r3, #0
10001c8c:	4b0b      	ldr	r3, [pc, #44]	; (10001cbc <writeLamp_data_B3_EEprom+0x68>)
10001c8e:	701a      	strb	r2, [r3, #0]
    }
	 a = 0;
10001c90:	2300      	movs	r3, #0
10001c92:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001c94:	4b07      	ldr	r3, [pc, #28]	; (10001cb4 <writeLamp_data_B3_EEprom+0x60>)
10001c96:	781b      	ldrb	r3, [r3, #0]
10001c98:	1c1a      	adds	r2, r3, #0
10001c9a:	4b08      	ldr	r3, [pc, #32]	; (10001cbc <writeLamp_data_B3_EEprom+0x68>)
10001c9c:	781b      	ldrb	r3, [r3, #0]
10001c9e:	011b      	lsls	r3, r3, #4
10001ca0:	18d2      	adds	r2, r2, r3
10001ca2:	687b      	ldr	r3, [r7, #4]
10001ca4:	18d3      	adds	r3, r2, r3
 }
10001ca6:	1c18      	adds	r0, r3, #0
10001ca8:	46bd      	mov	sp, r7
10001caa:	b002      	add	sp, #8
10001cac:	bd80      	pop	{r7, pc}
10001cae:	46c0      	nop			; (mov r8, r8)
10001cb0:	20000548 	.word	0x20000548
10001cb4:	20000863 	.word	0x20000863
10001cb8:	200007cc 	.word	0x200007cc
10001cbc:	200008fc 	.word	0x200008fc

10001cc0 <writeakt_light_data_B4_EEprom>:

 //------------------------------------------------
 int writeakt_light_data_B4_EEprom(void)
 {
10001cc0:	b580      	push	{r7, lr}
10001cc2:	b082      	sub	sp, #8
10001cc4:	af00      	add	r7, sp, #0
  int a = 0b10000000; // erfolgreiche spannung=0
10001cc6:	2380      	movs	r3, #128	; 0x80
10001cc8:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001cca:	4b14      	ldr	r3, [pc, #80]	; (10001d1c <writeakt_light_data_B4_EEprom+0x5c>)
10001ccc:	881a      	ldrh	r2, [r3, #0]
10001cce:	23ba      	movs	r3, #186	; 0xba
10001cd0:	011b      	lsls	r3, r3, #4
10001cd2:	429a      	cmp	r2, r3
10001cd4:	d914      	bls.n	10001d00 <writeakt_light_data_B4_EEprom+0x40>
    {
	 EEprom_status = E_EEPROM_XMC1_GetStatus();
10001cd6:	f003 fb65 	bl	100053a4 <E_EEPROM_XMC1_GetStatus>
10001cda:	1c03      	adds	r3, r0, #0
10001cdc:	1c1a      	adds	r2, r3, #0
10001cde:	4b10      	ldr	r3, [pc, #64]	; (10001d20 <writeakt_light_data_B4_EEprom+0x60>)
10001ce0:	701a      	strb	r2, [r3, #0]
	  if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001ce2:	4b0f      	ldr	r3, [pc, #60]	; (10001d20 <writeakt_light_data_B4_EEprom+0x60>)
10001ce4:	781b      	ldrb	r3, [r3, #0]
10001ce6:	2b03      	cmp	r3, #3
10001ce8:	d108      	bne.n	10001cfc <writeakt_light_data_B4_EEprom+0x3c>
      {
      oper_status = E_EEPROM_XMC1_Write(akt_light_data,ReadBuffer2);
10001cea:	4b0e      	ldr	r3, [pc, #56]	; (10001d24 <writeakt_light_data_B4_EEprom+0x64>)
10001cec:	2004      	movs	r0, #4
10001cee:	1c19      	adds	r1, r3, #0
10001cf0:	f003 fabe 	bl	10005270 <E_EEPROM_XMC1_Write>
10001cf4:	1c03      	adds	r3, r0, #0
10001cf6:	1c1a      	adds	r2, r3, #0
10001cf8:	4b0b      	ldr	r3, [pc, #44]	; (10001d28 <writeakt_light_data_B4_EEprom+0x68>)
10001cfa:	701a      	strb	r2, [r3, #0]
      }
	 a = 0;
10001cfc:	2300      	movs	r3, #0
10001cfe:	607b      	str	r3, [r7, #4]
    }
    return (EEprom_status + 0x10 * oper_status + a);
10001d00:	4b07      	ldr	r3, [pc, #28]	; (10001d20 <writeakt_light_data_B4_EEprom+0x60>)
10001d02:	781b      	ldrb	r3, [r3, #0]
10001d04:	1c1a      	adds	r2, r3, #0
10001d06:	4b08      	ldr	r3, [pc, #32]	; (10001d28 <writeakt_light_data_B4_EEprom+0x68>)
10001d08:	781b      	ldrb	r3, [r3, #0]
10001d0a:	011b      	lsls	r3, r3, #4
10001d0c:	18d2      	adds	r2, r2, r3
10001d0e:	687b      	ldr	r3, [r7, #4]
10001d10:	18d3      	adds	r3, r2, r3
 }
10001d12:	1c18      	adds	r0, r3, #0
10001d14:	46bd      	mov	sp, r7
10001d16:	b002      	add	sp, #8
10001d18:	bd80      	pop	{r7, pc}
10001d1a:	46c0      	nop			; (mov r8, r8)
10001d1c:	20000548 	.word	0x20000548
10001d20:	20000863 	.word	0x20000863
10001d24:	20000848 	.word	0x20000848
10001d28:	200008fc 	.word	0x200008fc

10001d2c <writeOff_light_B5_EEprom>:
 //----------------------------

 int writeOff_light_B5_EEprom(void)
 {
10001d2c:	b580      	push	{r7, lr}
10001d2e:	b082      	sub	sp, #8
10001d30:	af00      	add	r7, sp, #0
	 int a = 0b10000000;
10001d32:	2380      	movs	r3, #128	; 0x80
10001d34:	607b      	str	r3, [r7, #4]
	if (resultB > min_EEP_Voltage_Uin)
10001d36:	4b14      	ldr	r3, [pc, #80]	; (10001d88 <writeOff_light_B5_EEprom+0x5c>)
10001d38:	881a      	ldrh	r2, [r3, #0]
10001d3a:	23ba      	movs	r3, #186	; 0xba
10001d3c:	011b      	lsls	r3, r3, #4
10001d3e:	429a      	cmp	r2, r3
10001d40:	d914      	bls.n	10001d6c <writeOff_light_B5_EEprom+0x40>
  {
	  EEprom_status = E_EEPROM_XMC1_GetStatus();
10001d42:	f003 fb2f 	bl	100053a4 <E_EEPROM_XMC1_GetStatus>
10001d46:	1c03      	adds	r3, r0, #0
10001d48:	1c1a      	adds	r2, r3, #0
10001d4a:	4b10      	ldr	r3, [pc, #64]	; (10001d8c <writeOff_light_B5_EEprom+0x60>)
10001d4c:	701a      	strb	r2, [r3, #0]
	 if(EEprom_status == E_EEPROM_XMC1_STATUS_IDLE)
10001d4e:	4b0f      	ldr	r3, [pc, #60]	; (10001d8c <writeOff_light_B5_EEprom+0x60>)
10001d50:	781b      	ldrb	r3, [r3, #0]
10001d52:	2b03      	cmp	r3, #3
10001d54:	d108      	bne.n	10001d68 <writeOff_light_B5_EEprom+0x3c>
    {
    oper_status = E_EEPROM_XMC1_Write(off_light_data,ReadBuffer2);
10001d56:	4b0e      	ldr	r3, [pc, #56]	; (10001d90 <writeOff_light_B5_EEprom+0x64>)
10001d58:	2005      	movs	r0, #5
10001d5a:	1c19      	adds	r1, r3, #0
10001d5c:	f003 fa88 	bl	10005270 <E_EEPROM_XMC1_Write>
10001d60:	1c03      	adds	r3, r0, #0
10001d62:	1c1a      	adds	r2, r3, #0
10001d64:	4b0b      	ldr	r3, [pc, #44]	; (10001d94 <writeOff_light_B5_EEprom+0x68>)
10001d66:	701a      	strb	r2, [r3, #0]




    }
	 a = 0;
10001d68:	2300      	movs	r3, #0
10001d6a:	607b      	str	r3, [r7, #4]
  }
    return (EEprom_status + 0x10 * oper_status + a);
10001d6c:	4b07      	ldr	r3, [pc, #28]	; (10001d8c <writeOff_light_B5_EEprom+0x60>)
10001d6e:	781b      	ldrb	r3, [r3, #0]
10001d70:	1c1a      	adds	r2, r3, #0
10001d72:	4b08      	ldr	r3, [pc, #32]	; (10001d94 <writeOff_light_B5_EEprom+0x68>)
10001d74:	781b      	ldrb	r3, [r3, #0]
10001d76:	011b      	lsls	r3, r3, #4
10001d78:	18d2      	adds	r2, r2, r3
10001d7a:	687b      	ldr	r3, [r7, #4]
10001d7c:	18d3      	adds	r3, r2, r3
 }
10001d7e:	1c18      	adds	r0, r3, #0
10001d80:	46bd      	mov	sp, r7
10001d82:	b002      	add	sp, #8
10001d84:	bd80      	pop	{r7, pc}
10001d86:	46c0      	nop			; (mov r8, r8)
10001d88:	20000548 	.word	0x20000548
10001d8c:	20000863 	.word	0x20000863
10001d90:	20000848 	.word	0x20000848
10001d94:	200008fc 	.word	0x200008fc

10001d98 <sysiniValueB1>:
///#############################################
 //initialisierung


 void sysiniValueB1(void)
 {
10001d98:	b580      	push	{r7, lr}
10001d9a:	af00      	add	r7, sp, #0
//	   Ser_NrH = 0x4142 ;
//	   Ser_NrL = 0x4344 ;

	   Ser_NrH = 0x7b7a;
10001d9c:	4b12      	ldr	r3, [pc, #72]	; (10001de8 <sysiniValueB1+0x50>)
10001d9e:	4a13      	ldr	r2, [pc, #76]	; (10001dec <sysiniValueB1+0x54>)
10001da0:	801a      	strh	r2, [r3, #0]
       Ser_NrL = 0x5859 ;
10001da2:	4b13      	ldr	r3, [pc, #76]	; (10001df0 <sysiniValueB1+0x58>)
10001da4:	4a13      	ldr	r2, [pc, #76]	; (10001df4 <sysiniValueB1+0x5c>)
10001da6:	801a      	strh	r2, [r3, #0]
       Hard_Vers = 1000 ;
10001da8:	4b13      	ldr	r3, [pc, #76]	; (10001df8 <sysiniValueB1+0x60>)
10001daa:	22fa      	movs	r2, #250	; 0xfa
10001dac:	0092      	lsls	r2, r2, #2
10001dae:	801a      	strh	r2, [r3, #0]
	   Soft_Vers = 1000 ;
10001db0:	4b12      	ldr	r3, [pc, #72]	; (10001dfc <sysiniValueB1+0x64>)
10001db2:	22fa      	movs	r2, #250	; 0xfa
10001db4:	0092      	lsls	r2, r2, #2
10001db6:	801a      	strh	r2, [r3, #0]
	   GEH_Vers = 1000 ;
10001db8:	4b11      	ldr	r3, [pc, #68]	; (10001e00 <sysiniValueB1+0x68>)
10001dba:	22fa      	movs	r2, #250	; 0xfa
10001dbc:	0092      	lsls	r2, r2, #2
10001dbe:	801a      	strh	r2, [r3, #0]
	   Mon_Vers = 1000 ;
10001dc0:	4b10      	ldr	r3, [pc, #64]	; (10001e04 <sysiniValueB1+0x6c>)
10001dc2:	22fa      	movs	r2, #250	; 0xfa
10001dc4:	0092      	lsls	r2, r2, #2
10001dc6:	801a      	strh	r2, [r3, #0]
	   LED_WW_Vers = 1000 ;
10001dc8:	4b0f      	ldr	r3, [pc, #60]	; (10001e08 <sysiniValueB1+0x70>)
10001dca:	22fa      	movs	r2, #250	; 0xfa
10001dcc:	0092      	lsls	r2, r2, #2
10001dce:	801a      	strh	r2, [r3, #0]
	   LED_CW_Vers = 1000 ;
10001dd0:	4b0e      	ldr	r3, [pc, #56]	; (10001e0c <sysiniValueB1+0x74>)
10001dd2:	22fa      	movs	r2, #250	; 0xfa
10001dd4:	0092      	lsls	r2, r2, #2
10001dd6:	801a      	strh	r2, [r3, #0]

       neu_Ser_NrH = 0 ;
10001dd8:	4b0d      	ldr	r3, [pc, #52]	; (10001e10 <sysiniValueB1+0x78>)
10001dda:	2200      	movs	r2, #0
10001ddc:	801a      	strh	r2, [r3, #0]
       neu_Ser_NrL = 0 ;
10001dde:	4b0d      	ldr	r3, [pc, #52]	; (10001e14 <sysiniValueB1+0x7c>)
10001de0:	2200      	movs	r2, #0
10001de2:	801a      	strh	r2, [r3, #0]

 }
10001de4:	46bd      	mov	sp, r7
10001de6:	bd80      	pop	{r7, pc}
10001de8:	20000830 	.word	0x20000830
10001dec:	00007b7a 	.word	0x00007b7a
10001df0:	200008a8 	.word	0x200008a8
10001df4:	00005859 	.word	0x00005859
10001df8:	200007f0 	.word	0x200007f0
10001dfc:	200008b4 	.word	0x200008b4
10001e00:	2000083c 	.word	0x2000083c
10001e04:	200007fc 	.word	0x200007fc
10001e08:	200007f2 	.word	0x200007f2
10001e0c:	2000082e 	.word	0x2000082e
10001e10:	20000816 	.word	0x20000816
10001e14:	20000904 	.word	0x20000904

10001e18 <sysiniValueB2>:


 void sysiniValueB2(void)
 {
10001e18:	b580      	push	{r7, lr}
10001e1a:	af00      	add	r7, sp, #0
           node_id = 1;
10001e1c:	4b11      	ldr	r3, [pc, #68]	; (10001e64 <sysiniValueB2+0x4c>)
10001e1e:	2201      	movs	r2, #1
10001e20:	701a      	strb	r2, [r3, #0]
           node_id_alt = 1;
10001e22:	4b11      	ldr	r3, [pc, #68]	; (10001e68 <sysiniValueB2+0x50>)
10001e24:	2201      	movs	r2, #1
10001e26:	701a      	strb	r2, [r3, #0]
    	   node_id_16bit = 0x1234;
10001e28:	4b10      	ldr	r3, [pc, #64]	; (10001e6c <sysiniValueB2+0x54>)
10001e2a:	4a11      	ldr	r2, [pc, #68]	; (10001e70 <sysiniValueB2+0x58>)
10001e2c:	801a      	strh	r2, [r3, #0]
    	   val_Pow_Nom=2000;
10001e2e:	4b11      	ldr	r3, [pc, #68]	; (10001e74 <sysiniValueB2+0x5c>)
10001e30:	22fa      	movs	r2, #250	; 0xfa
10001e32:	00d2      	lsls	r2, r2, #3
10001e34:	801a      	strh	r2, [r3, #0]
		   val_Pow_max=2000;
10001e36:	4b10      	ldr	r3, [pc, #64]	; (10001e78 <sysiniValueB2+0x60>)
10001e38:	22fa      	movs	r2, #250	; 0xfa
10001e3a:	00d2      	lsls	r2, r2, #3
10001e3c:	801a      	strh	r2, [r3, #0]
		   val_Spannung_min=3600;
10001e3e:	4b0f      	ldr	r3, [pc, #60]	; (10001e7c <sysiniValueB2+0x64>)
10001e40:	22e1      	movs	r2, #225	; 0xe1
10001e42:	0112      	lsls	r2, r2, #4
10001e44:	801a      	strh	r2, [r3, #0]
		   val_Spannung_max=4200;
10001e46:	4b0e      	ldr	r3, [pc, #56]	; (10001e80 <sysiniValueB2+0x68>)
10001e48:	4a0e      	ldr	r2, [pc, #56]	; (10001e84 <sysiniValueB2+0x6c>)
10001e4a:	801a      	strh	r2, [r3, #0]
		   led_grupp=10;
10001e4c:	4b0e      	ldr	r3, [pc, #56]	; (10001e88 <sysiniValueB2+0x70>)
10001e4e:	220a      	movs	r2, #10
10001e50:	801a      	strh	r2, [r3, #0]
		   led_Strom=0065;
10001e52:	4b0e      	ldr	r3, [pc, #56]	; (10001e8c <sysiniValueB2+0x74>)
10001e54:	2235      	movs	r2, #53	; 0x35
10001e56:	801a      	strh	r2, [r3, #0]

    	   node_id_neu = 1;
10001e58:	4b0d      	ldr	r3, [pc, #52]	; (10001e90 <sysiniValueB2+0x78>)
10001e5a:	2201      	movs	r2, #1
10001e5c:	701a      	strb	r2, [r3, #0]
 }
10001e5e:	46bd      	mov	sp, r7
10001e60:	bd80      	pop	{r7, pc}
10001e62:	46c0      	nop			; (mov r8, r8)
10001e64:	20000836 	.word	0x20000836
10001e68:	20000844 	.word	0x20000844
10001e6c:	20000860 	.word	0x20000860
10001e70:	00001234 	.word	0x00001234
10001e74:	2000085c 	.word	0x2000085c
10001e78:	200008f6 	.word	0x200008f6
10001e7c:	2000083a 	.word	0x2000083a
10001e80:	200008be 	.word	0x200008be
10001e84:	00001068 	.word	0x00001068
10001e88:	20000834 	.word	0x20000834
10001e8c:	20000858 	.word	0x20000858
10001e90:	200007ca 	.word	0x200007ca

10001e94 <sysiniValueB4>:

 void sysiniValueB4(void)
 {
10001e94:	b580      	push	{r7, lr}
10001e96:	af00      	add	r7, sp, #0
	 Dimm_Gamma=10;
10001e98:	4b26      	ldr	r3, [pc, #152]	; (10001f34 <sysiniValueB4+0xa0>)
10001e9a:	220a      	movs	r2, #10
10001e9c:	701a      	strb	r2, [r3, #0]
	 Dimm_Stufen=10;
10001e9e:	4b26      	ldr	r3, [pc, #152]	; (10001f38 <sysiniValueB4+0xa4>)
10001ea0:	220a      	movs	r2, #10
10001ea2:	701a      	strb	r2, [r3, #0]
	 Dimm_StufenGR=10;
10001ea4:	4b25      	ldr	r3, [pc, #148]	; (10001f3c <sysiniValueB4+0xa8>)
10001ea6:	220a      	movs	r2, #10
10001ea8:	701a      	strb	r2, [r3, #0]
	 Dimm_Valu=10;
10001eaa:	4b25      	ldr	r3, [pc, #148]	; (10001f40 <sysiniValueB4+0xac>)
10001eac:	220a      	movs	r2, #10
10001eae:	701a      	strb	r2, [r3, #0]
	 Smooth_Value=10;
10001eb0:	4b24      	ldr	r3, [pc, #144]	; (10001f44 <sysiniValueB4+0xb0>)
10001eb2:	220a      	movs	r2, #10
10001eb4:	801a      	strh	r2, [r3, #0]
	 linearwalk_gen= 0xb0;
10001eb6:	4b24      	ldr	r3, [pc, #144]	; (10001f48 <sysiniValueB4+0xb4>)
10001eb8:	22b0      	movs	r2, #176	; 0xb0
10001eba:	801a      	strh	r2, [r3, #0]
	 Farbe_wwcw_Quot_gen=0xffff;
10001ebc:	4b23      	ldr	r3, [pc, #140]	; (10001f4c <sysiniValueB4+0xb8>)
10001ebe:	2201      	movs	r2, #1
10001ec0:	4252      	negs	r2, r2
10001ec2:	801a      	strh	r2, [r3, #0]
	 Reserve_1=0;
10001ec4:	4b22      	ldr	r3, [pc, #136]	; (10001f50 <sysiniValueB4+0xbc>)
10001ec6:	2200      	movs	r2, #0
10001ec8:	801a      	strh	r2, [r3, #0]
	 Dimm_Max_WW=1000;
10001eca:	4b22      	ldr	r3, [pc, #136]	; (10001f54 <sysiniValueB4+0xc0>)
10001ecc:	22fa      	movs	r2, #250	; 0xfa
10001ece:	0092      	lsls	r2, r2, #2
10001ed0:	801a      	strh	r2, [r3, #0]
	 Dimm_Max_CW=1000;
10001ed2:	4b21      	ldr	r3, [pc, #132]	; (10001f58 <sysiniValueB4+0xc4>)
10001ed4:	22fa      	movs	r2, #250	; 0xfa
10001ed6:	0092      	lsls	r2, r2, #2
10001ed8:	801a      	strh	r2, [r3, #0]

	linearwalk_ww1 = linearwalk_gen;
10001eda:	4b1b      	ldr	r3, [pc, #108]	; (10001f48 <sysiniValueB4+0xb4>)
10001edc:	881a      	ldrh	r2, [r3, #0]
10001ede:	4b1f      	ldr	r3, [pc, #124]	; (10001f5c <sysiniValueB4+0xc8>)
10001ee0:	801a      	strh	r2, [r3, #0]
	linearwalk_ww2 = linearwalk_gen;
10001ee2:	4b19      	ldr	r3, [pc, #100]	; (10001f48 <sysiniValueB4+0xb4>)
10001ee4:	881a      	ldrh	r2, [r3, #0]
10001ee6:	4b1e      	ldr	r3, [pc, #120]	; (10001f60 <sysiniValueB4+0xcc>)
10001ee8:	801a      	strh	r2, [r3, #0]
	linearwalk_cw1 = linearwalk_gen;
10001eea:	4b17      	ldr	r3, [pc, #92]	; (10001f48 <sysiniValueB4+0xb4>)
10001eec:	881a      	ldrh	r2, [r3, #0]
10001eee:	4b1d      	ldr	r3, [pc, #116]	; (10001f64 <sysiniValueB4+0xd0>)
10001ef0:	801a      	strh	r2, [r3, #0]
	linearwalk_cw2 = linearwalk_gen;
10001ef2:	4b15      	ldr	r3, [pc, #84]	; (10001f48 <sysiniValueB4+0xb4>)
10001ef4:	881a      	ldrh	r2, [r3, #0]
10001ef6:	4b1c      	ldr	r3, [pc, #112]	; (10001f68 <sysiniValueB4+0xd4>)
10001ef8:	801a      	strh	r2, [r3, #0]

	Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
10001efa:	4b14      	ldr	r3, [pc, #80]	; (10001f4c <sysiniValueB4+0xb8>)
10001efc:	881b      	ldrh	r3, [r3, #0]
10001efe:	0a1b      	lsrs	r3, r3, #8
10001f00:	b29a      	uxth	r2, r3
10001f02:	4b1a      	ldr	r3, [pc, #104]	; (10001f6c <sysiniValueB4+0xd8>)
10001f04:	801a      	strh	r2, [r3, #0]
	Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
10001f06:	4b11      	ldr	r3, [pc, #68]	; (10001f4c <sysiniValueB4+0xb8>)
10001f08:	881b      	ldrh	r3, [r3, #0]
10001f0a:	0a1b      	lsrs	r3, r3, #8
10001f0c:	b29a      	uxth	r2, r3
10001f0e:	4b18      	ldr	r3, [pc, #96]	; (10001f70 <sysiniValueB4+0xdc>)
10001f10:	801a      	strh	r2, [r3, #0]
	Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0x00ff;
10001f12:	4b0e      	ldr	r3, [pc, #56]	; (10001f4c <sysiniValueB4+0xb8>)
10001f14:	881b      	ldrh	r3, [r3, #0]
10001f16:	22ff      	movs	r2, #255	; 0xff
10001f18:	4013      	ands	r3, r2
10001f1a:	b29a      	uxth	r2, r3
10001f1c:	4b15      	ldr	r3, [pc, #84]	; (10001f74 <sysiniValueB4+0xe0>)
10001f1e:	801a      	strh	r2, [r3, #0]
	Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0x00ff;
10001f20:	4b0a      	ldr	r3, [pc, #40]	; (10001f4c <sysiniValueB4+0xb8>)
10001f22:	881b      	ldrh	r3, [r3, #0]
10001f24:	22ff      	movs	r2, #255	; 0xff
10001f26:	4013      	ands	r3, r2
10001f28:	b29a      	uxth	r2, r3
10001f2a:	4b13      	ldr	r3, [pc, #76]	; (10001f78 <sysiniValueB4+0xe4>)
10001f2c:	801a      	strh	r2, [r3, #0]
 }
10001f2e:	46bd      	mov	sp, r7
10001f30:	bd80      	pop	{r7, pc}
10001f32:	46c0      	nop			; (mov r8, r8)
10001f34:	20000862 	.word	0x20000862
10001f38:	20000840 	.word	0x20000840
10001f3c:	2000088a 	.word	0x2000088a
10001f40:	20000814 	.word	0x20000814
10001f44:	200008aa 	.word	0x200008aa
10001f48:	2000054a 	.word	0x2000054a
10001f4c:	200008a0 	.word	0x200008a0
10001f50:	200008b8 	.word	0x200008b8
10001f54:	20000838 	.word	0x20000838
10001f58:	2000088c 	.word	0x2000088c
10001f5c:	200007ec 	.word	0x200007ec
10001f60:	20000842 	.word	0x20000842
10001f64:	20000908 	.word	0x20000908
10001f68:	2000083e 	.word	0x2000083e
10001f6c:	20000832 	.word	0x20000832
10001f70:	200008f4 	.word	0x200008f4
10001f74:	2000081c 	.word	0x2000081c
10001f78:	200008a6 	.word	0x200008a6

10001f7c <sysiniValueB5>:

 void sysiniValueB5(void)
 {
10001f7c:	b580      	push	{r7, lr}
10001f7e:	af00      	add	r7, sp, #0
	 RegOnOff = RegOnOff_OFFvalue;
10001f80:	4b0e      	ldr	r3, [pc, #56]	; (10001fbc <sysiniValueB5+0x40>)
10001f82:	2205      	movs	r2, #5
10001f84:	701a      	strb	r2, [r3, #0]
	 RegOnOff2 = 0;
10001f86:	4b0e      	ldr	r3, [pc, #56]	; (10001fc0 <sysiniValueB5+0x44>)
10001f88:	2200      	movs	r2, #0
10001f8a:	701a      	strb	r2, [r3, #0]
	 Reserve_2 = 0;
10001f8c:	4b0d      	ldr	r3, [pc, #52]	; (10001fc4 <sysiniValueB5+0x48>)
10001f8e:	2200      	movs	r2, #0
10001f90:	801a      	strh	r2, [r3, #0]
	 dimOff_Ww = 4095;
10001f92:	4b0d      	ldr	r3, [pc, #52]	; (10001fc8 <sysiniValueB5+0x4c>)
10001f94:	4a0d      	ldr	r2, [pc, #52]	; (10001fcc <sysiniValueB5+0x50>)
10001f96:	801a      	strh	r2, [r3, #0]
	 dimOff_Cw = 4095;
10001f98:	4b0d      	ldr	r3, [pc, #52]	; (10001fd0 <sysiniValueB5+0x54>)
10001f9a:	4a0c      	ldr	r2, [pc, #48]	; (10001fcc <sysiniValueB5+0x50>)
10001f9c:	801a      	strh	r2, [r3, #0]
	 dimNorm1_Ww = 0x01ff;
10001f9e:	4b0d      	ldr	r3, [pc, #52]	; (10001fd4 <sysiniValueB5+0x58>)
10001fa0:	4a0d      	ldr	r2, [pc, #52]	; (10001fd8 <sysiniValueB5+0x5c>)
10001fa2:	801a      	strh	r2, [r3, #0]
	 dimNorm1_Cw = 0x01ff;
10001fa4:	4b0d      	ldr	r3, [pc, #52]	; (10001fdc <sysiniValueB5+0x60>)
10001fa6:	4a0c      	ldr	r2, [pc, #48]	; (10001fd8 <sysiniValueB5+0x5c>)
10001fa8:	801a      	strh	r2, [r3, #0]
	 dimNorm2_Ww = 0x02ff;
10001faa:	4b0d      	ldr	r3, [pc, #52]	; (10001fe0 <sysiniValueB5+0x64>)
10001fac:	4a0d      	ldr	r2, [pc, #52]	; (10001fe4 <sysiniValueB5+0x68>)
10001fae:	801a      	strh	r2, [r3, #0]
	 dimNorm2_Cw = 0x02ff;
10001fb0:	4b0d      	ldr	r3, [pc, #52]	; (10001fe8 <sysiniValueB5+0x6c>)
10001fb2:	4a0c      	ldr	r2, [pc, #48]	; (10001fe4 <sysiniValueB5+0x68>)
10001fb4:	801a      	strh	r2, [r3, #0]
 }
10001fb6:	46bd      	mov	sp, r7
10001fb8:	bd80      	pop	{r7, pc}
10001fba:	46c0      	nop			; (mov r8, r8)
10001fbc:	2000085a 	.word	0x2000085a
10001fc0:	20000818 	.word	0x20000818
10001fc4:	200007f4 	.word	0x200007f4
10001fc8:	20000900 	.word	0x20000900
10001fcc:	00000fff 	.word	0x00000fff
10001fd0:	20000864 	.word	0x20000864
10001fd4:	200008a4 	.word	0x200008a4
10001fd8:	000001ff 	.word	0x000001ff
10001fdc:	200008b2 	.word	0x200008b2
10001fe0:	200007c8 	.word	0x200007c8
10001fe4:	000002ff 	.word	0x000002ff
10001fe8:	20000970 	.word	0x20000970

10001fec <bcuInit>:

 //-----------------------------------------------
 // BCCU Vorgaben

 void bcuInit(void)
 {
10001fec:	b580      	push	{r7, lr}
10001fee:	af00      	add	r7, sp, #0
		switch  (RegOnOff)
10001ff0:	4b19      	ldr	r3, [pc, #100]	; (10002058 <bcuInit+0x6c>)
10001ff2:	781b      	ldrb	r3, [r3, #0]
10001ff4:	2b05      	cmp	r3, #5
10001ff6:	d82c      	bhi.n	10002052 <bcuInit+0x66>
10001ff8:	009a      	lsls	r2, r3, #2
10001ffa:	4b18      	ldr	r3, [pc, #96]	; (1000205c <bcuInit+0x70>)
10001ffc:	18d3      	adds	r3, r2, r3
10001ffe:	681b      	ldr	r3, [r3, #0]
10002000:	469f      	mov	pc, r3
		{
		case RegOnOff_0Proz : 		dimAkt_Ww = 0;
10002002:	4b17      	ldr	r3, [pc, #92]	; (10002060 <bcuInit+0x74>)
10002004:	2200      	movs	r2, #0
10002006:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = 0;
10002008:	4b16      	ldr	r3, [pc, #88]	; (10002064 <bcuInit+0x78>)
1000200a:	2200      	movs	r2, #0
1000200c:	801a      	strh	r2, [r3, #0]
									break;
1000200e:	e021      	b.n	10002054 <bcuInit+0x68>
		case RegOnOff_100Proz : 	dimAkt_Ww = 0x7fff;
10002010:	4b13      	ldr	r3, [pc, #76]	; (10002060 <bcuInit+0x74>)
10002012:	4a15      	ldr	r2, [pc, #84]	; (10002068 <bcuInit+0x7c>)
10002014:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = 0x7fff;
10002016:	4b13      	ldr	r3, [pc, #76]	; (10002064 <bcuInit+0x78>)
10002018:	4a13      	ldr	r2, [pc, #76]	; (10002068 <bcuInit+0x7c>)
1000201a:	801a      	strh	r2, [r3, #0]
									break;
1000201c:	e01a      	b.n	10002054 <bcuInit+0x68>
		case RegOnOff_N1value : 	dimAkt_Ww = dimNorm1_Ww;
1000201e:	4b13      	ldr	r3, [pc, #76]	; (1000206c <bcuInit+0x80>)
10002020:	881a      	ldrh	r2, [r3, #0]
10002022:	4b0f      	ldr	r3, [pc, #60]	; (10002060 <bcuInit+0x74>)
10002024:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimNorm1_Cw;
10002026:	4b12      	ldr	r3, [pc, #72]	; (10002070 <bcuInit+0x84>)
10002028:	881a      	ldrh	r2, [r3, #0]
1000202a:	4b0e      	ldr	r3, [pc, #56]	; (10002064 <bcuInit+0x78>)
1000202c:	801a      	strh	r2, [r3, #0]
		case RegOnOff_N2value : 	dimAkt_Ww = dimNorm2_Ww;
1000202e:	4b11      	ldr	r3, [pc, #68]	; (10002074 <bcuInit+0x88>)
10002030:	881a      	ldrh	r2, [r3, #0]
10002032:	4b0b      	ldr	r3, [pc, #44]	; (10002060 <bcuInit+0x74>)
10002034:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimNorm2_Cw;
10002036:	4b10      	ldr	r3, [pc, #64]	; (10002078 <bcuInit+0x8c>)
10002038:	881a      	ldrh	r2, [r3, #0]
1000203a:	4b0a      	ldr	r3, [pc, #40]	; (10002064 <bcuInit+0x78>)
1000203c:	801a      	strh	r2, [r3, #0]
									break;
1000203e:	e009      	b.n	10002054 <bcuInit+0x68>
		case RegOnOff_OFFvalue : 	dimAkt_Ww = dimOff_Ww;
10002040:	4b0e      	ldr	r3, [pc, #56]	; (1000207c <bcuInit+0x90>)
10002042:	881a      	ldrh	r2, [r3, #0]
10002044:	4b06      	ldr	r3, [pc, #24]	; (10002060 <bcuInit+0x74>)
10002046:	801a      	strh	r2, [r3, #0]
				 	 	 	 	 	dimAkt_Cw = dimOff_Cw;
10002048:	4b0d      	ldr	r3, [pc, #52]	; (10002080 <bcuInit+0x94>)
1000204a:	881a      	ldrh	r2, [r3, #0]
1000204c:	4b05      	ldr	r3, [pc, #20]	; (10002064 <bcuInit+0x78>)
1000204e:	801a      	strh	r2, [r3, #0]
									break;
10002050:	e000      	b.n	10002054 <bcuInit+0x68>
		default:
									break;
10002052:	46c0      	nop			; (mov r8, r8)
		}

 }
10002054:	46bd      	mov	sp, r7
10002056:	bd80      	pop	{r7, pc}
10002058:	2000085a 	.word	0x2000085a
1000205c:	100094dc 	.word	0x100094dc
10002060:	200008ac 	.word	0x200008ac
10002064:	200008c0 	.word	0x200008c0
10002068:	00007fff 	.word	0x00007fff
1000206c:	200008a4 	.word	0x200008a4
10002070:	200008b2 	.word	0x200008b2
10002074:	200007c8 	.word	0x200007c8
10002078:	20000970 	.word	0x20000970
1000207c:	20000900 	.word	0x20000900
10002080:	20000864 	.word	0x20000864

10002084 <bcuUebergabe>:
 //----------------------------------

 void bcuUebergabe(void)
 {
10002084:	b580      	push	{r7, lr}
10002086:	af00      	add	r7, sp, #0
//	 PDM_BCCU_AbortLinearWalk(&PDM_BCCU_0);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_1);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_2);
	//  PDM_BCCU_AbortLinearWalk(&PDM_BCCU_3);

 PDM_BCCU_SetIntensity(&PDM_BCCU_0,Farbe_ww2);
10002088:	4b20      	ldr	r3, [pc, #128]	; (1000210c <bcuUebergabe+0x88>)
1000208a:	881b      	ldrh	r3, [r3, #0]
1000208c:	1c1a      	adds	r2, r3, #0
1000208e:	4b20      	ldr	r3, [pc, #128]	; (10002110 <bcuUebergabe+0x8c>)
10002090:	1c18      	adds	r0, r3, #0
10002092:	1c11      	adds	r1, r2, #0
10002094:	f002 feaa 	bl	10004dec <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_1,Farbe_cw2);
10002098:	4b1e      	ldr	r3, [pc, #120]	; (10002114 <bcuUebergabe+0x90>)
1000209a:	881b      	ldrh	r3, [r3, #0]
1000209c:	1c1a      	adds	r2, r3, #0
1000209e:	4b1e      	ldr	r3, [pc, #120]	; (10002118 <bcuUebergabe+0x94>)
100020a0:	1c18      	adds	r0, r3, #0
100020a2:	1c11      	adds	r1, r2, #0
100020a4:	f002 fea2 	bl	10004dec <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_2,Farbe_ww1);
100020a8:	4b1c      	ldr	r3, [pc, #112]	; (1000211c <bcuUebergabe+0x98>)
100020aa:	881b      	ldrh	r3, [r3, #0]
100020ac:	1c1a      	adds	r2, r3, #0
100020ae:	4b1c      	ldr	r3, [pc, #112]	; (10002120 <bcuUebergabe+0x9c>)
100020b0:	1c18      	adds	r0, r3, #0
100020b2:	1c11      	adds	r1, r2, #0
100020b4:	f002 fe9a 	bl	10004dec <PDM_BCCU_SetIntensity>
 PDM_BCCU_SetIntensity(&PDM_BCCU_3,Farbe_cw1);
100020b8:	4b1a      	ldr	r3, [pc, #104]	; (10002124 <bcuUebergabe+0xa0>)
100020ba:	881b      	ldrh	r3, [r3, #0]
100020bc:	1c1a      	adds	r2, r3, #0
100020be:	4b1a      	ldr	r3, [pc, #104]	; (10002128 <bcuUebergabe+0xa4>)
100020c0:	1c18      	adds	r0, r3, #0
100020c2:	1c11      	adds	r1, r2, #0
100020c4:	f002 fe92 	bl	10004dec <PDM_BCCU_SetIntensity>

 PDM_BCCU_SetLinearWalk(&PDM_BCCU_0,linearwalk_ww2); // Go to target intensity slowly
100020c8:	4b18      	ldr	r3, [pc, #96]	; (1000212c <bcuUebergabe+0xa8>)
100020ca:	881b      	ldrh	r3, [r3, #0]
100020cc:	1c1a      	adds	r2, r3, #0
100020ce:	4b10      	ldr	r3, [pc, #64]	; (10002110 <bcuUebergabe+0x8c>)
100020d0:	1c18      	adds	r0, r3, #0
100020d2:	1c11      	adds	r1, r2, #0
100020d4:	f002 fe9a 	bl	10004e0c <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_1,linearwalk_cw2); // Go to target intensity slowly
100020d8:	4b15      	ldr	r3, [pc, #84]	; (10002130 <bcuUebergabe+0xac>)
100020da:	881b      	ldrh	r3, [r3, #0]
100020dc:	1c1a      	adds	r2, r3, #0
100020de:	4b0e      	ldr	r3, [pc, #56]	; (10002118 <bcuUebergabe+0x94>)
100020e0:	1c18      	adds	r0, r3, #0
100020e2:	1c11      	adds	r1, r2, #0
100020e4:	f002 fe92 	bl	10004e0c <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_2,linearwalk_ww1); // Go to target intensity slowly
100020e8:	4b12      	ldr	r3, [pc, #72]	; (10002134 <bcuUebergabe+0xb0>)
100020ea:	881b      	ldrh	r3, [r3, #0]
100020ec:	1c1a      	adds	r2, r3, #0
100020ee:	4b0c      	ldr	r3, [pc, #48]	; (10002120 <bcuUebergabe+0x9c>)
100020f0:	1c18      	adds	r0, r3, #0
100020f2:	1c11      	adds	r1, r2, #0
100020f4:	f002 fe8a 	bl	10004e0c <PDM_BCCU_SetLinearWalk>
 PDM_BCCU_SetLinearWalk(&PDM_BCCU_3,linearwalk_cw1); // Go to target intensity slowly
100020f8:	4b0f      	ldr	r3, [pc, #60]	; (10002138 <bcuUebergabe+0xb4>)
100020fa:	881b      	ldrh	r3, [r3, #0]
100020fc:	1c1a      	adds	r2, r3, #0
100020fe:	4b0a      	ldr	r3, [pc, #40]	; (10002128 <bcuUebergabe+0xa4>)
10002100:	1c18      	adds	r0, r3, #0
10002102:	1c11      	adds	r1, r2, #0
10002104:	f002 fe82 	bl	10004e0c <PDM_BCCU_SetLinearWalk>
 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_0);
 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_2);

 //PDM_BCCU_StartLinearWalk(&PDM_BCCU_1);
// PDM_BCCU_StartLinearWalk(&PDM_BCCU_3);
 }
10002108:	46bd      	mov	sp, r7
1000210a:	bd80      	pop	{r7, pc}
1000210c:	200007f8 	.word	0x200007f8
10002110:	200005d0 	.word	0x200005d0
10002114:	20000902 	.word	0x20000902
10002118:	20000614 	.word	0x20000614
1000211c:	200007fa 	.word	0x200007fa
10002120:	20000658 	.word	0x20000658
10002124:	20000800 	.word	0x20000800
10002128:	2000069c 	.word	0x2000069c
1000212c:	20000842 	.word	0x20000842
10002130:	2000083e 	.word	0x2000083e
10002134:	200007ec 	.word	0x200007ec
10002138:	20000908 	.word	0x20000908

1000213c <bcuAktBerechnung>:
 //----------------------------------


 //----------------------------------
 void bcuAktBerechnung(void)
  {
1000213c:	b580      	push	{r7, lr}
1000213e:	b082      	sub	sp, #8
10002140:	af00      	add	r7, sp, #0
	 uint32_t 	VarA;

     Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
10002142:	4b28      	ldr	r3, [pc, #160]	; (100021e4 <bcuAktBerechnung+0xa8>)
10002144:	881b      	ldrh	r3, [r3, #0]
10002146:	0a1b      	lsrs	r3, r3, #8
10002148:	b29a      	uxth	r2, r3
1000214a:	4b27      	ldr	r3, [pc, #156]	; (100021e8 <bcuAktBerechnung+0xac>)
1000214c:	801a      	strh	r2, [r3, #0]
     Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
1000214e:	4b25      	ldr	r3, [pc, #148]	; (100021e4 <bcuAktBerechnung+0xa8>)
10002150:	881b      	ldrh	r3, [r3, #0]
10002152:	0a1b      	lsrs	r3, r3, #8
10002154:	b29a      	uxth	r2, r3
10002156:	4b25      	ldr	r3, [pc, #148]	; (100021ec <bcuAktBerechnung+0xb0>)
10002158:	801a      	strh	r2, [r3, #0]
     Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0xff;
1000215a:	4b22      	ldr	r3, [pc, #136]	; (100021e4 <bcuAktBerechnung+0xa8>)
1000215c:	881b      	ldrh	r3, [r3, #0]
1000215e:	22ff      	movs	r2, #255	; 0xff
10002160:	4013      	ands	r3, r2
10002162:	b29a      	uxth	r2, r3
10002164:	4b22      	ldr	r3, [pc, #136]	; (100021f0 <bcuAktBerechnung+0xb4>)
10002166:	801a      	strh	r2, [r3, #0]
     Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0xff;
10002168:	4b1e      	ldr	r3, [pc, #120]	; (100021e4 <bcuAktBerechnung+0xa8>)
1000216a:	881b      	ldrh	r3, [r3, #0]
1000216c:	22ff      	movs	r2, #255	; 0xff
1000216e:	4013      	ands	r3, r2
10002170:	b29a      	uxth	r2, r3
10002172:	4b20      	ldr	r3, [pc, #128]	; (100021f4 <bcuAktBerechnung+0xb8>)
10002174:	801a      	strh	r2, [r3, #0]

	 VarA = dimAkt_Ww * Farbe_ww1_Quot;
10002176:	4b20      	ldr	r3, [pc, #128]	; (100021f8 <bcuAktBerechnung+0xbc>)
10002178:	881b      	ldrh	r3, [r3, #0]
1000217a:	1c1a      	adds	r2, r3, #0
1000217c:	4b1a      	ldr	r3, [pc, #104]	; (100021e8 <bcuAktBerechnung+0xac>)
1000217e:	881b      	ldrh	r3, [r3, #0]
10002180:	4353      	muls	r3, r2
10002182:	607b      	str	r3, [r7, #4]
	 Farbe_ww1 = (VarA / 0x100) >>4;
10002184:	687b      	ldr	r3, [r7, #4]
10002186:	0a1b      	lsrs	r3, r3, #8
10002188:	091b      	lsrs	r3, r3, #4
1000218a:	b29a      	uxth	r2, r3
1000218c:	4b1b      	ldr	r3, [pc, #108]	; (100021fc <bcuAktBerechnung+0xc0>)
1000218e:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Ww * Farbe_ww2_Quot;
10002190:	4b19      	ldr	r3, [pc, #100]	; (100021f8 <bcuAktBerechnung+0xbc>)
10002192:	881b      	ldrh	r3, [r3, #0]
10002194:	1c1a      	adds	r2, r3, #0
10002196:	4b16      	ldr	r3, [pc, #88]	; (100021f0 <bcuAktBerechnung+0xb4>)
10002198:	881b      	ldrh	r3, [r3, #0]
1000219a:	4353      	muls	r3, r2
1000219c:	607b      	str	r3, [r7, #4]
	 Farbe_ww2 = (VarA / 0x100) >>4;
1000219e:	687b      	ldr	r3, [r7, #4]
100021a0:	0a1b      	lsrs	r3, r3, #8
100021a2:	091b      	lsrs	r3, r3, #4
100021a4:	b29a      	uxth	r2, r3
100021a6:	4b16      	ldr	r3, [pc, #88]	; (10002200 <bcuAktBerechnung+0xc4>)
100021a8:	801a      	strh	r2, [r3, #0]

	 VarA = dimAkt_Cw * Farbe_cw1_Quot;
100021aa:	4b16      	ldr	r3, [pc, #88]	; (10002204 <bcuAktBerechnung+0xc8>)
100021ac:	881b      	ldrh	r3, [r3, #0]
100021ae:	1c1a      	adds	r2, r3, #0
100021b0:	4b0e      	ldr	r3, [pc, #56]	; (100021ec <bcuAktBerechnung+0xb0>)
100021b2:	881b      	ldrh	r3, [r3, #0]
100021b4:	4353      	muls	r3, r2
100021b6:	607b      	str	r3, [r7, #4]
	 Farbe_cw1 = (VarA / 0x100) >>4;
100021b8:	687b      	ldr	r3, [r7, #4]
100021ba:	0a1b      	lsrs	r3, r3, #8
100021bc:	091b      	lsrs	r3, r3, #4
100021be:	b29a      	uxth	r2, r3
100021c0:	4b11      	ldr	r3, [pc, #68]	; (10002208 <bcuAktBerechnung+0xcc>)
100021c2:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Cw * Farbe_cw2_Quot;
100021c4:	4b0f      	ldr	r3, [pc, #60]	; (10002204 <bcuAktBerechnung+0xc8>)
100021c6:	881b      	ldrh	r3, [r3, #0]
100021c8:	1c1a      	adds	r2, r3, #0
100021ca:	4b0a      	ldr	r3, [pc, #40]	; (100021f4 <bcuAktBerechnung+0xb8>)
100021cc:	881b      	ldrh	r3, [r3, #0]
100021ce:	4353      	muls	r3, r2
100021d0:	607b      	str	r3, [r7, #4]
	 Farbe_cw2 = (VarA / 0x100) >>4;
100021d2:	687b      	ldr	r3, [r7, #4]
100021d4:	0a1b      	lsrs	r3, r3, #8
100021d6:	091b      	lsrs	r3, r3, #4
100021d8:	b29a      	uxth	r2, r3
100021da:	4b0c      	ldr	r3, [pc, #48]	; (1000220c <bcuAktBerechnung+0xd0>)
100021dc:	801a      	strh	r2, [r3, #0]
  }
100021de:	46bd      	mov	sp, r7
100021e0:	b002      	add	sp, #8
100021e2:	bd80      	pop	{r7, pc}
100021e4:	200008a0 	.word	0x200008a0
100021e8:	20000832 	.word	0x20000832
100021ec:	200008f4 	.word	0x200008f4
100021f0:	2000081c 	.word	0x2000081c
100021f4:	200008a6 	.word	0x200008a6
100021f8:	200008ac 	.word	0x200008ac
100021fc:	200007fa 	.word	0x200007fa
10002200:	200007f8 	.word	0x200007f8
10002204:	200008c0 	.word	0x200008c0
10002208:	20000800 	.word	0x20000800
1000220c:	20000902 	.word	0x20000902

10002210 <bcuColorBerechnung>:
	 Farbe_cw2 = (VarA / 0x100) >>4;
  }
 //----------------------------------

 void bcuColorBerechnung(void)
  {
10002210:	b580      	push	{r7, lr}
10002212:	b082      	sub	sp, #8
10002214:	af00      	add	r7, sp, #0
	 uint32_t 	VarA;

	 dimAkt_Ww = 0xffff;
10002216:	4b1e      	ldr	r3, [pc, #120]	; (10002290 <bcuColorBerechnung+0x80>)
10002218:	2201      	movs	r2, #1
1000221a:	4252      	negs	r2, r2
1000221c:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Ww * Brightness_Gen;
1000221e:	4b1c      	ldr	r3, [pc, #112]	; (10002290 <bcuColorBerechnung+0x80>)
10002220:	881b      	ldrh	r3, [r3, #0]
10002222:	1c1a      	adds	r2, r3, #0
10002224:	4b1b      	ldr	r3, [pc, #108]	; (10002294 <bcuColorBerechnung+0x84>)
10002226:	881b      	ldrh	r3, [r3, #0]
10002228:	4353      	muls	r3, r2
1000222a:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
1000222c:	687b      	ldr	r3, [r7, #4]
1000222e:	0c1b      	lsrs	r3, r3, #16
10002230:	607b      	str	r3, [r7, #4]
	 VarA = VarA * (0xffff - ColorQuot_Gen);
10002232:	4b19      	ldr	r3, [pc, #100]	; (10002298 <bcuColorBerechnung+0x88>)
10002234:	881b      	ldrh	r3, [r3, #0]
10002236:	1c1a      	adds	r2, r3, #0
10002238:	4b18      	ldr	r3, [pc, #96]	; (1000229c <bcuColorBerechnung+0x8c>)
1000223a:	1a9b      	subs	r3, r3, r2
1000223c:	1c1a      	adds	r2, r3, #0
1000223e:	687b      	ldr	r3, [r7, #4]
10002240:	4353      	muls	r3, r2
10002242:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
10002244:	687b      	ldr	r3, [r7, #4]
10002246:	0c1b      	lsrs	r3, r3, #16
10002248:	607b      	str	r3, [r7, #4]
	 dimAkt_Ww = VarA;
1000224a:	687b      	ldr	r3, [r7, #4]
1000224c:	b29a      	uxth	r2, r3
1000224e:	4b10      	ldr	r3, [pc, #64]	; (10002290 <bcuColorBerechnung+0x80>)
10002250:	801a      	strh	r2, [r3, #0]

	 dimAkt_Cw = 0xffff;
10002252:	4b13      	ldr	r3, [pc, #76]	; (100022a0 <bcuColorBerechnung+0x90>)
10002254:	2201      	movs	r2, #1
10002256:	4252      	negs	r2, r2
10002258:	801a      	strh	r2, [r3, #0]
	 VarA = dimAkt_Cw * Brightness_Gen;
1000225a:	4b11      	ldr	r3, [pc, #68]	; (100022a0 <bcuColorBerechnung+0x90>)
1000225c:	881b      	ldrh	r3, [r3, #0]
1000225e:	1c1a      	adds	r2, r3, #0
10002260:	4b0c      	ldr	r3, [pc, #48]	; (10002294 <bcuColorBerechnung+0x84>)
10002262:	881b      	ldrh	r3, [r3, #0]
10002264:	4353      	muls	r3, r2
10002266:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
10002268:	687b      	ldr	r3, [r7, #4]
1000226a:	0c1b      	lsrs	r3, r3, #16
1000226c:	607b      	str	r3, [r7, #4]
	 VarA = VarA * ColorQuot_Gen;
1000226e:	4b0a      	ldr	r3, [pc, #40]	; (10002298 <bcuColorBerechnung+0x88>)
10002270:	881b      	ldrh	r3, [r3, #0]
10002272:	1c1a      	adds	r2, r3, #0
10002274:	687b      	ldr	r3, [r7, #4]
10002276:	4353      	muls	r3, r2
10002278:	607b      	str	r3, [r7, #4]
	 VarA = VarA>>16;
1000227a:	687b      	ldr	r3, [r7, #4]
1000227c:	0c1b      	lsrs	r3, r3, #16
1000227e:	607b      	str	r3, [r7, #4]
	 dimAkt_Cw = VarA;
10002280:	687b      	ldr	r3, [r7, #4]
10002282:	b29a      	uxth	r2, r3
10002284:	4b06      	ldr	r3, [pc, #24]	; (100022a0 <bcuColorBerechnung+0x90>)
10002286:	801a      	strh	r2, [r3, #0]
  }
10002288:	46bd      	mov	sp, r7
1000228a:	b002      	add	sp, #8
1000228c:	bd80      	pop	{r7, pc}
1000228e:	46c0      	nop			; (mov r8, r8)
10002290:	200008ac 	.word	0x200008ac
10002294:	2000054c 	.word	0x2000054c
10002298:	2000054e 	.word	0x2000054e
1000229c:	0000ffff 	.word	0x0000ffff
100022a0:	200008c0 	.word	0x200008c0

100022a4 <Offlight_zahler_write>:
 //----------------------------------



 void Offlight_zahler_write(void)
 {
100022a4:	b580      	push	{r7, lr}
100022a6:	b082      	sub	sp, #8
100022a8:	af00      	add	r7, sp, #0
     uint8_t a;
	 if(RegOnOff == RegOnOff_OFFvalue)
100022aa:	4b3b      	ldr	r3, [pc, #236]	; (10002398 <Offlight_zahler_write+0xf4>)
100022ac:	781b      	ldrb	r3, [r3, #0]
100022ae:	2b05      	cmp	r3, #5
100022b0:	d000      	beq.n	100022b4 <Offlight_zahler_write+0x10>
100022b2:	e06e      	b.n	10002392 <Offlight_zahler_write+0xee>
	 {
	 zahler_offlight=zahler_offlight+1;
100022b4:	4b39      	ldr	r3, [pc, #228]	; (1000239c <Offlight_zahler_write+0xf8>)
100022b6:	881b      	ldrh	r3, [r3, #0]
100022b8:	3301      	adds	r3, #1
100022ba:	b29a      	uxth	r2, r3
100022bc:	4b37      	ldr	r3, [pc, #220]	; (1000239c <Offlight_zahler_write+0xf8>)
100022be:	801a      	strh	r2, [r3, #0]

	  if(zahler_offlight >= con_zahler_offlight)
100022c0:	4b36      	ldr	r3, [pc, #216]	; (1000239c <Offlight_zahler_write+0xf8>)
100022c2:	881b      	ldrh	r3, [r3, #0]
100022c4:	2b3b      	cmp	r3, #59	; 0x3b
100022c6:	d964      	bls.n	10002392 <Offlight_zahler_write+0xee>
	  {
		     zahler_offlight=0;
100022c8:	4b34      	ldr	r3, [pc, #208]	; (1000239c <Offlight_zahler_write+0xf8>)
100022ca:	2200      	movs	r2, #0
100022cc:	801a      	strh	r2, [r3, #0]
			a = read_off_light_EEprom();
100022ce:	f7ff fc2d 	bl	10001b2c <read_off_light_EEprom>
100022d2:	1c02      	adds	r2, r0, #0
100022d4:	1dfb      	adds	r3, r7, #7
100022d6:	701a      	strb	r2, [r3, #0]
			if (a == 0x03)
100022d8:	1dfb      	adds	r3, r7, #7
100022da:	781b      	ldrb	r3, [r3, #0]
100022dc:	2b03      	cmp	r3, #3
100022de:	d152      	bne.n	10002386 <Offlight_zahler_write+0xe2>
			{
			dimOff_Ww = dimAkt_Ww;
100022e0:	4b2f      	ldr	r3, [pc, #188]	; (100023a0 <Offlight_zahler_write+0xfc>)
100022e2:	881a      	ldrh	r2, [r3, #0]
100022e4:	4b2f      	ldr	r3, [pc, #188]	; (100023a4 <Offlight_zahler_write+0x100>)
100022e6:	801a      	strh	r2, [r3, #0]
			dimOff_Cw = dimAkt_Cw;
100022e8:	4b2f      	ldr	r3, [pc, #188]	; (100023a8 <Offlight_zahler_write+0x104>)
100022ea:	881a      	ldrh	r2, [r3, #0]
100022ec:	4b2f      	ldr	r3, [pc, #188]	; (100023ac <Offlight_zahler_write+0x108>)
100022ee:	801a      	strh	r2, [r3, #0]

			 if ((ReadBuffer2[4] == (dimOff_Ww / 0x100)) && ( ReadBuffer2[5] == (dimOff_Ww & 0xff) ) && (ReadBuffer2[6] == (dimOff_Cw / 0x100)) && (ReadBuffer2[7] == (dimOff_Cw & 0xff)) )
100022f0:	4b2f      	ldr	r3, [pc, #188]	; (100023b0 <Offlight_zahler_write+0x10c>)
100022f2:	791b      	ldrb	r3, [r3, #4]
100022f4:	b29a      	uxth	r2, r3
100022f6:	4b2b      	ldr	r3, [pc, #172]	; (100023a4 <Offlight_zahler_write+0x100>)
100022f8:	881b      	ldrh	r3, [r3, #0]
100022fa:	0a1b      	lsrs	r3, r3, #8
100022fc:	b29b      	uxth	r3, r3
100022fe:	429a      	cmp	r2, r3
10002300:	d120      	bne.n	10002344 <Offlight_zahler_write+0xa0>
10002302:	4b2b      	ldr	r3, [pc, #172]	; (100023b0 <Offlight_zahler_write+0x10c>)
10002304:	795b      	ldrb	r3, [r3, #5]
10002306:	1c1a      	adds	r2, r3, #0
10002308:	4b26      	ldr	r3, [pc, #152]	; (100023a4 <Offlight_zahler_write+0x100>)
1000230a:	881b      	ldrh	r3, [r3, #0]
1000230c:	1c19      	adds	r1, r3, #0
1000230e:	23ff      	movs	r3, #255	; 0xff
10002310:	400b      	ands	r3, r1
10002312:	429a      	cmp	r2, r3
10002314:	d116      	bne.n	10002344 <Offlight_zahler_write+0xa0>
10002316:	4b26      	ldr	r3, [pc, #152]	; (100023b0 <Offlight_zahler_write+0x10c>)
10002318:	799b      	ldrb	r3, [r3, #6]
1000231a:	b29a      	uxth	r2, r3
1000231c:	4b23      	ldr	r3, [pc, #140]	; (100023ac <Offlight_zahler_write+0x108>)
1000231e:	881b      	ldrh	r3, [r3, #0]
10002320:	0a1b      	lsrs	r3, r3, #8
10002322:	b29b      	uxth	r3, r3
10002324:	429a      	cmp	r2, r3
10002326:	d10d      	bne.n	10002344 <Offlight_zahler_write+0xa0>
10002328:	4b21      	ldr	r3, [pc, #132]	; (100023b0 <Offlight_zahler_write+0x10c>)
1000232a:	79db      	ldrb	r3, [r3, #7]
1000232c:	1c1a      	adds	r2, r3, #0
1000232e:	4b1f      	ldr	r3, [pc, #124]	; (100023ac <Offlight_zahler_write+0x108>)
10002330:	881b      	ldrh	r3, [r3, #0]
10002332:	1c19      	adds	r1, r3, #0
10002334:	23ff      	movs	r3, #255	; 0xff
10002336:	400b      	ands	r3, r1
10002338:	429a      	cmp	r2, r3
1000233a:	d103      	bne.n	10002344 <Offlight_zahler_write+0xa0>
			 {
		     zahler_offlight=0;
1000233c:	4b17      	ldr	r3, [pc, #92]	; (1000239c <Offlight_zahler_write+0xf8>)
1000233e:	2200      	movs	r2, #0
10002340:	801a      	strh	r2, [r3, #0]
10002342:	e023      	b.n	1000238c <Offlight_zahler_write+0xe8>
			 }
			 else{
		     ReadBuffer2[4] = dimOff_Ww / 0x100;
10002344:	4b17      	ldr	r3, [pc, #92]	; (100023a4 <Offlight_zahler_write+0x100>)
10002346:	881b      	ldrh	r3, [r3, #0]
10002348:	0a1b      	lsrs	r3, r3, #8
1000234a:	b29b      	uxth	r3, r3
1000234c:	b2da      	uxtb	r2, r3
1000234e:	4b18      	ldr	r3, [pc, #96]	; (100023b0 <Offlight_zahler_write+0x10c>)
10002350:	711a      	strb	r2, [r3, #4]
		     ReadBuffer2[5] = dimOff_Ww & 0xff;
10002352:	4b14      	ldr	r3, [pc, #80]	; (100023a4 <Offlight_zahler_write+0x100>)
10002354:	881b      	ldrh	r3, [r3, #0]
10002356:	b2da      	uxtb	r2, r3
10002358:	4b15      	ldr	r3, [pc, #84]	; (100023b0 <Offlight_zahler_write+0x10c>)
1000235a:	715a      	strb	r2, [r3, #5]
		     ReadBuffer2[6] = dimOff_Cw / 0x100;
1000235c:	4b13      	ldr	r3, [pc, #76]	; (100023ac <Offlight_zahler_write+0x108>)
1000235e:	881b      	ldrh	r3, [r3, #0]
10002360:	0a1b      	lsrs	r3, r3, #8
10002362:	b29b      	uxth	r3, r3
10002364:	b2da      	uxtb	r2, r3
10002366:	4b12      	ldr	r3, [pc, #72]	; (100023b0 <Offlight_zahler_write+0x10c>)
10002368:	719a      	strb	r2, [r3, #6]
		     ReadBuffer2[7] = dimOff_Cw & 0xff;
1000236a:	4b10      	ldr	r3, [pc, #64]	; (100023ac <Offlight_zahler_write+0x108>)
1000236c:	881b      	ldrh	r3, [r3, #0]
1000236e:	b2da      	uxtb	r2, r3
10002370:	4b0f      	ldr	r3, [pc, #60]	; (100023b0 <Offlight_zahler_write+0x10c>)
10002372:	71da      	strb	r2, [r3, #7]
		     a = writeOff_light_B5_EEprom();
10002374:	f7ff fcda 	bl	10001d2c <writeOff_light_B5_EEprom>
10002378:	1c02      	adds	r2, r0, #0
1000237a:	1dfb      	adds	r3, r7, #7
1000237c:	701a      	strb	r2, [r3, #0]
		     zahler_offlight=0;
1000237e:	4b07      	ldr	r3, [pc, #28]	; (1000239c <Offlight_zahler_write+0xf8>)
10002380:	2200      	movs	r2, #0
10002382:	801a      	strh	r2, [r3, #0]
10002384:	e002      	b.n	1000238c <Offlight_zahler_write+0xe8>
		    		//    DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
			 }
			}
			else {
			zahler_offlight = con_zahler_offlight/2;
10002386:	4b05      	ldr	r3, [pc, #20]	; (1000239c <Offlight_zahler_write+0xf8>)
10002388:	221e      	movs	r2, #30
1000238a:	801a      	strh	r2, [r3, #0]
			}

	   zahler_offlight=0;
1000238c:	4b03      	ldr	r3, [pc, #12]	; (1000239c <Offlight_zahler_write+0xf8>)
1000238e:	2200      	movs	r2, #0
10002390:	801a      	strh	r2, [r3, #0]
	  }//zahler_offlight
	 }//regonoff
 }
10002392:	46bd      	mov	sp, r7
10002394:	b002      	add	sp, #8
10002396:	bd80      	pop	{r7, pc}
10002398:	2000085a 	.word	0x2000085a
1000239c:	20000768 	.word	0x20000768
100023a0:	200008ac 	.word	0x200008ac
100023a4:	20000900 	.word	0x20000900
100023a8:	200008c0 	.word	0x200008c0
100023ac:	20000864 	.word	0x20000864
100023b0:	20000848 	.word	0x20000848

100023b4 <plus39V_stop>:

 //----------------------------------------------------

 void plus39V_stop (void) // spannung ok
  {
100023b4:	b580      	push	{r7, lr}
100023b6:	af00      	add	r7, sp, #0
	// 	DIGITAL_IO_SetOutputHigh(&xmc_sel_gain);


  }
100023b8:	46bd      	mov	sp, r7
100023ba:	bd80      	pop	{r7, pc}

100023bc <plus39V_start>:

 void plus39V_start (void) // spannung ok
  {
100023bc:	b580      	push	{r7, lr}
100023be:	af00      	add	r7, sp, #0
	// 	DIGITAL_IO_SetOutputHigh(&xmc_sel_gain);

  }
100023c0:	46bd      	mov	sp, r7
100023c2:	bd80      	pop	{r7, pc}

100023c4 <Time1msec>:

 //----------------------------------

  void Time1msec (void) //
  {
100023c4:	b580      	push	{r7, lr}
100023c6:	af00      	add	r7, sp, #0
      ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
100023c8:	4b02      	ldr	r3, [pc, #8]	; (100023d4 <Time1msec+0x10>)
100023ca:	1c18      	adds	r0, r3, #0
100023cc:	f004 feea 	bl	100071a4 <ADC_MEASUREMENT_ADV_SoftwareTrigger>

  }
100023d0:	46bd      	mov	sp, r7
100023d2:	bd80      	pop	{r7, pc}
100023d4:	10009760 	.word	0x10009760

100023d8 <Time20msec>:
  //----------------------------------

   void Time20msec (void) //
   {
100023d8:	b580      	push	{r7, lr}
100023da:	af00      	add	r7, sp, #0

   //    DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
       resultA2 = (3*resultA2 + resultAalt)/4;
100023dc:	4b36      	ldr	r3, [pc, #216]	; (100024b8 <Time20msec+0xe0>)
100023de:	881b      	ldrh	r3, [r3, #0]
100023e0:	1c1a      	adds	r2, r3, #0
100023e2:	1c13      	adds	r3, r2, #0
100023e4:	005b      	lsls	r3, r3, #1
100023e6:	189b      	adds	r3, r3, r2
100023e8:	4a34      	ldr	r2, [pc, #208]	; (100024bc <Time20msec+0xe4>)
100023ea:	8812      	ldrh	r2, [r2, #0]
100023ec:	189b      	adds	r3, r3, r2
100023ee:	2b00      	cmp	r3, #0
100023f0:	da00      	bge.n	100023f4 <Time20msec+0x1c>
100023f2:	3303      	adds	r3, #3
100023f4:	109b      	asrs	r3, r3, #2
100023f6:	b29a      	uxth	r2, r3
100023f8:	4b2f      	ldr	r3, [pc, #188]	; (100024b8 <Time20msec+0xe0>)
100023fa:	801a      	strh	r2, [r3, #0]
       resultB2 = (3*resultB2 + resultBalt)/4;
100023fc:	4b30      	ldr	r3, [pc, #192]	; (100024c0 <Time20msec+0xe8>)
100023fe:	881b      	ldrh	r3, [r3, #0]
10002400:	1c1a      	adds	r2, r3, #0
10002402:	1c13      	adds	r3, r2, #0
10002404:	005b      	lsls	r3, r3, #1
10002406:	189b      	adds	r3, r3, r2
10002408:	4a2e      	ldr	r2, [pc, #184]	; (100024c4 <Time20msec+0xec>)
1000240a:	8812      	ldrh	r2, [r2, #0]
1000240c:	189b      	adds	r3, r3, r2
1000240e:	2b00      	cmp	r3, #0
10002410:	da00      	bge.n	10002414 <Time20msec+0x3c>
10002412:	3303      	adds	r3, #3
10002414:	109b      	asrs	r3, r3, #2
10002416:	b29a      	uxth	r2, r3
10002418:	4b29      	ldr	r3, [pc, #164]	; (100024c0 <Time20msec+0xe8>)
1000241a:	801a      	strh	r2, [r3, #0]
       resultC2 = (3*resultC2 + resultCalt)/4;
1000241c:	4b2a      	ldr	r3, [pc, #168]	; (100024c8 <Time20msec+0xf0>)
1000241e:	881b      	ldrh	r3, [r3, #0]
10002420:	1c1a      	adds	r2, r3, #0
10002422:	1c13      	adds	r3, r2, #0
10002424:	005b      	lsls	r3, r3, #1
10002426:	189b      	adds	r3, r3, r2
10002428:	4a28      	ldr	r2, [pc, #160]	; (100024cc <Time20msec+0xf4>)
1000242a:	8812      	ldrh	r2, [r2, #0]
1000242c:	189b      	adds	r3, r3, r2
1000242e:	2b00      	cmp	r3, #0
10002430:	da00      	bge.n	10002434 <Time20msec+0x5c>
10002432:	3303      	adds	r3, #3
10002434:	109b      	asrs	r3, r3, #2
10002436:	b29a      	uxth	r2, r3
10002438:	4b23      	ldr	r3, [pc, #140]	; (100024c8 <Time20msec+0xf0>)
1000243a:	801a      	strh	r2, [r3, #0]
       resultD2 = (3*resultD2 + resultDalt)/4;
1000243c:	4b24      	ldr	r3, [pc, #144]	; (100024d0 <Time20msec+0xf8>)
1000243e:	881b      	ldrh	r3, [r3, #0]
10002440:	1c1a      	adds	r2, r3, #0
10002442:	1c13      	adds	r3, r2, #0
10002444:	005b      	lsls	r3, r3, #1
10002446:	189b      	adds	r3, r3, r2
10002448:	4a22      	ldr	r2, [pc, #136]	; (100024d4 <Time20msec+0xfc>)
1000244a:	8812      	ldrh	r2, [r2, #0]
1000244c:	189b      	adds	r3, r3, r2
1000244e:	2b00      	cmp	r3, #0
10002450:	da00      	bge.n	10002454 <Time20msec+0x7c>
10002452:	3303      	adds	r3, #3
10002454:	109b      	asrs	r3, r3, #2
10002456:	b29a      	uxth	r2, r3
10002458:	4b1d      	ldr	r3, [pc, #116]	; (100024d0 <Time20msec+0xf8>)
1000245a:	801a      	strh	r2, [r3, #0]
       adc_ready20m=adc_ready20m + 1;
1000245c:	4b1e      	ldr	r3, [pc, #120]	; (100024d8 <Time20msec+0x100>)
1000245e:	881b      	ldrh	r3, [r3, #0]
10002460:	3301      	adds	r3, #1
10002462:	b29a      	uxth	r2, r3
10002464:	4b1c      	ldr	r3, [pc, #112]	; (100024d8 <Time20msec+0x100>)
10002466:	801a      	strh	r2, [r3, #0]

      if (adc_ready20m > 5)
10002468:	4b1b      	ldr	r3, [pc, #108]	; (100024d8 <Time20msec+0x100>)
1000246a:	881b      	ldrh	r3, [r3, #0]
1000246c:	2b05      	cmp	r3, #5
1000246e:	d921      	bls.n	100024b4 <Time20msec+0xdc>
      {
     	//    DIGITAL_IO_ToggleOutput(&LED);
     	 adc_ready20m=0;
10002470:	4b19      	ldr	r3, [pc, #100]	; (100024d8 <Time20msec+0x100>)
10002472:	2200      	movs	r2, #0
10002474:	801a      	strh	r2, [r3, #0]
     	    if (resultA2 < min_EEP_Voltage_Uin)
10002476:	4b10      	ldr	r3, [pc, #64]	; (100024b8 <Time20msec+0xe0>)
10002478:	881b      	ldrh	r3, [r3, #0]
1000247a:	4a18      	ldr	r2, [pc, #96]	; (100024dc <Time20msec+0x104>)
1000247c:	4293      	cmp	r3, r2
1000247e:	d809      	bhi.n	10002494 <Time20msec+0xbc>
     	     {
     	     plus39V_stop();
10002480:	f7ff ff98 	bl	100023b4 <plus39V_stop>
					B_nextLedOff=0;   // schaltet on led beim spannnungsvergleich aus
10002484:	4b16      	ldr	r3, [pc, #88]	; (100024e0 <Time20msec+0x108>)
10002486:	2200      	movs	r2, #0
10002488:	701a      	strb	r2, [r3, #0]
 	 		 	DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
1000248a:	4b16      	ldr	r3, [pc, #88]	; (100024e4 <Time20msec+0x10c>)
1000248c:	1c18      	adds	r0, r3, #0
1000248e:	f7fe fe37 	bl	10001100 <DIGITAL_IO_SetOutputLow>
10002492:	e00f      	b.n	100024b4 <Time20msec+0xdc>
     	     }
     	    else if (resultA2 > minHyst_EEP_Voltage_Uin)
10002494:	4b08      	ldr	r3, [pc, #32]	; (100024b8 <Time20msec+0xe0>)
10002496:	881a      	ldrh	r2, [r3, #0]
10002498:	23bf      	movs	r3, #191	; 0xbf
1000249a:	011b      	lsls	r3, r3, #4
1000249c:	429a      	cmp	r2, r3
1000249e:	d909      	bls.n	100024b4 <Time20msec+0xdc>
 			 {
     	     plus39V_start();
100024a0:	f7ff ff8c 	bl	100023bc <plus39V_start>
				if(	B_nextLedOff==0)
100024a4:	4b0e      	ldr	r3, [pc, #56]	; (100024e0 <Time20msec+0x108>)
100024a6:	781b      	ldrb	r3, [r3, #0]
100024a8:	2b00      	cmp	r3, #0
100024aa:	d103      	bne.n	100024b4 <Time20msec+0xdc>
 	 		 	{DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);}
100024ac:	4b0d      	ldr	r3, [pc, #52]	; (100024e4 <Time20msec+0x10c>)
100024ae:	1c18      	adds	r0, r3, #0
100024b0:	f7fe fe16 	bl	100010e0 <DIGITAL_IO_SetOutputHigh>
 			 }
      }


   }
100024b4:	46bd      	mov	sp, r7
100024b6:	bd80      	pop	{r7, pc}
100024b8:	200008fe 	.word	0x200008fe
100024bc:	200007c4 	.word	0x200007c4
100024c0:	200007fe 	.word	0x200007fe
100024c4:	200008a2 	.word	0x200008a2
100024c8:	200007f6 	.word	0x200007f6
100024cc:	20000906 	.word	0x20000906
100024d0:	20000820 	.word	0x20000820
100024d4:	20000766 	.word	0x20000766
100024d8:	20000764 	.word	0x20000764
100024dc:	00000b9f 	.word	0x00000b9f
100024e0:	2000076d 	.word	0x2000076d
100024e4:	10009688 	.word	0x10009688

100024e8 <firstuartBack>:
  //------------------------------

   void firstuartBack (void) //
   {	if ( B_first_uart == 0 )
100024e8:	b598      	push	{r3, r4, r7, lr}
100024ea:	af00      	add	r7, sp, #0
100024ec:	4b17      	ldr	r3, [pc, #92]	; (1000254c <firstuartBack+0x64>)
100024ee:	781b      	ldrb	r3, [r3, #0]
100024f0:	2b00      	cmp	r3, #0
100024f2:	d129      	bne.n	10002548 <firstuartBack+0x60>
   	   {
	   new_data_HalloBack();
100024f4:	f7ff f894 	bl	10001620 <new_data_HalloBack>
	   new_data[5]= command_firstuartBack ;
100024f8:	4b15      	ldr	r3, [pc, #84]	; (10002550 <firstuartBack+0x68>)
100024fa:	2230      	movs	r2, #48	; 0x30
100024fc:	715a      	strb	r2, [r3, #5]
   	   new_data[6]= Ser_NrH  / 0x100 ;
100024fe:	4b15      	ldr	r3, [pc, #84]	; (10002554 <firstuartBack+0x6c>)
10002500:	881b      	ldrh	r3, [r3, #0]
10002502:	0a1b      	lsrs	r3, r3, #8
10002504:	b29b      	uxth	r3, r3
10002506:	b2da      	uxtb	r2, r3
10002508:	4b11      	ldr	r3, [pc, #68]	; (10002550 <firstuartBack+0x68>)
1000250a:	719a      	strb	r2, [r3, #6]
   	   new_data[7]= Ser_NrH  & 0xff ;
1000250c:	4b11      	ldr	r3, [pc, #68]	; (10002554 <firstuartBack+0x6c>)
1000250e:	881b      	ldrh	r3, [r3, #0]
10002510:	b2da      	uxtb	r2, r3
10002512:	4b0f      	ldr	r3, [pc, #60]	; (10002550 <firstuartBack+0x68>)
10002514:	71da      	strb	r2, [r3, #7]
   	   new_data[8]= Ser_NrL  / 0x100 ;
10002516:	4b10      	ldr	r3, [pc, #64]	; (10002558 <firstuartBack+0x70>)
10002518:	881b      	ldrh	r3, [r3, #0]
1000251a:	0a1b      	lsrs	r3, r3, #8
1000251c:	b29b      	uxth	r3, r3
1000251e:	b2da      	uxtb	r2, r3
10002520:	4b0b      	ldr	r3, [pc, #44]	; (10002550 <firstuartBack+0x68>)
10002522:	721a      	strb	r2, [r3, #8]
   	   new_data[9]= Ser_NrL  & 0xff ;
10002524:	4b0c      	ldr	r3, [pc, #48]	; (10002558 <firstuartBack+0x70>)
10002526:	881b      	ldrh	r3, [r3, #0]
10002528:	b2da      	uxtb	r2, r3
1000252a:	4b09      	ldr	r3, [pc, #36]	; (10002550 <firstuartBack+0x68>)
1000252c:	725a      	strb	r2, [r3, #9]
   	   UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000252e:	4b0b      	ldr	r3, [pc, #44]	; (1000255c <firstuartBack+0x74>)
10002530:	781b      	ldrb	r3, [r3, #0]
10002532:	1c1c      	adds	r4, r3, #0
10002534:	4a0a      	ldr	r2, [pc, #40]	; (10002560 <firstuartBack+0x78>)
10002536:	4b06      	ldr	r3, [pc, #24]	; (10002550 <firstuartBack+0x68>)
10002538:	1c10      	adds	r0, r2, #0
1000253a:	1c19      	adds	r1, r3, #0
1000253c:	1c22      	adds	r2, r4, #0
1000253e:	f001 fb3f 	bl	10003bc0 <UART_Transmit>
   	   B_first_uart=1;
10002542:	4b02      	ldr	r3, [pc, #8]	; (1000254c <firstuartBack+0x64>)
10002544:	2201      	movs	r2, #1
10002546:	701a      	strb	r2, [r3, #0]
   	   }
   }
10002548:	46bd      	mov	sp, r7
1000254a:	bd98      	pop	{r3, r4, r7, pc}
1000254c:	2000076c 	.word	0x2000076c
10002550:	20000804 	.word	0x20000804
10002554:	20000830 	.word	0x20000830
10002558:	200008a8 	.word	0x200008a8
1000255c:	20000550 	.word	0x20000550
10002560:	20000560 	.word	0x20000560

10002564 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{    
10002564:	b580      	push	{r7, lr}
10002566:	af00      	add	r7, sp, #0
  SystemCoreSetup();
10002568:	f004 fb7e 	bl	10006c68 <SystemCoreSetup>
  SystemCoreClockSetup();
1000256c:	f004 fbc2 	bl	10006cf4 <SystemCoreClockSetup>
}
10002570:	46bd      	mov	sp, r7
10002572:	bd80      	pop	{r7, pc}

10002574 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
10002574:	b580      	push	{r7, lr}
10002576:	af00      	add	r7, sp, #0
  static uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
10002578:	4b12      	ldr	r3, [pc, #72]	; (100025c4 <SystemCoreClockUpdate+0x50>)
1000257a:	681a      	ldr	r2, [r3, #0]
1000257c:	23ff      	movs	r3, #255	; 0xff
1000257e:	021b      	lsls	r3, r3, #8
10002580:	4013      	ands	r3, r2
10002582:	0a1a      	lsrs	r2, r3, #8
10002584:	4b10      	ldr	r3, [pc, #64]	; (100025c8 <SystemCoreClockUpdate+0x54>)
10002586:	601a      	str	r2, [r3, #0]
  FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
10002588:	4b0e      	ldr	r3, [pc, #56]	; (100025c4 <SystemCoreClockUpdate+0x50>)
1000258a:	681b      	ldr	r3, [r3, #0]
1000258c:	22ff      	movs	r2, #255	; 0xff
1000258e:	401a      	ands	r2, r3
10002590:	4b0e      	ldr	r3, [pc, #56]	; (100025cc <SystemCoreClockUpdate+0x58>)
10002592:	601a      	str	r2, [r3, #0]
  
  if (IDIV != 0)
10002594:	4b0c      	ldr	r3, [pc, #48]	; (100025c8 <SystemCoreClockUpdate+0x54>)
10002596:	681b      	ldr	r3, [r3, #0]
10002598:	2b00      	cmp	r3, #0
1000259a:	d00e      	beq.n	100025ba <SystemCoreClockUpdate+0x46>
  {
    /* Fractional divider is enabled and used */
    SystemCoreClock = ((DCO1_FREQUENCY << 6U) / ((IDIV << 8) + FDIV)) << 1U;
1000259c:	4b0a      	ldr	r3, [pc, #40]	; (100025c8 <SystemCoreClockUpdate+0x54>)
1000259e:	681b      	ldr	r3, [r3, #0]
100025a0:	021a      	lsls	r2, r3, #8
100025a2:	4b0a      	ldr	r3, [pc, #40]	; (100025cc <SystemCoreClockUpdate+0x58>)
100025a4:	681b      	ldr	r3, [r3, #0]
100025a6:	18d3      	adds	r3, r2, r3
100025a8:	4809      	ldr	r0, [pc, #36]	; (100025d0 <SystemCoreClockUpdate+0x5c>)
100025aa:	1c19      	adds	r1, r3, #0
100025ac:	f000 fc5e 	bl	10002e6c <__aeabi_uidiv>
100025b0:	1c03      	adds	r3, r0, #0
100025b2:	005a      	lsls	r2, r3, #1
100025b4:	4b07      	ldr	r3, [pc, #28]	; (100025d4 <SystemCoreClockUpdate+0x60>)
100025b6:	601a      	str	r2, [r3, #0]
100025b8:	e002      	b.n	100025c0 <SystemCoreClockUpdate+0x4c>
  }
  else
  {
    /* Fractional divider bypassed. Simply divide DCO_DCLK by 2 */
    SystemCoreClock = DCO1_FREQUENCY >> 1U;
100025ba:	4b06      	ldr	r3, [pc, #24]	; (100025d4 <SystemCoreClockUpdate+0x60>)
100025bc:	4a06      	ldr	r2, [pc, #24]	; (100025d8 <SystemCoreClockUpdate+0x64>)
100025be:	601a      	str	r2, [r3, #0]
  }
}
100025c0:	46bd      	mov	sp, r7
100025c2:	bd80      	pop	{r7, pc}
100025c4:	40010300 	.word	0x40010300
100025c8:	20000770 	.word	0x20000770
100025cc:	20000774 	.word	0x20000774
100025d0:	f4240000 	.word	0xf4240000
100025d4:	20003ffc 	.word	0x20003ffc
100025d8:	01e84800 	.word	0x01e84800

100025dc <XMC_FLASH_IsBusy>:
 * \par<b>Related APIs:</b><BR>
 * XMC_FLASH_GetStatus()\n\n\n
 *
 */
__STATIC_INLINE bool XMC_FLASH_IsBusy(void)
{
100025dc:	b580      	push	{r7, lr}
100025de:	af00      	add	r7, sp, #0
  return (bool)(XMC_FLASH_GetStatus() & XMC_FLASH_STATUS_BUSY);
100025e0:	f000 f81a 	bl	10002618 <XMC_FLASH_GetStatus>
100025e4:	1c02      	adds	r2, r0, #0
100025e6:	2301      	movs	r3, #1
100025e8:	4013      	ands	r3, r2
100025ea:	1e5a      	subs	r2, r3, #1
100025ec:	4193      	sbcs	r3, r2
100025ee:	b2db      	uxtb	r3, r3
}
100025f0:	1c18      	adds	r0, r3, #0
100025f2:	46bd      	mov	sp, r7
100025f4:	bd80      	pop	{r7, pc}
100025f6:	46c0      	nop			; (mov r8, r8)

100025f8 <XMC_FLASH_ClearStatus>:

/*
 * This API shall clear the ECC and VERIFICATION error status.
 */
void XMC_FLASH_ClearStatus(void)
{
100025f8:	b580      	push	{r7, lr}
100025fa:	af00      	add	r7, sp, #0
  NVM->NVMPROG |= (uint16_t)((uint16_t)NVM_NVMPROG_RSTVERR_Msk | (uint16_t)NVM_NVMPROG_RSTECC_Msk);
100025fc:	4905      	ldr	r1, [pc, #20]	; (10002614 <XMC_FLASH_ClearStatus+0x1c>)
100025fe:	4b05      	ldr	r3, [pc, #20]	; (10002614 <XMC_FLASH_ClearStatus+0x1c>)
10002600:	889b      	ldrh	r3, [r3, #4]
10002602:	b29b      	uxth	r3, r3
10002604:	22c0      	movs	r2, #192	; 0xc0
10002606:	0192      	lsls	r2, r2, #6
10002608:	4313      	orrs	r3, r2
1000260a:	b29b      	uxth	r3, r3
1000260c:	808b      	strh	r3, [r1, #4]
}
1000260e:	46bd      	mov	sp, r7
10002610:	bd80      	pop	{r7, pc}
10002612:	46c0      	nop			; (mov r8, r8)
10002614:	40050000 	.word	0x40050000

10002618 <XMC_FLASH_GetStatus>:

/*
 * This API shall return the status of NVM.
 */
uint32_t XMC_FLASH_GetStatus(void)
{
10002618:	b580      	push	{r7, lr}
1000261a:	af00      	add	r7, sp, #0
  return NVM->NVMSTATUS;
1000261c:	4b02      	ldr	r3, [pc, #8]	; (10002628 <XMC_FLASH_GetStatus+0x10>)
1000261e:	881b      	ldrh	r3, [r3, #0]
10002620:	b29b      	uxth	r3, r3
}
10002622:	1c18      	adds	r0, r3, #0
10002624:	46bd      	mov	sp, r7
10002626:	bd80      	pop	{r7, pc}
10002628:	40050000 	.word	0x40050000

1000262c <XMC_FLASH_ProgramVerifyPage>:
{
  (void)XMC1000_NvmErasePage(address);
}

void XMC_FLASH_ProgramVerifyPage(uint32_t *address, const uint32_t *data)
{
1000262c:	b580      	push	{r7, lr}
1000262e:	b082      	sub	sp, #8
10002630:	af00      	add	r7, sp, #0
10002632:	6078      	str	r0, [r7, #4]
10002634:	6039      	str	r1, [r7, #0]
  (void)XMC1000_NvmProgVerify(data, address);
10002636:	2382      	movs	r3, #130	; 0x82
10002638:	005b      	lsls	r3, r3, #1
1000263a:	681b      	ldr	r3, [r3, #0]
1000263c:	6839      	ldr	r1, [r7, #0]
1000263e:	687a      	ldr	r2, [r7, #4]
10002640:	1c08      	adds	r0, r1, #0
10002642:	1c11      	adds	r1, r2, #0
10002644:	4798      	blx	r3
}
10002646:	46bd      	mov	sp, r7
10002648:	b002      	add	sp, #8
1000264a:	bd80      	pop	{r7, pc}

1000264c <XMC_FLASH_WriteBlocks>:

/* Write blocks of data into flash*/
void XMC_FLASH_WriteBlocks(uint32_t *address, const uint32_t *data, uint32_t num_blocks, bool verify)
{
1000264c:	b580      	push	{r7, lr}
1000264e:	b086      	sub	sp, #24
10002650:	af00      	add	r7, sp, #0
10002652:	60f8      	str	r0, [r7, #12]
10002654:	60b9      	str	r1, [r7, #8]
10002656:	607a      	str	r2, [r7, #4]
10002658:	1c1a      	adds	r2, r3, #0
1000265a:	1cfb      	adds	r3, r7, #3
1000265c:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_FLASH_WriteBlocks: Starting address not aligned to Block",
                                                                   ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  /* Configure the continuous Write option command and reset the NVM error / verification status*/
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
1000265e:	4a29      	ldr	r2, [pc, #164]	; (10002704 <XMC_FLASH_WriteBlocks+0xb8>)
10002660:	4b28      	ldr	r3, [pc, #160]	; (10002704 <XMC_FLASH_WriteBlocks+0xb8>)
10002662:	889b      	ldrh	r3, [r3, #4]
10002664:	b29b      	uxth	r3, r3
10002666:	21ff      	movs	r1, #255	; 0xff
10002668:	438b      	bics	r3, r1
1000266a:	b29b      	uxth	r3, r3
1000266c:	8093      	strh	r3, [r2, #4]
  NVM->NVMPROG |= (uint16_t)(NVM_NVMPROG_RSTVERR_Msk | NVM_NVMPROG_RSTECC_Msk);
1000266e:	4925      	ldr	r1, [pc, #148]	; (10002704 <XMC_FLASH_WriteBlocks+0xb8>)
10002670:	4b24      	ldr	r3, [pc, #144]	; (10002704 <XMC_FLASH_WriteBlocks+0xb8>)
10002672:	889b      	ldrh	r3, [r3, #4]
10002674:	b29b      	uxth	r3, r3
10002676:	22c0      	movs	r2, #192	; 0xc0
10002678:	0192      	lsls	r2, r2, #6
1000267a:	4313      	orrs	r3, r2
1000267c:	b29b      	uxth	r3, r3
1000267e:	808b      	strh	r3, [r1, #4]

  if (verify == true)
10002680:	1cfb      	adds	r3, r7, #3
10002682:	781b      	ldrb	r3, [r3, #0]
10002684:	2b00      	cmp	r3, #0
10002686:	d008      	beq.n	1000269a <XMC_FLASH_WriteBlocks+0x4e>
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE_VERIFY;
10002688:	4a1e      	ldr	r2, [pc, #120]	; (10002704 <XMC_FLASH_WriteBlocks+0xb8>)
1000268a:	4b1e      	ldr	r3, [pc, #120]	; (10002704 <XMC_FLASH_WriteBlocks+0xb8>)
1000268c:	889b      	ldrh	r3, [r3, #4]
1000268e:	b29b      	uxth	r3, r3
10002690:	2161      	movs	r1, #97	; 0x61
10002692:	430b      	orrs	r3, r1
10002694:	b29b      	uxth	r3, r3
10002696:	8093      	strh	r3, [r2, #4]
10002698:	e007      	b.n	100026aa <XMC_FLASH_WriteBlocks+0x5e>
  }
  else
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
1000269a:	4a1a      	ldr	r2, [pc, #104]	; (10002704 <XMC_FLASH_WriteBlocks+0xb8>)
1000269c:	4b19      	ldr	r3, [pc, #100]	; (10002704 <XMC_FLASH_WriteBlocks+0xb8>)
1000269e:	889b      	ldrh	r3, [r3, #4]
100026a0:	b29b      	uxth	r3, r3
100026a2:	21a1      	movs	r1, #161	; 0xa1
100026a4:	430b      	orrs	r3, r1
100026a6:	b29b      	uxth	r3, r3
100026a8:	8093      	strh	r3, [r2, #4]
  }

  for (block = 0U; block < num_blocks; ++block)
100026aa:	2300      	movs	r3, #0
100026ac:	613b      	str	r3, [r7, #16]
100026ae:	e01a      	b.n	100026e6 <XMC_FLASH_WriteBlocks+0x9a>
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
100026b0:	2300      	movs	r3, #0
100026b2:	617b      	str	r3, [r7, #20]
100026b4:	e00c      	b.n	100026d0 <XMC_FLASH_WriteBlocks+0x84>
    {
      *address = *data;
100026b6:	68bb      	ldr	r3, [r7, #8]
100026b8:	681a      	ldr	r2, [r3, #0]
100026ba:	68fb      	ldr	r3, [r7, #12]
100026bc:	601a      	str	r2, [r3, #0]
      data++;
100026be:	68bb      	ldr	r3, [r7, #8]
100026c0:	3304      	adds	r3, #4
100026c2:	60bb      	str	r3, [r7, #8]
      address++;
100026c4:	68fb      	ldr	r3, [r7, #12]
100026c6:	3304      	adds	r3, #4
100026c8:	60fb      	str	r3, [r7, #12]
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
  }

  for (block = 0U; block < num_blocks; ++block)
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
100026ca:	697b      	ldr	r3, [r7, #20]
100026cc:	3301      	adds	r3, #1
100026ce:	617b      	str	r3, [r7, #20]
100026d0:	697b      	ldr	r3, [r7, #20]
100026d2:	2b03      	cmp	r3, #3
100026d4:	d9ef      	bls.n	100026b6 <XMC_FLASH_WriteBlocks+0x6a>
      *address = *data;
      data++;
      address++;
    }
      
    while (XMC_FLASH_IsBusy() == true)
100026d6:	46c0      	nop			; (mov r8, r8)
100026d8:	f7ff ff80 	bl	100025dc <XMC_FLASH_IsBusy>
100026dc:	1e03      	subs	r3, r0, #0
100026de:	d1fb      	bne.n	100026d8 <XMC_FLASH_WriteBlocks+0x8c>
  else
  {
    NVM->NVMPROG |= (uint16_t)FLASH_ACTION_CONTINUOUS_WRITE;
  }

  for (block = 0U; block < num_blocks; ++block)
100026e0:	693b      	ldr	r3, [r7, #16]
100026e2:	3301      	adds	r3, #1
100026e4:	613b      	str	r3, [r7, #16]
100026e6:	693a      	ldr	r2, [r7, #16]
100026e8:	687b      	ldr	r3, [r7, #4]
100026ea:	429a      	cmp	r2, r3
100026ec:	d3e0      	bcc.n	100026b0 <XMC_FLASH_WriteBlocks+0x64>
    {
    }
  }

  /* Stop continuous write operation */
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
100026ee:	4a05      	ldr	r2, [pc, #20]	; (10002704 <XMC_FLASH_WriteBlocks+0xb8>)
100026f0:	4b04      	ldr	r3, [pc, #16]	; (10002704 <XMC_FLASH_WriteBlocks+0xb8>)
100026f2:	889b      	ldrh	r3, [r3, #4]
100026f4:	b29b      	uxth	r3, r3
100026f6:	21ff      	movs	r1, #255	; 0xff
100026f8:	438b      	bics	r3, r1
100026fa:	b29b      	uxth	r3, r3
100026fc:	8093      	strh	r3, [r2, #4]
}
100026fe:	46bd      	mov	sp, r7
10002700:	b006      	add	sp, #24
10002702:	bd80      	pop	{r7, pc}
10002704:	40050000 	.word	0x40050000

10002708 <XMC_FLASH_ErasePages>:

/* Erase flash pages */
void XMC_FLASH_ErasePages(uint32_t *address, uint32_t num_pages)
{
10002708:	b580      	push	{r7, lr}
1000270a:	b084      	sub	sp, #16
1000270c:	af00      	add	r7, sp, #0
1000270e:	6078      	str	r0, [r7, #4]
10002710:	6039      	str	r1, [r7, #0]
  uint32_t page;

  XMC_ASSERT("XMC_FLASH_ErasePages: Starting address not aligned to Page",
                                                                    ((uint32_t)address & FLASH_PAGE_ADDR_MASK) == 0U)

  for (page = 0U; page < num_pages; ++page)
10002712:	2300      	movs	r3, #0
10002714:	60fb      	str	r3, [r7, #12]
10002716:	e011      	b.n	1000273c <XMC_FLASH_ErasePages+0x34>
  {
    (void)XMC1000_NvmErasePage(address);
10002718:	2380      	movs	r3, #128	; 0x80
1000271a:	005b      	lsls	r3, r3, #1
1000271c:	681b      	ldr	r3, [r3, #0]
1000271e:	687a      	ldr	r2, [r7, #4]
10002720:	1c10      	adds	r0, r2, #0
10002722:	4798      	blx	r3

    while (XMC_FLASH_IsBusy() == true)
10002724:	46c0      	nop			; (mov r8, r8)
10002726:	f7ff ff59 	bl	100025dc <XMC_FLASH_IsBusy>
1000272a:	1e03      	subs	r3, r0, #0
1000272c:	d1fb      	bne.n	10002726 <XMC_FLASH_ErasePages+0x1e>
    {
    }

    /* Increment the page address for the next erase */
    address += XMC_FLASH_WORDS_PER_PAGE;
1000272e:	687b      	ldr	r3, [r7, #4]
10002730:	3301      	adds	r3, #1
10002732:	33ff      	adds	r3, #255	; 0xff
10002734:	607b      	str	r3, [r7, #4]
  uint32_t page;

  XMC_ASSERT("XMC_FLASH_ErasePages: Starting address not aligned to Page",
                                                                    ((uint32_t)address & FLASH_PAGE_ADDR_MASK) == 0U)

  for (page = 0U; page < num_pages; ++page)
10002736:	68fb      	ldr	r3, [r7, #12]
10002738:	3301      	adds	r3, #1
1000273a:	60fb      	str	r3, [r7, #12]
1000273c:	68fa      	ldr	r2, [r7, #12]
1000273e:	683b      	ldr	r3, [r7, #0]
10002740:	429a      	cmp	r2, r3
10002742:	d3e9      	bcc.n	10002718 <XMC_FLASH_ErasePages+0x10>
    /* Increment the page address for the next erase */
    address += XMC_FLASH_WORDS_PER_PAGE;

  }

}
10002744:	46bd      	mov	sp, r7
10002746:	b004      	add	sp, #16
10002748:	bd80      	pop	{r7, pc}
1000274a:	46c0      	nop			; (mov r8, r8)

1000274c <XMC_FLASH_ReadBlocks>:
  NVM->NVMPROG &= (uint16_t)(~(uint16_t)NVM_NVMPROG_ACTION_Msk);
}

/* Read data blocks from flash */
void XMC_FLASH_ReadBlocks(uint32_t *address, uint32_t *data, uint32_t num_blocks)
{
1000274c:	b580      	push	{r7, lr}
1000274e:	b086      	sub	sp, #24
10002750:	af00      	add	r7, sp, #0
10002752:	60f8      	str	r0, [r7, #12]
10002754:	60b9      	str	r1, [r7, #8]
10002756:	607a      	str	r2, [r7, #4]
  uint32_t block;

  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
10002758:	2300      	movs	r3, #0
1000275a:	613b      	str	r3, [r7, #16]
1000275c:	e015      	b.n	1000278a <XMC_FLASH_ReadBlocks+0x3e>
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
1000275e:	2300      	movs	r3, #0
10002760:	617b      	str	r3, [r7, #20]
10002762:	e00c      	b.n	1000277e <XMC_FLASH_ReadBlocks+0x32>
    {
      *data = *address;
10002764:	68fb      	ldr	r3, [r7, #12]
10002766:	681a      	ldr	r2, [r3, #0]
10002768:	68bb      	ldr	r3, [r7, #8]
1000276a:	601a      	str	r2, [r3, #0]
      data++;
1000276c:	68bb      	ldr	r3, [r7, #8]
1000276e:	3304      	adds	r3, #4
10002770:	60bb      	str	r3, [r7, #8]
      address++;
10002772:	68fb      	ldr	r3, [r7, #12]
10002774:	3304      	adds	r3, #4
10002776:	60fb      	str	r3, [r7, #12]
  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
  {
    for (word = 0U; word < XMC_FLASH_WORDS_PER_BLOCK; ++word)
10002778:	697b      	ldr	r3, [r7, #20]
1000277a:	3301      	adds	r3, #1
1000277c:	617b      	str	r3, [r7, #20]
1000277e:	697b      	ldr	r3, [r7, #20]
10002780:	2b03      	cmp	r3, #3
10002782:	d9ef      	bls.n	10002764 <XMC_FLASH_ReadBlocks+0x18>
  uint32_t block;

  XMC_ASSERT("XMC_FLASH_ReadBlocks: Starting address not aligned to Block",
                                                                  ((uint32_t)address & FLASH_BLOCK_ADDR_MASK) == 0U)

  for (block = 0U; block < num_blocks; ++block)
10002784:	693b      	ldr	r3, [r7, #16]
10002786:	3301      	adds	r3, #1
10002788:	613b      	str	r3, [r7, #16]
1000278a:	693a      	ldr	r2, [r7, #16]
1000278c:	687b      	ldr	r3, [r7, #4]
1000278e:	429a      	cmp	r2, r3
10002790:	d3e5      	bcc.n	1000275e <XMC_FLASH_ReadBlocks+0x12>
      *data = *address;
      data++;
      address++;
    }
  }
}
10002792:	46bd      	mov	sp, r7
10002794:	b006      	add	sp, #24
10002796:	bd80      	pop	{r7, pc}

10002798 <XMC_FLASH_ProgramPage>:
  XMC_FLASH_ErasePages(address, XMC_FLASH_PAGES_PER_SECTOR);
}

/* Program single page */
void XMC_FLASH_ProgramPage(uint32_t *address, const uint32_t *data)
{
10002798:	b580      	push	{r7, lr}
1000279a:	b082      	sub	sp, #8
1000279c:	af00      	add	r7, sp, #0
1000279e:	6078      	str	r0, [r7, #4]
100027a0:	6039      	str	r1, [r7, #0]
  XMC_FLASH_ProgramVerifyPage(address, data);
100027a2:	687a      	ldr	r2, [r7, #4]
100027a4:	683b      	ldr	r3, [r7, #0]
100027a6:	1c10      	adds	r0, r2, #0
100027a8:	1c19      	adds	r1, r3, #0
100027aa:	f7ff ff3f 	bl	1000262c <XMC_FLASH_ProgramVerifyPage>
}
100027ae:	46bd      	mov	sp, r7
100027b0:	b002      	add	sp, #8
100027b2:	bd80      	pop	{r7, pc}

100027b4 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
100027b4:	b590      	push	{r4, r7, lr}
100027b6:	b085      	sub	sp, #20
100027b8:	af00      	add	r7, sp, #0
100027ba:	60f8      	str	r0, [r7, #12]
100027bc:	607a      	str	r2, [r7, #4]
100027be:	230b      	movs	r3, #11
100027c0:	18fb      	adds	r3, r7, r3
100027c2:	1c0a      	adds	r2, r1, #0
100027c4:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
  XMC_ASSERT("XMC_GPIO_Init: Invalid input hysteresis", XMC_GPIO_CHECK_INPUT_HYSTERESIS(config->input_hysteresis));
  
  /* Switch to input */
  port->IOCR[pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
100027c6:	230b      	movs	r3, #11
100027c8:	18fb      	adds	r3, r7, r3
100027ca:	781b      	ldrb	r3, [r3, #0]
100027cc:	089b      	lsrs	r3, r3, #2
100027ce:	b2db      	uxtb	r3, r3
100027d0:	1c18      	adds	r0, r3, #0
100027d2:	230b      	movs	r3, #11
100027d4:	18fb      	adds	r3, r7, r3
100027d6:	781b      	ldrb	r3, [r3, #0]
100027d8:	089b      	lsrs	r3, r3, #2
100027da:	b2db      	uxtb	r3, r3
100027dc:	1c1a      	adds	r2, r3, #0
100027de:	68fb      	ldr	r3, [r7, #12]
100027e0:	3204      	adds	r2, #4
100027e2:	0092      	lsls	r2, r2, #2
100027e4:	58d3      	ldr	r3, [r2, r3]
100027e6:	220b      	movs	r2, #11
100027e8:	18ba      	adds	r2, r7, r2
100027ea:	7812      	ldrb	r2, [r2, #0]
100027ec:	2103      	movs	r1, #3
100027ee:	400a      	ands	r2, r1
100027f0:	00d2      	lsls	r2, r2, #3
100027f2:	1c11      	adds	r1, r2, #0
100027f4:	22f8      	movs	r2, #248	; 0xf8
100027f6:	408a      	lsls	r2, r1
100027f8:	43d2      	mvns	r2, r2
100027fa:	401a      	ands	r2, r3
100027fc:	1c11      	adds	r1, r2, #0
100027fe:	68fb      	ldr	r3, [r7, #12]
10002800:	1d02      	adds	r2, r0, #4
10002802:	0092      	lsls	r2, r2, #2
10002804:	50d1      	str	r1, [r2, r3]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
10002806:	68fb      	ldr	r3, [r7, #12]
10002808:	6f5b      	ldr	r3, [r3, #116]	; 0x74
1000280a:	220b      	movs	r2, #11
1000280c:	18ba      	adds	r2, r7, r2
1000280e:	7812      	ldrb	r2, [r2, #0]
10002810:	0052      	lsls	r2, r2, #1
10002812:	1c11      	adds	r1, r2, #0
10002814:	2203      	movs	r2, #3
10002816:	408a      	lsls	r2, r1
10002818:	43d2      	mvns	r2, r2
1000281a:	401a      	ands	r2, r3
1000281c:	68fb      	ldr	r3, [r7, #12]
1000281e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set input hysteresis */
  port->PHCR[(uint32_t)pin >> 3U] &= ~(uint32_t)((uint32_t)PORT_PHCR_Msk << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U)));
10002820:	230b      	movs	r3, #11
10002822:	18fb      	adds	r3, r7, r3
10002824:	781b      	ldrb	r3, [r3, #0]
10002826:	08db      	lsrs	r3, r3, #3
10002828:	b2db      	uxtb	r3, r3
1000282a:	1c18      	adds	r0, r3, #0
1000282c:	230b      	movs	r3, #11
1000282e:	18fb      	adds	r3, r7, r3
10002830:	781b      	ldrb	r3, [r3, #0]
10002832:	08db      	lsrs	r3, r3, #3
10002834:	b2db      	uxtb	r3, r3
10002836:	1c1a      	adds	r2, r3, #0
10002838:	68fb      	ldr	r3, [r7, #12]
1000283a:	3210      	adds	r2, #16
1000283c:	0092      	lsls	r2, r2, #2
1000283e:	58d3      	ldr	r3, [r2, r3]
10002840:	220b      	movs	r2, #11
10002842:	18ba      	adds	r2, r7, r2
10002844:	7812      	ldrb	r2, [r2, #0]
10002846:	2107      	movs	r1, #7
10002848:	400a      	ands	r2, r1
1000284a:	0092      	lsls	r2, r2, #2
1000284c:	1c11      	adds	r1, r2, #0
1000284e:	2204      	movs	r2, #4
10002850:	408a      	lsls	r2, r1
10002852:	43d2      	mvns	r2, r2
10002854:	401a      	ands	r2, r3
10002856:	1c11      	adds	r1, r2, #0
10002858:	68fb      	ldr	r3, [r7, #12]
1000285a:	1c02      	adds	r2, r0, #0
1000285c:	3210      	adds	r2, #16
1000285e:	0092      	lsls	r2, r2, #2
10002860:	50d1      	str	r1, [r2, r3]
  port->PHCR[(uint32_t)pin >> 3U] |= (uint32_t)config->input_hysteresis << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U));
10002862:	230b      	movs	r3, #11
10002864:	18fb      	adds	r3, r7, r3
10002866:	781b      	ldrb	r3, [r3, #0]
10002868:	08db      	lsrs	r3, r3, #3
1000286a:	b2db      	uxtb	r3, r3
1000286c:	1c18      	adds	r0, r3, #0
1000286e:	230b      	movs	r3, #11
10002870:	18fb      	adds	r3, r7, r3
10002872:	781b      	ldrb	r3, [r3, #0]
10002874:	08db      	lsrs	r3, r3, #3
10002876:	b2db      	uxtb	r3, r3
10002878:	1c1a      	adds	r2, r3, #0
1000287a:	68fb      	ldr	r3, [r7, #12]
1000287c:	3210      	adds	r2, #16
1000287e:	0092      	lsls	r2, r2, #2
10002880:	58d2      	ldr	r2, [r2, r3]
10002882:	687b      	ldr	r3, [r7, #4]
10002884:	785b      	ldrb	r3, [r3, #1]
10002886:	1c1c      	adds	r4, r3, #0
10002888:	230b      	movs	r3, #11
1000288a:	18fb      	adds	r3, r7, r3
1000288c:	781b      	ldrb	r3, [r3, #0]
1000288e:	2107      	movs	r1, #7
10002890:	400b      	ands	r3, r1
10002892:	009b      	lsls	r3, r3, #2
10002894:	409c      	lsls	r4, r3
10002896:	1c23      	adds	r3, r4, #0
10002898:	431a      	orrs	r2, r3
1000289a:	1c11      	adds	r1, r2, #0
1000289c:	68fb      	ldr	r3, [r7, #12]
1000289e:	1c02      	adds	r2, r0, #0
100028a0:	3210      	adds	r2, #16
100028a2:	0092      	lsls	r2, r2, #2
100028a4:	50d1      	str	r1, [r2, r3]
    
  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
100028a6:	68fb      	ldr	r3, [r7, #12]
100028a8:	4a1d      	ldr	r2, [pc, #116]	; (10002920 <XMC_GPIO_Init+0x16c>)
100028aa:	4293      	cmp	r3, r2
100028ac:	d10b      	bne.n	100028c6 <XMC_GPIO_Init+0x112>
  {    
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
100028ae:	68fb      	ldr	r3, [r7, #12]
100028b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
100028b2:	220b      	movs	r2, #11
100028b4:	18ba      	adds	r2, r7, r2
100028b6:	7812      	ldrb	r2, [r2, #0]
100028b8:	2101      	movs	r1, #1
100028ba:	4091      	lsls	r1, r2
100028bc:	1c0a      	adds	r2, r1, #0
100028be:	43d2      	mvns	r2, r2
100028c0:	401a      	ands	r2, r3
100028c2:	68fb      	ldr	r3, [r7, #12]
100028c4:	661a      	str	r2, [r3, #96]	; 0x60
  }
  /* Set output level */
  port->OMR = (uint32_t)config->output_level << pin;
100028c6:	687b      	ldr	r3, [r7, #4]
100028c8:	685a      	ldr	r2, [r3, #4]
100028ca:	230b      	movs	r3, #11
100028cc:	18fb      	adds	r3, r7, r3
100028ce:	781b      	ldrb	r3, [r3, #0]
100028d0:	409a      	lsls	r2, r3
100028d2:	68fb      	ldr	r3, [r7, #12]
100028d4:	605a      	str	r2, [r3, #4]
  
  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << (PORT_IOCR_PC_Size * (pin & 0x3U));
100028d6:	230b      	movs	r3, #11
100028d8:	18fb      	adds	r3, r7, r3
100028da:	781b      	ldrb	r3, [r3, #0]
100028dc:	089b      	lsrs	r3, r3, #2
100028de:	b2db      	uxtb	r3, r3
100028e0:	1c18      	adds	r0, r3, #0
100028e2:	230b      	movs	r3, #11
100028e4:	18fb      	adds	r3, r7, r3
100028e6:	781b      	ldrb	r3, [r3, #0]
100028e8:	089b      	lsrs	r3, r3, #2
100028ea:	b2db      	uxtb	r3, r3
100028ec:	1c1a      	adds	r2, r3, #0
100028ee:	68fb      	ldr	r3, [r7, #12]
100028f0:	3204      	adds	r2, #4
100028f2:	0092      	lsls	r2, r2, #2
100028f4:	58d2      	ldr	r2, [r2, r3]
100028f6:	687b      	ldr	r3, [r7, #4]
100028f8:	781b      	ldrb	r3, [r3, #0]
100028fa:	1c1c      	adds	r4, r3, #0
100028fc:	230b      	movs	r3, #11
100028fe:	18fb      	adds	r3, r7, r3
10002900:	781b      	ldrb	r3, [r3, #0]
10002902:	2103      	movs	r1, #3
10002904:	400b      	ands	r3, r1
10002906:	00db      	lsls	r3, r3, #3
10002908:	409c      	lsls	r4, r3
1000290a:	1c23      	adds	r3, r4, #0
1000290c:	431a      	orrs	r2, r3
1000290e:	1c11      	adds	r1, r2, #0
10002910:	68fb      	ldr	r3, [r7, #12]
10002912:	1d02      	adds	r2, r0, #4
10002914:	0092      	lsls	r2, r2, #2
10002916:	50d1      	str	r1, [r2, r3]
}
10002918:	46bd      	mov	sp, r7
1000291a:	b005      	add	sp, #20
1000291c:	bd90      	pop	{r4, r7, pc}
1000291e:	46c0      	nop			; (mov r8, r8)
10002920:	40040200 	.word	0x40040200

10002924 <XMC_SCU_LockProtectedBits>:
#endif
}

/* API to lock protected bitfields from being modified */
void XMC_SCU_LockProtectedBits(void)
{
10002924:	b580      	push	{r7, lr}
10002926:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_ENABLE;
10002928:	4b02      	ldr	r3, [pc, #8]	; (10002934 <XMC_SCU_LockProtectedBits+0x10>)
1000292a:	22c3      	movs	r2, #195	; 0xc3
1000292c:	625a      	str	r2, [r3, #36]	; 0x24
}
1000292e:	46bd      	mov	sp, r7
10002930:	bd80      	pop	{r7, pc}
10002932:	46c0      	nop			; (mov r8, r8)
10002934:	40010000 	.word	0x40010000

10002938 <XMC_SCU_UnlockProtectedBits>:

/* API to make protected bitfields available for modification */
void XMC_SCU_UnlockProtectedBits(void)
{
10002938:	b580      	push	{r7, lr}
1000293a:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_DISABLE;
1000293c:	4b05      	ldr	r3, [pc, #20]	; (10002954 <XMC_SCU_UnlockProtectedBits+0x1c>)
1000293e:	22c0      	movs	r2, #192	; 0xc0
10002940:	625a      	str	r2, [r3, #36]	; 0x24

  while(((SCU_GENERAL->PASSWD) & SCU_GENERAL_PASSWD_PROTS_Msk))
10002942:	46c0      	nop			; (mov r8, r8)
10002944:	4b03      	ldr	r3, [pc, #12]	; (10002954 <XMC_SCU_UnlockProtectedBits+0x1c>)
10002946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10002948:	2204      	movs	r2, #4
1000294a:	4013      	ands	r3, r2
1000294c:	d1fa      	bne.n	10002944 <XMC_SCU_UnlockProtectedBits+0xc>
  {
    /* Loop until the lock is removed */
  }
}
1000294e:	46bd      	mov	sp, r7
10002950:	bd80      	pop	{r7, pc}
10002952:	46c0      	nop			; (mov r8, r8)
10002954:	40010000 	.word	0x40010000

10002958 <XMC_SCU_CLOCK_Init>:
}


/* API which initializes the clock tree ofthe device */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
10002958:	b580      	push	{r7, lr}
1000295a:	b082      	sub	sp, #8
1000295c:	af00      	add	r7, sp, #0
1000295e:	6078      	str	r0, [r7, #4]
  /* Remove protection */
  XMC_SCU_UnlockProtectedBits();
10002960:	f7ff ffea 	bl	10002938 <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10002964:	4a0c      	ldr	r2, [pc, #48]	; (10002998 <XMC_SCU_CLOCK_Init+0x40>)
10002966:	4b0c      	ldr	r3, [pc, #48]	; (10002998 <XMC_SCU_CLOCK_Init+0x40>)
10002968:	681b      	ldr	r3, [r3, #0]
1000296a:	490c      	ldr	r1, [pc, #48]	; (1000299c <XMC_SCU_CLOCK_Init+0x44>)
1000296c:	4019      	ands	r1, r3
                   config->rtc_src |
1000296e:	687b      	ldr	r3, [r7, #4]
10002970:	689b      	ldr	r3, [r3, #8]
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10002972:	4319      	orrs	r1, r3
                   config->rtc_src |
                   config->pclk_src;
10002974:	687b      	ldr	r3, [r7, #4]
10002976:	685b      	ldr	r3, [r3, #4]
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
                   config->rtc_src |
10002978:	430b      	orrs	r3, r1
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
1000297a:	6013      	str	r3, [r2, #0]
                   config->rtc_src |
                   config->pclk_src;

  /* Close the lock opened above. */
  XMC_SCU_LockProtectedBits();
1000297c:	f7ff ffd2 	bl	10002924 <XMC_SCU_LockProtectedBits>

  /* Update the dividers now */
  XMC_SCU_CLOCK_ScaleMCLKFrequency(config->idiv, config->fdiv);
10002980:	687b      	ldr	r3, [r7, #4]
10002982:	785b      	ldrb	r3, [r3, #1]
10002984:	1c1a      	adds	r2, r3, #0
10002986:	687b      	ldr	r3, [r7, #4]
10002988:	781b      	ldrb	r3, [r3, #0]
1000298a:	1c10      	adds	r0, r2, #0
1000298c:	1c19      	adds	r1, r3, #0
1000298e:	f000 f839 	bl	10002a04 <XMC_SCU_CLOCK_ScaleMCLKFrequency>

}
10002992:	46bd      	mov	sp, r7
10002994:	b002      	add	sp, #8
10002996:	bd80      	pop	{r7, pc}
10002998:	40010300 	.word	0x40010300
1000299c:	fff0ffff 	.word	0xfff0ffff

100029a0 <XMC_SCU_CLOCK_UngatePeripheralClock>:
  XMC_SCU_LockProtectedBits();
}

/* API which ungates a clock note at its source */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
100029a0:	b580      	push	{r7, lr}
100029a2:	b082      	sub	sp, #8
100029a4:	af00      	add	r7, sp, #0
100029a6:	1c02      	adds	r2, r0, #0
100029a8:	1dbb      	adds	r3, r7, #6
100029aa:	801a      	strh	r2, [r3, #0]
  XMC_SCU_UnlockProtectedBits();
100029ac:	f7ff ffc4 	bl	10002938 <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CGATCLR0 |= (uint32_t)peripheral;
100029b0:	4b09      	ldr	r3, [pc, #36]	; (100029d8 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
100029b2:	4a09      	ldr	r2, [pc, #36]	; (100029d8 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
100029b4:	6911      	ldr	r1, [r2, #16]
100029b6:	1dba      	adds	r2, r7, #6
100029b8:	8812      	ldrh	r2, [r2, #0]
100029ba:	430a      	orrs	r2, r1
100029bc:	611a      	str	r2, [r3, #16]
  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
100029be:	46c0      	nop			; (mov r8, r8)
100029c0:	4b05      	ldr	r3, [pc, #20]	; (100029d8 <XMC_SCU_CLOCK_UngatePeripheralClock+0x38>)
100029c2:	681a      	ldr	r2, [r3, #0]
100029c4:	2380      	movs	r3, #128	; 0x80
100029c6:	05db      	lsls	r3, r3, #23
100029c8:	4013      	ands	r3, r2
100029ca:	d1f9      	bne.n	100029c0 <XMC_SCU_CLOCK_UngatePeripheralClock+0x20>
  {
    /* Wait voltage suply stabilization */
  }
  XMC_SCU_LockProtectedBits();
100029cc:	f7ff ffaa 	bl	10002924 <XMC_SCU_LockProtectedBits>
}
100029d0:	46bd      	mov	sp, r7
100029d2:	b002      	add	sp, #8
100029d4:	bd80      	pop	{r7, pc}
100029d6:	46c0      	nop			; (mov r8, r8)
100029d8:	40010300 	.word	0x40010300

100029dc <XMC_SCU_CLOCK_IsPeripheralClockGated>:

/* Checks the status of peripheral clock gating */
bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
100029dc:	b580      	push	{r7, lr}
100029de:	b082      	sub	sp, #8
100029e0:	af00      	add	r7, sp, #0
100029e2:	1c02      	adds	r2, r0, #0
100029e4:	1dbb      	adds	r3, r7, #6
100029e6:	801a      	strh	r2, [r3, #0]
  return (bool)((SCU_CLK->CGATSTAT0 & peripheral) != 0);
100029e8:	4b05      	ldr	r3, [pc, #20]	; (10002a00 <XMC_SCU_CLOCK_IsPeripheralClockGated+0x24>)
100029ea:	689b      	ldr	r3, [r3, #8]
100029ec:	1dba      	adds	r2, r7, #6
100029ee:	8812      	ldrh	r2, [r2, #0]
100029f0:	4013      	ands	r3, r2
100029f2:	1e5a      	subs	r2, r3, #1
100029f4:	4193      	sbcs	r3, r2
100029f6:	b2db      	uxtb	r3, r3
}
100029f8:	1c18      	adds	r0, r3, #0
100029fa:	46bd      	mov	sp, r7
100029fc:	b002      	add	sp, #8
100029fe:	bd80      	pop	{r7, pc}
10002a00:	40010300 	.word	0x40010300

10002a04 <XMC_SCU_CLOCK_ScaleMCLKFrequency>:
}


/* A utility routine which updates the fractional dividers in steps */
void XMC_SCU_CLOCK_ScaleMCLKFrequency(uint32_t idiv, uint32_t fdiv)
{
10002a04:	b580      	push	{r7, lr}
10002a06:	b084      	sub	sp, #16
10002a08:	af00      	add	r7, sp, #0
10002a0a:	6078      	str	r0, [r7, #4]
10002a0c:	6039      	str	r1, [r7, #0]
  /* Find out current and target value of idiv */
  uint32_t curr_idiv;

  XMC_SCU_UnlockProtectedBits();
10002a0e:	f7ff ff93 	bl	10002938 <XMC_SCU_UnlockProtectedBits>

  /* Take a snapshot of value already programmed into IDIV */
  curr_idiv = (SCU_CLK->CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
10002a12:	4b21      	ldr	r3, [pc, #132]	; (10002a98 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002a14:	681a      	ldr	r2, [r3, #0]
10002a16:	23ff      	movs	r3, #255	; 0xff
10002a18:	021b      	lsls	r3, r3, #8
10002a1a:	4013      	ands	r3, r2
10002a1c:	0a1b      	lsrs	r3, r3, #8
10002a1e:	60fb      	str	r3, [r7, #12]

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#else
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002a20:	4b1d      	ldr	r3, [pc, #116]	; (10002a98 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002a22:	4a1d      	ldr	r2, [pc, #116]	; (10002a98 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002a24:	6812      	ldr	r2, [r2, #0]
10002a26:	491d      	ldr	r1, [pc, #116]	; (10002a9c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x98>)
10002a28:	4011      	ands	r1, r2
10002a2a:	683a      	ldr	r2, [r7, #0]
10002a2c:	430a      	orrs	r2, r1
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
10002a2e:	491c      	ldr	r1, [pc, #112]	; (10002aa0 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x9c>)
10002a30:	430a      	orrs	r2, r1

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#else
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002a32:	601a      	str	r2, [r3, #0]
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#endif

  while ((SCU_CLK->CLKCR)& SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002a34:	46c0      	nop			; (mov r8, r8)
10002a36:	4b18      	ldr	r3, [pc, #96]	; (10002a98 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002a38:	681a      	ldr	r2, [r3, #0]
10002a3a:	2380      	movs	r3, #128	; 0x80
10002a3c:	05db      	lsls	r3, r3, #23
10002a3e:	4013      	ands	r3, r2
10002a40:	d1f9      	bne.n	10002a36 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x32>
  {
    /* Spin until the core supply stabilizes */
  }

  if(curr_idiv <= idiv)
10002a42:	68fa      	ldr	r2, [r7, #12]
10002a44:	687b      	ldr	r3, [r7, #4]
10002a46:	429a      	cmp	r2, r3
10002a48:	d806      	bhi.n	10002a58 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x54>
  {
    /* Requested IDIV is greater than currently programmed IDIV. So downscale the frequency */
    XMC_SCU_CLOCK_lFrequencyDownScaling(curr_idiv, idiv);
10002a4a:	68fa      	ldr	r2, [r7, #12]
10002a4c:	687b      	ldr	r3, [r7, #4]
10002a4e:	1c10      	adds	r0, r2, #0
10002a50:	1c19      	adds	r1, r3, #0
10002a52:	f000 f853 	bl	10002afc <XMC_SCU_CLOCK_lFrequencyDownScaling>
10002a56:	e005      	b.n	10002a64 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x60>
  }
  else
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
10002a58:	68fa      	ldr	r2, [r7, #12]
10002a5a:	687b      	ldr	r3, [r7, #4]
10002a5c:	1c10      	adds	r0, r2, #0
10002a5e:	1c19      	adds	r1, r3, #0
10002a60:	f000 f822 	bl	10002aa8 <XMC_SCU_CLOCK_lFrequencyUpScaling>
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002a64:	4b0c      	ldr	r3, [pc, #48]	; (10002a98 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002a66:	4a0c      	ldr	r2, [pc, #48]	; (10002a98 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002a68:	6812      	ldr	r2, [r2, #0]
10002a6a:	490e      	ldr	r1, [pc, #56]	; (10002aa4 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xa0>)
10002a6c:	4011      	ands	r1, r2
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10002a6e:	687a      	ldr	r2, [r7, #4]
10002a70:	0212      	lsls	r2, r2, #8
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002a72:	430a      	orrs	r2, r1
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10002a74:	490a      	ldr	r1, [pc, #40]	; (10002aa0 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x9c>)
10002a76:	430a      	orrs	r2, r1
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002a78:	601a      	str	r2, [r3, #0]
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002a7a:	46c0      	nop			; (mov r8, r8)
10002a7c:	4b06      	ldr	r3, [pc, #24]	; (10002a98 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x94>)
10002a7e:	681a      	ldr	r2, [r3, #0]
10002a80:	2380      	movs	r3, #128	; 0x80
10002a82:	05db      	lsls	r3, r3, #23
10002a84:	4013      	ands	r3, r2
10002a86:	d1f9      	bne.n	10002a7c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x78>
  {
    /* Wait voltage suply stabilization */
  }

  XMC_SCU_LockProtectedBits();
10002a88:	f7ff ff4c 	bl	10002924 <XMC_SCU_LockProtectedBits>

  SystemCoreClockUpdate();
10002a8c:	f7ff fd72 	bl	10002574 <SystemCoreClockUpdate>

}
10002a90:	46bd      	mov	sp, r7
10002a92:	b004      	add	sp, #16
10002a94:	bd80      	pop	{r7, pc}
10002a96:	46c0      	nop			; (mov r8, r8)
10002a98:	40010300 	.word	0x40010300
10002a9c:	c00fff00 	.word	0xc00fff00
10002aa0:	3ff00000 	.word	0x3ff00000
10002aa4:	c00f00ff 	.word	0xc00f00ff

10002aa8 <XMC_SCU_CLOCK_lFrequencyUpScaling>:

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
10002aa8:	b580      	push	{r7, lr}
10002aaa:	b082      	sub	sp, #8
10002aac:	af00      	add	r7, sp, #0
10002aae:	6078      	str	r0, [r7, #4]
10002ab0:	6039      	str	r1, [r7, #0]
  while (curr_idiv > (target_idiv * 4UL))
10002ab2:	e014      	b.n	10002ade <XMC_SCU_CLOCK_lFrequencyUpScaling+0x36>
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */
10002ab4:	687b      	ldr	r3, [r7, #4]
10002ab6:	089b      	lsrs	r3, r3, #2
10002ab8:	607b      	str	r3, [r7, #4]

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002aba:	4b0d      	ldr	r3, [pc, #52]	; (10002af0 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002abc:	4a0c      	ldr	r2, [pc, #48]	; (10002af0 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002abe:	6812      	ldr	r2, [r2, #0]
10002ac0:	490c      	ldr	r1, [pc, #48]	; (10002af4 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x4c>)
10002ac2:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
10002ac4:	687a      	ldr	r2, [r7, #4]
10002ac6:	0212      	lsls	r2, r2, #8
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002ac8:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
10002aca:	490b      	ldr	r1, [pc, #44]	; (10002af8 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x50>)
10002acc:	430a      	orrs	r2, r1
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002ace:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) | 
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002ad0:	46c0      	nop			; (mov r8, r8)
10002ad2:	4b07      	ldr	r3, [pc, #28]	; (10002af0 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
10002ad4:	681a      	ldr	r2, [r3, #0]
10002ad6:	2380      	movs	r3, #128	; 0x80
10002ad8:	05db      	lsls	r3, r3, #23
10002ada:	4013      	ands	r3, r2
10002adc:	d1f9      	bne.n	10002ad2 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x2a>
}

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
  while (curr_idiv > (target_idiv * 4UL))
10002ade:	683b      	ldr	r3, [r7, #0]
10002ae0:	009a      	lsls	r2, r3, #2
10002ae2:	687b      	ldr	r3, [r7, #4]
10002ae4:	429a      	cmp	r2, r3
10002ae6:	d3e5      	bcc.n	10002ab4 <XMC_SCU_CLOCK_lFrequencyUpScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
    /* Wait voltage suply stabilization */
    }
  }
}
10002ae8:	46bd      	mov	sp, r7
10002aea:	b002      	add	sp, #8
10002aec:	bd80      	pop	{r7, pc}
10002aee:	46c0      	nop			; (mov r8, r8)
10002af0:	40010300 	.word	0x40010300
10002af4:	c00f00ff 	.word	0xc00f00ff
10002af8:	3ff00000 	.word	0x3ff00000

10002afc <XMC_SCU_CLOCK_lFrequencyDownScaling>:

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
10002afc:	b580      	push	{r7, lr}
10002afe:	b082      	sub	sp, #8
10002b00:	af00      	add	r7, sp, #0
10002b02:	6078      	str	r0, [r7, #4]
10002b04:	6039      	str	r1, [r7, #0]

  while ((curr_idiv * 4UL) < target_idiv)
10002b06:	e019      	b.n	10002b3c <XMC_SCU_CLOCK_lFrequencyDownScaling+0x40>
  {
    if(0U == curr_idiv)
10002b08:	687b      	ldr	r3, [r7, #4]
10002b0a:	2b00      	cmp	r3, #0
10002b0c:	d101      	bne.n	10002b12 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x16>
    {
      curr_idiv = 1U;
10002b0e:	2301      	movs	r3, #1
10002b10:	607b      	str	r3, [r7, #4]
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
10002b12:	687b      	ldr	r3, [r7, #4]
10002b14:	009b      	lsls	r3, r3, #2
10002b16:	607b      	str	r3, [r7, #4]
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b18:	4b0c      	ldr	r3, [pc, #48]	; (10002b4c <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002b1a:	4a0c      	ldr	r2, [pc, #48]	; (10002b4c <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002b1c:	6812      	ldr	r2, [r2, #0]
10002b1e:	490c      	ldr	r1, [pc, #48]	; (10002b50 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x54>)
10002b20:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10002b22:	687a      	ldr	r2, [r7, #4]
10002b24:	0212      	lsls	r2, r2, #8
    if(0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b26:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10002b28:	490a      	ldr	r1, [pc, #40]	; (10002b54 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x58>)
10002b2a:	430a      	orrs	r2, r1
    if(0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10002b2c:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10002b2e:	46c0      	nop			; (mov r8, r8)
10002b30:	4b06      	ldr	r3, [pc, #24]	; (10002b4c <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10002b32:	681a      	ldr	r2, [r3, #0]
10002b34:	2380      	movs	r3, #128	; 0x80
10002b36:	05db      	lsls	r3, r3, #23
10002b38:	4013      	ands	r3, r2
10002b3a:	d1f9      	bne.n	10002b30 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x34>

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{

  while ((curr_idiv * 4UL) < target_idiv)
10002b3c:	687b      	ldr	r3, [r7, #4]
10002b3e:	009a      	lsls	r2, r3, #2
10002b40:	683b      	ldr	r3, [r7, #0]
10002b42:	429a      	cmp	r2, r3
10002b44:	d3e0      	bcc.n	10002b08 <XMC_SCU_CLOCK_lFrequencyDownScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
    /* Wait voltage suply stabilization */
    }
  }
}
10002b46:	46bd      	mov	sp, r7
10002b48:	b002      	add	sp, #8
10002b4a:	bd80      	pop	{r7, pc}
10002b4c:	40010300 	.word	0x40010300
10002b50:	c00f00ff 	.word	0xc00f00ff
10002b54:	3ff00000 	.word	0x3ff00000

10002b58 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
10002b58:	b580      	push	{r7, lr}
10002b5a:	af00      	add	r7, sp, #0
  return (SystemCoreClock);
10002b5c:	4b02      	ldr	r3, [pc, #8]	; (10002b68 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
10002b5e:	681b      	ldr	r3, [r3, #0]
}
10002b60:	1c18      	adds	r0, r3, #0
10002b62:	46bd      	mov	sp, r7
10002b64:	bd80      	pop	{r7, pc}
10002b66:	46c0      	nop			; (mov r8, r8)
10002b68:	20003ffc 	.word	0x20003ffc

10002b6c <XMC_BCCU_GlobalInit>:

/*
 * API to initialise the global resources of a BCCU module
 */
void XMC_BCCU_GlobalInit(XMC_BCCU_t *const bccu, const XMC_BCCU_GLOBAL_CONFIG_t *const config)
{
10002b6c:	b580      	push	{r7, lr}
10002b6e:	b082      	sub	sp, #8
10002b70:	af00      	add	r7, sp, #0
10002b72:	6078      	str	r0, [r7, #4]
10002b74:	6039      	str	r1, [r7, #0]
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_BCCU0);
10002b76:	2010      	movs	r0, #16
10002b78:	f7ff ff12 	bl	100029a0 <XMC_SCU_CLOCK_UngatePeripheralClock>

  bccu->GLOBCON = config->globcon;
10002b7c:	683b      	ldr	r3, [r7, #0]
10002b7e:	681a      	ldr	r2, [r3, #0]
10002b80:	687b      	ldr	r3, [r7, #4]
10002b82:	601a      	str	r2, [r3, #0]
  
  bccu->GLOBCLK = config->globclk;
10002b84:	683b      	ldr	r3, [r7, #0]
10002b86:	685a      	ldr	r2, [r3, #4]
10002b88:	687b      	ldr	r3, [r7, #4]
10002b8a:	605a      	str	r2, [r3, #4]
  bccu->GLOBDIM = config->global_dimlevel;  
10002b8c:	683b      	ldr	r3, [r7, #0]
10002b8e:	689a      	ldr	r2, [r3, #8]
10002b90:	687b      	ldr	r3, [r7, #4]
10002b92:	629a      	str	r2, [r3, #40]	; 0x28

}
10002b94:	46bd      	mov	sp, r7
10002b96:	b002      	add	sp, #8
10002b98:	bd80      	pop	{r7, pc}
10002b9a:	46c0      	nop			; (mov r8, r8)

10002b9c <XMC_BCCU_SelectTrapInput>:

/*
 * API to configure the trap input selection of a BCCU module
 */
void XMC_BCCU_SelectTrapInput (XMC_BCCU_t *const bccu, XMC_BCCU_CH_TRAP_IN_t input)
{
10002b9c:	b580      	push	{r7, lr}
10002b9e:	b082      	sub	sp, #8
10002ba0:	af00      	add	r7, sp, #0
10002ba2:	6078      	str	r0, [r7, #4]
10002ba4:	1c0a      	adds	r2, r1, #0
10002ba6:	1cfb      	adds	r3, r7, #3
10002ba8:	701a      	strb	r2, [r3, #0]
  bccu->GLOBCON &= ~(uint32_t)(BCCU_GLOBCON_TRAPIS_Msk);
10002baa:	687b      	ldr	r3, [r7, #4]
10002bac:	681b      	ldr	r3, [r3, #0]
10002bae:	4a07      	ldr	r2, [pc, #28]	; (10002bcc <XMC_BCCU_SelectTrapInput+0x30>)
10002bb0:	401a      	ands	r2, r3
10002bb2:	687b      	ldr	r3, [r7, #4]
10002bb4:	601a      	str	r2, [r3, #0]
  bccu->GLOBCON |= ((uint32_t)input << BCCU_GLOBCON_TRAPIS_Pos);
10002bb6:	687b      	ldr	r3, [r7, #4]
10002bb8:	681a      	ldr	r2, [r3, #0]
10002bba:	1cfb      	adds	r3, r7, #3
10002bbc:	781b      	ldrb	r3, [r3, #0]
10002bbe:	019b      	lsls	r3, r3, #6
10002bc0:	431a      	orrs	r2, r3
10002bc2:	687b      	ldr	r3, [r7, #4]
10002bc4:	601a      	str	r2, [r3, #0]
}
10002bc6:	46bd      	mov	sp, r7
10002bc8:	b002      	add	sp, #8
10002bca:	bd80      	pop	{r7, pc}
10002bcc:	fffffc3f 	.word	0xfffffc3f

10002bd0 <XMC_BCCU_SetTrapEdge>:

/*
 * API to configure the trap edge selection of a BCCU module
 */
void XMC_BCCU_SetTrapEdge (XMC_BCCU_t *const bccu, XMC_BCCU_CH_TRAP_EDGE_t edge)
{
10002bd0:	b580      	push	{r7, lr}
10002bd2:	b082      	sub	sp, #8
10002bd4:	af00      	add	r7, sp, #0
10002bd6:	6078      	str	r0, [r7, #4]
10002bd8:	1c0a      	adds	r2, r1, #0
10002bda:	1cfb      	adds	r3, r7, #3
10002bdc:	701a      	strb	r2, [r3, #0]
  bccu->GLOBCON &= ~(uint32_t)(BCCU_GLOBCON_TRAPED_Msk);
10002bde:	687b      	ldr	r3, [r7, #4]
10002be0:	681b      	ldr	r3, [r3, #0]
10002be2:	4a07      	ldr	r2, [pc, #28]	; (10002c00 <XMC_BCCU_SetTrapEdge+0x30>)
10002be4:	401a      	ands	r2, r3
10002be6:	687b      	ldr	r3, [r7, #4]
10002be8:	601a      	str	r2, [r3, #0]
  bccu->GLOBCON |= ((uint32_t)edge << BCCU_GLOBCON_TRAPED_Pos);
10002bea:	687b      	ldr	r3, [r7, #4]
10002bec:	681a      	ldr	r2, [r3, #0]
10002bee:	1cfb      	adds	r3, r7, #3
10002bf0:	781b      	ldrb	r3, [r3, #0]
10002bf2:	029b      	lsls	r3, r3, #10
10002bf4:	431a      	orrs	r2, r3
10002bf6:	687b      	ldr	r3, [r7, #4]
10002bf8:	601a      	str	r2, [r3, #0]
}
10002bfa:	46bd      	mov	sp, r7
10002bfc:	b002      	add	sp, #8
10002bfe:	bd80      	pop	{r7, pc}
10002c00:	fffffbff 	.word	0xfffffbff

10002c04 <XMC_BCCU_SetDimClockPrescaler>:

/*
 * API to configure the dimmer clock prescaler factor of a BCCU module
 */
void XMC_BCCU_SetDimClockPrescaler (XMC_BCCU_t *const bccu, uint32_t div)
{
10002c04:	b580      	push	{r7, lr}
10002c06:	b082      	sub	sp, #8
10002c08:	af00      	add	r7, sp, #0
10002c0a:	6078      	str	r0, [r7, #4]
10002c0c:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_SetDimClockPrescaler: Invalid divider value", (div <= BCCU_GLOBCLK_DCLK_PS_Msk));

  bccu->GLOBCLK &= ~(uint32_t)(BCCU_GLOBCLK_DCLK_PS_Msk);
10002c0e:	687b      	ldr	r3, [r7, #4]
10002c10:	685b      	ldr	r3, [r3, #4]
10002c12:	4a07      	ldr	r2, [pc, #28]	; (10002c30 <XMC_BCCU_SetDimClockPrescaler+0x2c>)
10002c14:	401a      	ands	r2, r3
10002c16:	687b      	ldr	r3, [r7, #4]
10002c18:	605a      	str	r2, [r3, #4]
  bccu->GLOBCLK |= (uint32_t)(div << BCCU_GLOBCLK_DCLK_PS_Pos);
10002c1a:	687b      	ldr	r3, [r7, #4]
10002c1c:	685a      	ldr	r2, [r3, #4]
10002c1e:	683b      	ldr	r3, [r7, #0]
10002c20:	041b      	lsls	r3, r3, #16
10002c22:	431a      	orrs	r2, r3
10002c24:	687b      	ldr	r3, [r7, #4]
10002c26:	605a      	str	r2, [r3, #4]
  
}
10002c28:	46bd      	mov	sp, r7
10002c2a:	b002      	add	sp, #8
10002c2c:	bd80      	pop	{r7, pc}
10002c2e:	46c0      	nop			; (mov r8, r8)
10002c30:	f000ffff 	.word	0xf000ffff

10002c34 <XMC_BCCU_ConcurrentStartLinearWalk>:

/*
 * API to start the linear walk of the channels to change towards target intensity at the same time
 */
void XMC_BCCU_ConcurrentStartLinearWalk (XMC_BCCU_t *const bccu, uint32_t mask)
{
10002c34:	b580      	push	{r7, lr}
10002c36:	b082      	sub	sp, #8
10002c38:	af00      	add	r7, sp, #0
10002c3a:	6078      	str	r0, [r7, #4]
10002c3c:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_ConcurrentStartLinearWalk: Invalid channel mask", (mask <= XMC_BCCU_CHANNEL_MASK));

  bccu->CHSTRCON |= (uint32_t)(mask);
10002c3e:	687b      	ldr	r3, [r7, #4]
10002c40:	699a      	ldr	r2, [r3, #24]
10002c42:	683b      	ldr	r3, [r7, #0]
10002c44:	431a      	orrs	r2, r3
10002c46:	687b      	ldr	r3, [r7, #4]
10002c48:	619a      	str	r2, [r3, #24]
}
10002c4a:	46bd      	mov	sp, r7
10002c4c:	b002      	add	sp, #8
10002c4e:	bd80      	pop	{r7, pc}

10002c50 <XMC_BCCU_EnableChannel>:

/*
 * API to enable a specific channel
 */
void XMC_BCCU_EnableChannel (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10002c50:	b580      	push	{r7, lr}
10002c52:	b082      	sub	sp, #8
10002c54:	af00      	add	r7, sp, #0
10002c56:	6078      	str	r0, [r7, #4]
10002c58:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_EnableChannel: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHEN |= (uint32_t)(BCCU_CHEN_ECH0_Msk << chan_no);
10002c5a:	687b      	ldr	r3, [r7, #4]
10002c5c:	68da      	ldr	r2, [r3, #12]
10002c5e:	683b      	ldr	r3, [r7, #0]
10002c60:	2101      	movs	r1, #1
10002c62:	4099      	lsls	r1, r3
10002c64:	1c0b      	adds	r3, r1, #0
10002c66:	431a      	orrs	r2, r3
10002c68:	687b      	ldr	r3, [r7, #4]
10002c6a:	60da      	str	r2, [r3, #12]
}
10002c6c:	46bd      	mov	sp, r7
10002c6e:	b002      	add	sp, #8
10002c70:	bd80      	pop	{r7, pc}
10002c72:	46c0      	nop			; (mov r8, r8)

10002c74 <XMC_BCCU_SetOutputPassiveLevel>:

/*
 * API to set the specific channel's passive level
 */
void XMC_BCCU_SetOutputPassiveLevel(XMC_BCCU_t *const bccu, uint32_t chan_no, XMC_BCCU_CH_ACTIVE_LEVEL_t level)
{
10002c74:	b580      	push	{r7, lr}
10002c76:	b084      	sub	sp, #16
10002c78:	af00      	add	r7, sp, #0
10002c7a:	60f8      	str	r0, [r7, #12]
10002c7c:	60b9      	str	r1, [r7, #8]
10002c7e:	1dfb      	adds	r3, r7, #7
10002c80:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_BCCU_SetOutputPassiveLevel: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHOCON |= ((uint32_t)level << chan_no);
10002c82:	68fb      	ldr	r3, [r7, #12]
10002c84:	691a      	ldr	r2, [r3, #16]
10002c86:	1dfb      	adds	r3, r7, #7
10002c88:	7819      	ldrb	r1, [r3, #0]
10002c8a:	68bb      	ldr	r3, [r7, #8]
10002c8c:	4099      	lsls	r1, r3
10002c8e:	1c0b      	adds	r3, r1, #0
10002c90:	431a      	orrs	r2, r3
10002c92:	68fb      	ldr	r3, [r7, #12]
10002c94:	611a      	str	r2, [r3, #16]
}
10002c96:	46bd      	mov	sp, r7
10002c98:	b004      	add	sp, #16
10002c9a:	bd80      	pop	{r7, pc}

10002c9c <XMC_BCCU_EnableTrap>:

/*
 * API to enable the specific channel trap
 */
void XMC_BCCU_EnableTrap (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10002c9c:	b580      	push	{r7, lr}
10002c9e:	b082      	sub	sp, #8
10002ca0:	af00      	add	r7, sp, #0
10002ca2:	6078      	str	r0, [r7, #4]
10002ca4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_BCCU_EnableTrap: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHOCON |= (uint32_t)(BCCU_CHOCON_CH0TPE_Msk << chan_no);
10002ca6:	687b      	ldr	r3, [r7, #4]
10002ca8:	691a      	ldr	r2, [r3, #16]
10002caa:	683b      	ldr	r3, [r7, #0]
10002cac:	2180      	movs	r1, #128	; 0x80
10002cae:	0249      	lsls	r1, r1, #9
10002cb0:	4099      	lsls	r1, r3
10002cb2:	1c0b      	adds	r3, r1, #0
10002cb4:	431a      	orrs	r2, r3
10002cb6:	687b      	ldr	r3, [r7, #4]
10002cb8:	611a      	str	r2, [r3, #16]
}
10002cba:	46bd      	mov	sp, r7
10002cbc:	b002      	add	sp, #8
10002cbe:	bd80      	pop	{r7, pc}

10002cc0 <XMC_BCCU_EnableChannelTrigger>:

/*
 * API to configure specific channel trigger enable and trigger line.
 */
void XMC_BCCU_EnableChannelTrigger (XMC_BCCU_t *const bccu, uint32_t chan_no, XMC_BCCU_CH_TRIGOUT_t trig_line)
{
10002cc0:	b580      	push	{r7, lr}
10002cc2:	b086      	sub	sp, #24
10002cc4:	af00      	add	r7, sp, #0
10002cc6:	60f8      	str	r0, [r7, #12]
10002cc8:	60b9      	str	r1, [r7, #8]
10002cca:	1dfb      	adds	r3, r7, #7
10002ccc:	701a      	strb	r2, [r3, #0]
  uint32_t reg;
  XMC_ASSERT("XMC_BCCU_EnableChannelTrigger: Invalid channel number", (chan_no <= (XMC_BCCU_NO_OF_CHANNELS-1)));

  bccu->CHTRIG &= ~(uint32_t)(BCCU_CHTRIG_TOS0_Msk << chan_no);
10002cce:	68fb      	ldr	r3, [r7, #12]
10002cd0:	695b      	ldr	r3, [r3, #20]
10002cd2:	68ba      	ldr	r2, [r7, #8]
10002cd4:	2180      	movs	r1, #128	; 0x80
10002cd6:	0249      	lsls	r1, r1, #9
10002cd8:	4091      	lsls	r1, r2
10002cda:	1c0a      	adds	r2, r1, #0
10002cdc:	43d2      	mvns	r2, r2
10002cde:	401a      	ands	r2, r3
10002ce0:	68fb      	ldr	r3, [r7, #12]
10002ce2:	615a      	str	r2, [r3, #20]
  reg = (uint32_t)(BCCU_CHTRIG_ET0_Msk << chan_no);
10002ce4:	68bb      	ldr	r3, [r7, #8]
10002ce6:	2201      	movs	r2, #1
10002ce8:	409a      	lsls	r2, r3
10002cea:	1c13      	adds	r3, r2, #0
10002cec:	617b      	str	r3, [r7, #20]
  reg |= ((uint32_t)trig_line << (BCCU_CHTRIG_TOS0_Pos + chan_no));
10002cee:	1dfb      	adds	r3, r7, #7
10002cf0:	781b      	ldrb	r3, [r3, #0]
10002cf2:	68ba      	ldr	r2, [r7, #8]
10002cf4:	3210      	adds	r2, #16
10002cf6:	4093      	lsls	r3, r2
10002cf8:	697a      	ldr	r2, [r7, #20]
10002cfa:	4313      	orrs	r3, r2
10002cfc:	617b      	str	r3, [r7, #20]
  bccu->CHTRIG |= reg;
10002cfe:	68fb      	ldr	r3, [r7, #12]
10002d00:	695a      	ldr	r2, [r3, #20]
10002d02:	697b      	ldr	r3, [r7, #20]
10002d04:	431a      	orrs	r2, r3
10002d06:	68fb      	ldr	r3, [r7, #12]
10002d08:	615a      	str	r2, [r3, #20]
}
10002d0a:	46bd      	mov	sp, r7
10002d0c:	b006      	add	sp, #24
10002d0e:	bd80      	pop	{r7, pc}

10002d10 <XMC_BCCU_CH_Init>:

/*
 * API to initialise the channel of a BCCU module
 */
void XMC_BCCU_CH_Init (XMC_BCCU_CH_t *const channel, const XMC_BCCU_CH_CONFIG_t *const config)
{
10002d10:	b580      	push	{r7, lr}
10002d12:	b082      	sub	sp, #8
10002d14:	af00      	add	r7, sp, #0
10002d16:	6078      	str	r0, [r7, #4]
10002d18:	6039      	str	r1, [r7, #0]
  channel->CHCONFIG = config->chconfig;
10002d1a:	683b      	ldr	r3, [r7, #0]
10002d1c:	681a      	ldr	r2, [r3, #0]
10002d1e:	687b      	ldr	r3, [r7, #4]
10002d20:	609a      	str	r2, [r3, #8]
 
  channel->PKCMP = config->pkcmp;
10002d22:	683b      	ldr	r3, [r7, #0]
10002d24:	685a      	ldr	r2, [r3, #4]
10002d26:	687b      	ldr	r3, [r7, #4]
10002d28:	60da      	str	r2, [r3, #12]
 
  channel->PKCNTR = config->pkcntr;
10002d2a:	683b      	ldr	r3, [r7, #0]
10002d2c:	689a      	ldr	r2, [r3, #8]
10002d2e:	687b      	ldr	r3, [r7, #4]
10002d30:	611a      	str	r2, [r3, #16]
}
10002d32:	46bd      	mov	sp, r7
10002d34:	b002      	add	sp, #8
10002d36:	bd80      	pop	{r7, pc}

10002d38 <XMC_BCCU_CH_ConfigTrigger>:

/*
 * API to configure channel trigger edge and force trigger edge
 */
void XMC_BCCU_CH_ConfigTrigger (XMC_BCCU_CH_t *const channel, XMC_BCCU_CH_TRIG_EDGE_t edge, uint32_t force_trig_en)
{
10002d38:	b580      	push	{r7, lr}
10002d3a:	b086      	sub	sp, #24
10002d3c:	af00      	add	r7, sp, #0
10002d3e:	60f8      	str	r0, [r7, #12]
10002d40:	607a      	str	r2, [r7, #4]
10002d42:	230b      	movs	r3, #11
10002d44:	18fb      	adds	r3, r7, r3
10002d46:	1c0a      	adds	r2, r1, #0
10002d48:	701a      	strb	r2, [r3, #0]
  uint32_t reg; 
  channel->CHCONFIG &= ~(uint32_t)(BCCU_CH_CHCONFIG_TRED_Msk | BCCU_CH_CHCONFIG_ENFT_Msk);
10002d4a:	68fb      	ldr	r3, [r7, #12]
10002d4c:	689b      	ldr	r3, [r3, #8]
10002d4e:	4a0b      	ldr	r2, [pc, #44]	; (10002d7c <XMC_BCCU_CH_ConfigTrigger+0x44>)
10002d50:	401a      	ands	r2, r3
10002d52:	68fb      	ldr	r3, [r7, #12]
10002d54:	609a      	str	r2, [r3, #8]
  
  reg = ((uint32_t)edge << BCCU_CH_CHCONFIG_TRED_Pos);
10002d56:	230b      	movs	r3, #11
10002d58:	18fb      	adds	r3, r7, r3
10002d5a:	781b      	ldrb	r3, [r3, #0]
10002d5c:	029b      	lsls	r3, r3, #10
10002d5e:	617b      	str	r3, [r7, #20]
  reg |= (uint32_t)(force_trig_en << BCCU_CH_CHCONFIG_ENFT_Pos);
10002d60:	687b      	ldr	r3, [r7, #4]
10002d62:	02db      	lsls	r3, r3, #11
10002d64:	697a      	ldr	r2, [r7, #20]
10002d66:	4313      	orrs	r3, r2
10002d68:	617b      	str	r3, [r7, #20]
  channel->CHCONFIG |= reg;
10002d6a:	68fb      	ldr	r3, [r7, #12]
10002d6c:	689a      	ldr	r2, [r3, #8]
10002d6e:	697b      	ldr	r3, [r7, #20]
10002d70:	431a      	orrs	r2, r3
10002d72:	68fb      	ldr	r3, [r7, #12]
10002d74:	609a      	str	r2, [r3, #8]
}
10002d76:	46bd      	mov	sp, r7
10002d78:	b006      	add	sp, #24
10002d7a:	bd80      	pop	{r7, pc}
10002d7c:	fffff3ff 	.word	0xfffff3ff

10002d80 <XMC_BCCU_CH_SetLinearWalkPrescaler>:

/*
 * API to configure the linear walker clock prescaler factor of a BCCU channel
 */
void XMC_BCCU_CH_SetLinearWalkPrescaler (XMC_BCCU_CH_t *const channel, uint32_t clk_div)
{
10002d80:	b580      	push	{r7, lr}
10002d82:	b082      	sub	sp, #8
10002d84:	af00      	add	r7, sp, #0
10002d86:	6078      	str	r0, [r7, #4]
10002d88:	6039      	str	r1, [r7, #0]
  channel->CHCONFIG &= ~(uint32_t)(BCCU_CH_CHCONFIG_LINPRES_Msk);
10002d8a:	687b      	ldr	r3, [r7, #4]
10002d8c:	689b      	ldr	r3, [r3, #8]
10002d8e:	4a07      	ldr	r2, [pc, #28]	; (10002dac <XMC_BCCU_CH_SetLinearWalkPrescaler+0x2c>)
10002d90:	401a      	ands	r2, r3
10002d92:	687b      	ldr	r3, [r7, #4]
10002d94:	609a      	str	r2, [r3, #8]
  channel->CHCONFIG |= (uint32_t)(clk_div << BCCU_CH_CHCONFIG_LINPRES_Pos);
10002d96:	687b      	ldr	r3, [r7, #4]
10002d98:	689a      	ldr	r2, [r3, #8]
10002d9a:	683b      	ldr	r3, [r7, #0]
10002d9c:	041b      	lsls	r3, r3, #16
10002d9e:	431a      	orrs	r2, r3
10002da0:	687b      	ldr	r3, [r7, #4]
10002da2:	609a      	str	r2, [r3, #8]
}
10002da4:	46bd      	mov	sp, r7
10002da6:	b002      	add	sp, #8
10002da8:	bd80      	pop	{r7, pc}
10002daa:	46c0      	nop			; (mov r8, r8)
10002dac:	fc00ffff 	.word	0xfc00ffff

10002db0 <XMC_BCCU_CH_SetTargetIntensity>:

/*
 * API to set channel target intensity
 */
void XMC_BCCU_CH_SetTargetIntensity (XMC_BCCU_CH_t *const channel, uint32_t ch_int)
{
10002db0:	b580      	push	{r7, lr}
10002db2:	b082      	sub	sp, #8
10002db4:	af00      	add	r7, sp, #0
10002db6:	6078      	str	r0, [r7, #4]
10002db8:	6039      	str	r1, [r7, #0]
  channel->INTS = ch_int;
10002dba:	687b      	ldr	r3, [r7, #4]
10002dbc:	683a      	ldr	r2, [r7, #0]
10002dbe:	601a      	str	r2, [r3, #0]
}
10002dc0:	46bd      	mov	sp, r7
10002dc2:	b002      	add	sp, #8
10002dc4:	bd80      	pop	{r7, pc}
10002dc6:	46c0      	nop			; (mov r8, r8)

10002dc8 <XMC_BCCU_DIM_Init>:

/*
 * API to initialise a specific dimming engine of a BCCU module
 */
void XMC_BCCU_DIM_Init (XMC_BCCU_DIM_t *const dim_engine, const XMC_BCCU_DIM_CONFIG_t *const config)
{
10002dc8:	b580      	push	{r7, lr}
10002dca:	b082      	sub	sp, #8
10002dcc:	af00      	add	r7, sp, #0
10002dce:	6078      	str	r0, [r7, #4]
10002dd0:	6039      	str	r1, [r7, #0]
  dim_engine->DTT = config->dtt;
10002dd2:	683b      	ldr	r3, [r7, #0]
10002dd4:	681a      	ldr	r2, [r3, #0]
10002dd6:	687b      	ldr	r3, [r7, #4]
10002dd8:	609a      	str	r2, [r3, #8]
}
10002dda:	46bd      	mov	sp, r7
10002ddc:	b002      	add	sp, #8
10002dde:	bd80      	pop	{r7, pc}

10002de0 <XMC_BCCU_DIM_SetTargetDimmingLevel>:

/*
 * API to set dimming engine target dim level
 */
void XMC_BCCU_DIM_SetTargetDimmingLevel (XMC_BCCU_DIM_t *const dim_engine, uint32_t level)
{
10002de0:	b580      	push	{r7, lr}
10002de2:	b082      	sub	sp, #8
10002de4:	af00      	add	r7, sp, #0
10002de6:	6078      	str	r0, [r7, #4]
10002de8:	6039      	str	r1, [r7, #0]
  dim_engine->DLS = level;
10002dea:	687b      	ldr	r3, [r7, #4]
10002dec:	683a      	ldr	r2, [r7, #0]
10002dee:	601a      	str	r2, [r3, #0]
}
10002df0:	46bd      	mov	sp, r7
10002df2:	b002      	add	sp, #8
10002df4:	bd80      	pop	{r7, pc}
10002df6:	46c0      	nop			; (mov r8, r8)

10002df8 <XMC_BCCU_DIM_SetDimDivider>:

/*
 * API to configure the dimming clock prescaler factor of a dimming engine
 */
void XMC_BCCU_DIM_SetDimDivider (XMC_BCCU_DIM_t *const dim_engine, uint32_t div)
{
10002df8:	b580      	push	{r7, lr}
10002dfa:	b082      	sub	sp, #8
10002dfc:	af00      	add	r7, sp, #0
10002dfe:	6078      	str	r0, [r7, #4]
10002e00:	6039      	str	r1, [r7, #0]
  dim_engine->DTT &= ~(uint32_t)(BCCU_DE_DTT_DIMDIV_Msk);
10002e02:	687b      	ldr	r3, [r7, #4]
10002e04:	689b      	ldr	r3, [r3, #8]
10002e06:	0a9b      	lsrs	r3, r3, #10
10002e08:	029a      	lsls	r2, r3, #10
10002e0a:	687b      	ldr	r3, [r7, #4]
10002e0c:	609a      	str	r2, [r3, #8]
  dim_engine->DTT |= div;
10002e0e:	687b      	ldr	r3, [r7, #4]
10002e10:	689a      	ldr	r2, [r3, #8]
10002e12:	683b      	ldr	r3, [r7, #0]
10002e14:	431a      	orrs	r2, r3
10002e16:	687b      	ldr	r3, [r7, #4]
10002e18:	609a      	str	r2, [r3, #8]
}
10002e1a:	46bd      	mov	sp, r7
10002e1c:	b002      	add	sp, #8
10002e1e:	bd80      	pop	{r7, pc}

10002e20 <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
10002e20:	b580      	push	{r7, lr}
10002e22:	b082      	sub	sp, #8
10002e24:	af00      	add	r7, sp, #0
10002e26:	6078      	str	r0, [r7, #4]
10002e28:	1c08      	adds	r0, r1, #0
10002e2a:	1c11      	adds	r1, r2, #0
10002e2c:	1cfb      	adds	r3, r7, #3
10002e2e:	1c02      	adds	r2, r0, #0
10002e30:	701a      	strb	r2, [r3, #0]
10002e32:	1cbb      	adds	r3, r7, #2
10002e34:	1c0a      	adds	r2, r1, #0
10002e36:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
10002e38:	687b      	ldr	r3, [r7, #4]
10002e3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
10002e3c:	1cfa      	adds	r2, r7, #3
10002e3e:	7812      	ldrb	r2, [r2, #0]
10002e40:	0052      	lsls	r2, r2, #1
10002e42:	1c11      	adds	r1, r2, #0
10002e44:	2203      	movs	r2, #3
10002e46:	408a      	lsls	r2, r1
10002e48:	43d2      	mvns	r2, r2
10002e4a:	401a      	ands	r2, r3
10002e4c:	687b      	ldr	r3, [r7, #4]
10002e4e:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
10002e50:	687b      	ldr	r3, [r7, #4]
10002e52:	6f5a      	ldr	r2, [r3, #116]	; 0x74
10002e54:	1cbb      	adds	r3, r7, #2
10002e56:	781b      	ldrb	r3, [r3, #0]
10002e58:	1cf9      	adds	r1, r7, #3
10002e5a:	7809      	ldrb	r1, [r1, #0]
10002e5c:	0049      	lsls	r1, r1, #1
10002e5e:	408b      	lsls	r3, r1
10002e60:	431a      	orrs	r2, r3
10002e62:	687b      	ldr	r3, [r7, #4]
10002e64:	675a      	str	r2, [r3, #116]	; 0x74
}
10002e66:	46bd      	mov	sp, r7
10002e68:	b002      	add	sp, #8
10002e6a:	bd80      	pop	{r7, pc}

10002e6c <__aeabi_uidiv>:
/***********************************************************************************************************************
 * API IMPLEMENTATION - aeabi routines
 **********************************************************************************************************************/
/* This function performs unsigned integer division */
uint32_t __aeabi_uidiv(uint32_t dividend, uint32_t divisor)
{
10002e6c:	b580      	push	{r7, lr}
10002e6e:	b082      	sub	sp, #8
10002e70:	af00      	add	r7, sp, #0
10002e72:	6078      	str	r0, [r7, #4]
10002e74:	6039      	str	r1, [r7, #0]
  MATH->DIVCON  = XMC_MATH_UNSIGNED_DIVISION;
10002e76:	4b07      	ldr	r3, [pc, #28]	; (10002e94 <__aeabi_uidiv+0x28>)
10002e78:	2204      	movs	r2, #4
10002e7a:	635a      	str	r2, [r3, #52]	; 0x34
  MATH->DVD     = dividend;
10002e7c:	4b05      	ldr	r3, [pc, #20]	; (10002e94 <__aeabi_uidiv+0x28>)
10002e7e:	687a      	ldr	r2, [r7, #4]
10002e80:	621a      	str	r2, [r3, #32]
  MATH->DVS     = divisor;
10002e82:	4b04      	ldr	r3, [pc, #16]	; (10002e94 <__aeabi_uidiv+0x28>)
10002e84:	683a      	ldr	r2, [r7, #0]
10002e86:	625a      	str	r2, [r3, #36]	; 0x24

  return ((uint32_t) MATH->QUOT);
10002e88:	4b02      	ldr	r3, [pc, #8]	; (10002e94 <__aeabi_uidiv+0x28>)
10002e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
10002e8c:	1c18      	adds	r0, r3, #0
10002e8e:	46bd      	mov	sp, r7
10002e90:	b002      	add	sp, #8
10002e92:	bd80      	pop	{r7, pc}
10002e94:	40030000 	.word	0x40030000

10002e98 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
10002e98:	b580      	push	{r7, lr}
10002e9a:	b082      	sub	sp, #8
10002e9c:	af00      	add	r7, sp, #0
10002e9e:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
10002ea0:	687b      	ldr	r3, [r7, #4]
10002ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10002ea4:	b2db      	uxtb	r3, r3
10002ea6:	227f      	movs	r2, #127	; 0x7f
10002ea8:	4393      	bics	r3, r2
10002eaa:	b2db      	uxtb	r3, r3
}
10002eac:	1c18      	adds	r0, r3, #0
10002eae:	46bd      	mov	sp, r7
10002eb0:	b002      	add	sp, #8
10002eb2:	bd80      	pop	{r7, pc}

10002eb4 <XMC_UART_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_DisableEvent(),  XMC_UART_CH_GetStatusFlag()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
{
10002eb4:	b580      	push	{r7, lr}
10002eb6:	b082      	sub	sp, #8
10002eb8:	af00      	add	r7, sp, #0
10002eba:	6078      	str	r0, [r7, #4]
10002ebc:	6039      	str	r1, [r7, #0]
  channel->PSCR = flag;
10002ebe:	687b      	ldr	r3, [r7, #4]
10002ec0:	683a      	ldr	r2, [r7, #0]
10002ec2:	64da      	str	r2, [r3, #76]	; 0x4c
}
10002ec4:	46bd      	mov	sp, r7
10002ec6:	b002      	add	sp, #8
10002ec8:	bd80      	pop	{r7, pc}
10002eca:	46c0      	nop			; (mov r8, r8)

10002ecc <XMC_UART_CH_Init>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/

void XMC_UART_CH_Init(XMC_USIC_CH_t *channel, const XMC_UART_CH_CONFIG_t *const config)
{
10002ecc:	b580      	push	{r7, lr}
10002ece:	b084      	sub	sp, #16
10002ed0:	af00      	add	r7, sp, #0
10002ed2:	6078      	str	r0, [r7, #4]
10002ed4:	6039      	str	r1, [r7, #0]
  uint32_t oversampling = XMC_UART_CH_OVERSAMPLING;
10002ed6:	2310      	movs	r3, #16
10002ed8:	60fb      	str	r3, [r7, #12]

  /* USIC channel switched on*/
  XMC_USIC_CH_Enable(channel);
10002eda:	687b      	ldr	r3, [r7, #4]
10002edc:	1c18      	adds	r0, r3, #0
10002ede:	f000 f89b 	bl	10003018 <XMC_USIC_CH_Enable>
  
  if(config->oversampling != 0U)
10002ee2:	683b      	ldr	r3, [r7, #0]
10002ee4:	79db      	ldrb	r3, [r3, #7]
10002ee6:	2b00      	cmp	r3, #0
10002ee8:	d002      	beq.n	10002ef0 <XMC_UART_CH_Init+0x24>
  {
    oversampling = (uint32_t)config->oversampling;
10002eea:	683b      	ldr	r3, [r7, #0]
10002eec:	79db      	ldrb	r3, [r3, #7]
10002eee:	60fb      	str	r3, [r7, #12]
  }
  
  /* Configure baud rate */
  (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, oversampling);
10002ef0:	683b      	ldr	r3, [r7, #0]
10002ef2:	681a      	ldr	r2, [r3, #0]
10002ef4:	6879      	ldr	r1, [r7, #4]
10002ef6:	68fb      	ldr	r3, [r7, #12]
10002ef8:	1c08      	adds	r0, r1, #0
10002efa:	1c11      	adds	r1, r2, #0
10002efc:	1c1a      	adds	r2, r3, #0
10002efe:	f000 f8b3 	bl	10003068 <XMC_USIC_CH_SetBaudrate>
   * Configure the number of stop bits
   * Pulse length is set to 0 to have standard UART signaling, 
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
10002f02:	683b      	ldr	r3, [r7, #0]
10002f04:	799b      	ldrb	r3, [r3, #6]
10002f06:	3b01      	subs	r3, #1
10002f08:	005a      	lsls	r2, r3, #1
			             (((oversampling >> 1UL) + 1UL) << USIC_CH_PCR_ASCMode_SP_Pos) |
10002f0a:	68fb      	ldr	r3, [r7, #12]
10002f0c:	085b      	lsrs	r3, r3, #1
10002f0e:	3301      	adds	r3, #1
10002f10:	021b      	lsls	r3, r3, #8
   * Configure the number of stop bits
   * Pulse length is set to 0 to have standard UART signaling, 
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
10002f12:	4313      	orrs	r3, r2
10002f14:	2201      	movs	r2, #1
10002f16:	431a      	orrs	r2, r3
10002f18:	687b      	ldr	r3, [r7, #4]
10002f1a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Set passive data level, high
     Set word length. Data bits - 1
     If frame length is > 0, frame_lemgth-1; else, FLE = WLE (Data bits - 1)
     Transmission Mode: The shift control signal is considered active if it
     is at 1-level. This is the setting to be programmed to allow data transfers */
  channel->SCTR = (uint32_t)((((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_WLE_Pos) |
10002f1c:	683b      	ldr	r3, [r7, #0]
10002f1e:	791b      	ldrb	r3, [r3, #4]
10002f20:	3b01      	subs	r3, #1
10002f22:	061b      	lsls	r3, r3, #24
10002f24:	2281      	movs	r2, #129	; 0x81
10002f26:	0052      	lsls	r2, r2, #1
10002f28:	431a      	orrs	r2, r3
10002f2a:	687b      	ldr	r3, [r7, #4]
10002f2c:	635a      	str	r2, [r3, #52]	; 0x34
		              ((0x1UL << USIC_CH_SCTR_TRM_Pos) | USIC_CH_SCTR_PDL_Msk));

  if (config->frame_length != 0U)
10002f2e:	683b      	ldr	r3, [r7, #0]
10002f30:	795b      	ldrb	r3, [r3, #5]
10002f32:	2b00      	cmp	r3, #0
10002f34:	d009      	beq.n	10002f4a <XMC_UART_CH_Init+0x7e>
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->frame_length - 1UL) << USIC_CH_SCTR_FLE_Pos);
10002f36:	687b      	ldr	r3, [r7, #4]
10002f38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10002f3a:	683b      	ldr	r3, [r7, #0]
10002f3c:	795b      	ldrb	r3, [r3, #5]
10002f3e:	3b01      	subs	r3, #1
10002f40:	041b      	lsls	r3, r3, #16
10002f42:	431a      	orrs	r2, r3
10002f44:	687b      	ldr	r3, [r7, #4]
10002f46:	635a      	str	r2, [r3, #52]	; 0x34
10002f48:	e008      	b.n	10002f5c <XMC_UART_CH_Init+0x90>
  }
  else
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_FLE_Pos);
10002f4a:	687b      	ldr	r3, [r7, #4]
10002f4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10002f4e:	683b      	ldr	r3, [r7, #0]
10002f50:	791b      	ldrb	r3, [r3, #4]
10002f52:	3b01      	subs	r3, #1
10002f54:	041b      	lsls	r3, r3, #16
10002f56:	431a      	orrs	r2, r3
10002f58:	687b      	ldr	r3, [r7, #4]
10002f5a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Enable transfer buffer */
  channel->TCSR = (0x1UL << USIC_CH_TCSR_TDEN_Pos) |
10002f5c:	687b      	ldr	r3, [r7, #4]
10002f5e:	22a0      	movs	r2, #160	; 0xa0
10002f60:	00d2      	lsls	r2, r2, #3
10002f62:	639a      	str	r2, [r3, #56]	; 0x38
                  USIC_CH_TCSR_TDSSM_Msk;

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
10002f64:	687b      	ldr	r3, [r7, #4]
10002f66:	2201      	movs	r2, #1
10002f68:	4252      	negs	r2, r2
10002f6a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
10002f6c:	683b      	ldr	r3, [r7, #0]
10002f6e:	891b      	ldrh	r3, [r3, #8]
10002f70:	1c1a      	adds	r2, r3, #0
10002f72:	687b      	ldr	r3, [r7, #4]
10002f74:	641a      	str	r2, [r3, #64]	; 0x40
}
10002f76:	46bd      	mov	sp, r7
10002f78:	b004      	add	sp, #16
10002f7a:	bd80      	pop	{r7, pc}

10002f7c <XMC_UART_CH_Transmit>:
  } 
  return status;
}

void XMC_UART_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data)
{
10002f7c:	b580      	push	{r7, lr}
10002f7e:	b082      	sub	sp, #8
10002f80:	af00      	add	r7, sp, #0
10002f82:	6078      	str	r0, [r7, #4]
10002f84:	1c0a      	adds	r2, r1, #0
10002f86:	1cbb      	adds	r3, r7, #2
10002f88:	801a      	strh	r2, [r3, #0]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0UL)
10002f8a:	687a      	ldr	r2, [r7, #4]
10002f8c:	2384      	movs	r3, #132	; 0x84
10002f8e:	005b      	lsls	r3, r3, #1
10002f90:	58d2      	ldr	r2, [r2, r3]
10002f92:	23e0      	movs	r3, #224	; 0xe0
10002f94:	04db      	lsls	r3, r3, #19
10002f96:	4013      	ands	r3, r2
10002f98:	d114      	bne.n	10002fc4 <XMC_UART_CH_Transmit+0x48>
  {
    /* Wait till the Transmit Buffer is free for transmission */
    while(XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
10002f9a:	46c0      	nop			; (mov r8, r8)
10002f9c:	687b      	ldr	r3, [r7, #4]
10002f9e:	1c18      	adds	r0, r3, #0
10002fa0:	f7ff ff7a 	bl	10002e98 <XMC_USIC_CH_GetTransmitBufferStatus>
10002fa4:	1e03      	subs	r3, r0, #0
10002fa6:	2b80      	cmp	r3, #128	; 0x80
10002fa8:	d0f8      	beq.n	10002f9c <XMC_UART_CH_Transmit+0x20>
    {
    }
  
    /* Clear the Transmit Buffer indication flag */
    XMC_UART_CH_ClearStatusFlag(channel, (uint32_t)XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
10002faa:	687a      	ldr	r2, [r7, #4]
10002fac:	2380      	movs	r3, #128	; 0x80
10002fae:	019b      	lsls	r3, r3, #6
10002fb0:	1c10      	adds	r0, r2, #0
10002fb2:	1c19      	adds	r1, r3, #0
10002fb4:	f7ff ff7e 	bl	10002eb4 <XMC_UART_CH_ClearStatusFlag>
  
    /*Transmit data */
    channel->TBUF[0U] = data;
10002fb8:	1cbb      	adds	r3, r7, #2
10002fba:	881a      	ldrh	r2, [r3, #0]
10002fbc:	687b      	ldr	r3, [r7, #4]
10002fbe:	2180      	movs	r1, #128	; 0x80
10002fc0:	505a      	str	r2, [r3, r1]
10002fc2:	e005      	b.n	10002fd0 <XMC_UART_CH_Transmit+0x54>
  }
  else
  {
    channel->IN[0U] = data;
10002fc4:	1cbb      	adds	r3, r7, #2
10002fc6:	8819      	ldrh	r1, [r3, #0]
10002fc8:	687a      	ldr	r2, [r7, #4]
10002fca:	23c0      	movs	r3, #192	; 0xc0
10002fcc:	005b      	lsls	r3, r3, #1
10002fce:	50d1      	str	r1, [r2, r3]
  }
}
10002fd0:	46bd      	mov	sp, r7
10002fd2:	b002      	add	sp, #8
10002fd4:	bd80      	pop	{r7, pc}
10002fd6:	46c0      	nop			; (mov r8, r8)

10002fd8 <XMC_UART_CH_GetReceivedData>:

uint16_t XMC_UART_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
10002fd8:	b580      	push	{r7, lr}
10002fda:	b084      	sub	sp, #16
10002fdc:	af00      	add	r7, sp, #0
10002fde:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
10002fe0:	687a      	ldr	r2, [r7, #4]
10002fe2:	2386      	movs	r3, #134	; 0x86
10002fe4:	005b      	lsls	r3, r3, #1
10002fe6:	58d2      	ldr	r2, [r2, r3]
10002fe8:	23e0      	movs	r3, #224	; 0xe0
10002fea:	04db      	lsls	r3, r3, #19
10002fec:	4013      	ands	r3, r2
10002fee:	d105      	bne.n	10002ffc <XMC_UART_CH_GetReceivedData+0x24>
  {
    retval = (uint16_t)channel->RBUF;
10002ff0:	687b      	ldr	r3, [r7, #4]
10002ff2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
10002ff4:	230e      	movs	r3, #14
10002ff6:	18fb      	adds	r3, r7, r3
10002ff8:	801a      	strh	r2, [r3, #0]
10002ffa:	e006      	b.n	1000300a <XMC_UART_CH_GetReceivedData+0x32>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
10002ffc:	687a      	ldr	r2, [r7, #4]
10002ffe:	238e      	movs	r3, #142	; 0x8e
10003000:	005b      	lsls	r3, r3, #1
10003002:	58d2      	ldr	r2, [r2, r3]
10003004:	230e      	movs	r3, #14
10003006:	18fb      	adds	r3, r7, r3
10003008:	801a      	strh	r2, [r3, #0]
  }

  return retval;
1000300a:	230e      	movs	r3, #14
1000300c:	18fb      	adds	r3, r7, r3
1000300e:	881b      	ldrh	r3, [r3, #0]
}
10003010:	1c18      	adds	r0, r3, #0
10003012:	46bd      	mov	sp, r7
10003014:	b004      	add	sp, #16
10003016:	bd80      	pop	{r7, pc}

10003018 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
10003018:	b580      	push	{r7, lr}
1000301a:	b082      	sub	sp, #8
1000301c:	af00      	add	r7, sp, #0
1000301e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
10003020:	687a      	ldr	r2, [r7, #4]
10003022:	2390      	movs	r3, #144	; 0x90
10003024:	05db      	lsls	r3, r3, #23
10003026:	429a      	cmp	r2, r3
10003028:	d003      	beq.n	10003032 <XMC_USIC_CH_Enable+0x1a>
1000302a:	687b      	ldr	r3, [r7, #4]
1000302c:	4a0c      	ldr	r2, [pc, #48]	; (10003060 <XMC_USIC_CH_Enable+0x48>)
1000302e:	4293      	cmp	r3, r2
10003030:	d103      	bne.n	1000303a <XMC_USIC_CH_Enable+0x22>
  {
    XMC_USIC_Enable(XMC_USIC0);
10003032:	4b0c      	ldr	r3, [pc, #48]	; (10003064 <XMC_USIC_CH_Enable+0x4c>)
10003034:	1c18      	adds	r0, r3, #0
10003036:	f000 f983 	bl	10003340 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
1000303a:	687b      	ldr	r3, [r7, #4]
1000303c:	2203      	movs	r2, #3
1000303e:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
10003040:	46c0      	nop			; (mov r8, r8)
10003042:	687b      	ldr	r3, [r7, #4]
10003044:	68db      	ldr	r3, [r3, #12]
10003046:	2201      	movs	r2, #1
10003048:	4013      	ands	r3, r2
1000304a:	d0fa      	beq.n	10003042 <XMC_USIC_CH_Enable+0x2a>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
1000304c:	687b      	ldr	r3, [r7, #4]
1000304e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10003050:	220f      	movs	r2, #15
10003052:	4393      	bics	r3, r2
10003054:	1c1a      	adds	r2, r3, #0
10003056:	687b      	ldr	r3, [r7, #4]
10003058:	641a      	str	r2, [r3, #64]	; 0x40
}
1000305a:	46bd      	mov	sp, r7
1000305c:	b002      	add	sp, #8
1000305e:	bd80      	pop	{r7, pc}
10003060:	48000200 	.word	0x48000200
10003064:	48000008 	.word	0x48000008

10003068 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
10003068:	b580      	push	{r7, lr}
1000306a:	b08e      	sub	sp, #56	; 0x38
1000306c:	af00      	add	r7, sp, #0
1000306e:	60f8      	str	r0, [r7, #12]
10003070:	60b9      	str	r1, [r7, #8]
10003072:	607a      	str	r2, [r7, #4]
  
  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
10003074:	68bb      	ldr	r3, [r7, #8]
10003076:	2b63      	cmp	r3, #99	; 0x63
10003078:	d95c      	bls.n	10003134 <XMC_USIC_CH_SetBaudrate+0xcc>
1000307a:	687b      	ldr	r3, [r7, #4]
1000307c:	2b00      	cmp	r3, #0
1000307e:	d059      	beq.n	10003134 <XMC_USIC_CH_SetBaudrate+0xcc>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
10003080:	f7ff fd6a 	bl	10002b58 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
10003084:	1c03      	adds	r3, r0, #0
10003086:	1c18      	adds	r0, r3, #0
10003088:	2164      	movs	r1, #100	; 0x64
1000308a:	f7ff feef 	bl	10002e6c <__aeabi_uidiv>
1000308e:	1c03      	adds	r3, r0, #0
10003090:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
10003092:	68bb      	ldr	r3, [r7, #8]
10003094:	1c18      	adds	r0, r3, #0
10003096:	2164      	movs	r1, #100	; 0x64
10003098:	f7ff fee8 	bl	10002e6c <__aeabi_uidiv>
1000309c:	1c03      	adds	r3, r0, #0
1000309e:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1U;
100030a0:	2301      	movs	r3, #1
100030a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
100030a4:	2301      	movs	r3, #1
100030a6:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
100030a8:	4b28      	ldr	r3, [pc, #160]	; (1000314c <XMC_USIC_CH_SetBaudrate+0xe4>)
100030aa:	627b      	str	r3, [r7, #36]	; 0x24

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
100030ac:	4b27      	ldr	r3, [pc, #156]	; (1000314c <XMC_USIC_CH_SetBaudrate+0xe4>)
100030ae:	633b      	str	r3, [r7, #48]	; 0x30
100030b0:	e024      	b.n	100030fc <XMC_USIC_CH_SetBaudrate+0x94>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
100030b2:	6a3b      	ldr	r3, [r7, #32]
100030b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
100030b6:	435a      	muls	r2, r3
100030b8:	1c11      	adds	r1, r2, #0
100030ba:	68bb      	ldr	r3, [r7, #8]
100030bc:	687a      	ldr	r2, [r7, #4]
100030be:	4353      	muls	r3, r2
100030c0:	1c08      	adds	r0, r1, #0
100030c2:	1c19      	adds	r1, r3, #0
100030c4:	f7ff fed2 	bl	10002e6c <__aeabi_uidiv>
100030c8:	1c03      	adds	r3, r0, #0
100030ca:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
100030cc:	69fb      	ldr	r3, [r7, #28]
100030ce:	0a9b      	lsrs	r3, r3, #10
100030d0:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
100030d2:	69fb      	ldr	r3, [r7, #28]
100030d4:	059b      	lsls	r3, r3, #22
100030d6:	0d9b      	lsrs	r3, r3, #22
100030d8:	617b      	str	r3, [r7, #20]

      if ((pdiv_int < 1024U) && (pdiv_frac < pdiv_frac_min))
100030da:	69bb      	ldr	r3, [r7, #24]
100030dc:	4a1b      	ldr	r2, [pc, #108]	; (1000314c <XMC_USIC_CH_SetBaudrate+0xe4>)
100030de:	4293      	cmp	r3, r2
100030e0:	d809      	bhi.n	100030f6 <XMC_USIC_CH_SetBaudrate+0x8e>
100030e2:	697a      	ldr	r2, [r7, #20]
100030e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100030e6:	429a      	cmp	r2, r3
100030e8:	d205      	bcs.n	100030f6 <XMC_USIC_CH_SetBaudrate+0x8e>
      {
        pdiv_frac_min = pdiv_frac;
100030ea:	697b      	ldr	r3, [r7, #20]
100030ec:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
100030ee:	69bb      	ldr	r3, [r7, #24]
100030f0:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
100030f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100030f4:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
100030f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100030f8:	3b01      	subs	r3, #1
100030fa:	633b      	str	r3, [r7, #48]	; 0x30
100030fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
100030fe:	2b00      	cmp	r3, #0
10003100:	d1d7      	bne.n	100030b2 <XMC_USIC_CH_SetBaudrate+0x4a>
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
10003102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10003104:	2280      	movs	r2, #128	; 0x80
10003106:	0212      	lsls	r2, r2, #8
10003108:	431a      	orrs	r2, r3
1000310a:	68fb      	ldr	r3, [r7, #12]
1000310c:	611a      	str	r2, [r3, #16]
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
1000310e:	68fb      	ldr	r3, [r7, #12]
10003110:	695b      	ldr	r3, [r3, #20]
10003112:	4a0f      	ldr	r2, [pc, #60]	; (10003150 <XMC_USIC_CH_SetBaudrate+0xe8>)
10003114:	401a      	ands	r2, r3
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
10003116:	687b      	ldr	r3, [r7, #4]
10003118:	3b01      	subs	r3, #1
1000311a:	029b      	lsls	r3, r3, #10
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
1000311c:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
1000311e:	6abb      	ldr	r3, [r7, #40]	; 0x28
10003120:	3b01      	subs	r3, #1
10003122:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
10003124:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
10003126:	68fb      	ldr	r3, [r7, #12]
10003128:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
                    
    status = XMC_USIC_CH_STATUS_OK;
1000312a:	2337      	movs	r3, #55	; 0x37
1000312c:	18fb      	adds	r3, r7, r3
1000312e:	2200      	movs	r2, #0
10003130:	701a      	strb	r2, [r3, #0]
10003132:	e003      	b.n	1000313c <XMC_USIC_CH_SetBaudrate+0xd4>
  }
  else 
  {
    status = XMC_USIC_CH_STATUS_ERROR;
10003134:	2337      	movs	r3, #55	; 0x37
10003136:	18fb      	adds	r3, r7, r3
10003138:	2201      	movs	r2, #1
1000313a:	701a      	strb	r2, [r3, #0]
  }
  
  return status;
1000313c:	2337      	movs	r3, #55	; 0x37
1000313e:	18fb      	adds	r3, r7, r3
10003140:	781b      	ldrb	r3, [r3, #0]
}
10003142:	1c18      	adds	r0, r3, #0
10003144:	46bd      	mov	sp, r7
10003146:	b00e      	add	sp, #56	; 0x38
10003148:	bd80      	pop	{r7, pc}
1000314a:	46c0      	nop			; (mov r8, r8)
1000314c:	000003ff 	.word	0x000003ff
10003150:	fc0080ef 	.word	0xfc0080ef

10003154 <XMC_USIC_CH_TXFIFO_Configure>:

void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
10003154:	b580      	push	{r7, lr}
10003156:	b084      	sub	sp, #16
10003158:	af00      	add	r7, sp, #0
1000315a:	60f8      	str	r0, [r7, #12]
1000315c:	60b9      	str	r1, [r7, #8]
1000315e:	603b      	str	r3, [r7, #0]
10003160:	1dfb      	adds	r3, r7, #7
10003162:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
10003164:	68fa      	ldr	r2, [r7, #12]
10003166:	2384      	movs	r3, #132	; 0x84
10003168:	005b      	lsls	r3, r3, #1
1000316a:	58d3      	ldr	r3, [r2, r3]
1000316c:	4a0e      	ldr	r2, [pc, #56]	; (100031a8 <XMC_USIC_CH_TXFIFO_Configure+0x54>)
1000316e:	4013      	ands	r3, r2
10003170:	1c19      	adds	r1, r3, #0
10003172:	68fa      	ldr	r2, [r7, #12]
10003174:	2384      	movs	r3, #132	; 0x84
10003176:	005b      	lsls	r3, r3, #1
10003178:	50d1      	str	r1, [r2, r3]
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
1000317a:	68fa      	ldr	r2, [r7, #12]
1000317c:	2384      	movs	r3, #132	; 0x84
1000317e:	005b      	lsls	r3, r3, #1
10003180:	58d3      	ldr	r3, [r2, r3]
10003182:	4a0a      	ldr	r2, [pc, #40]	; (100031ac <XMC_USIC_CH_TXFIFO_Configure+0x58>)
10003184:	401a      	ands	r2, r3
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
10003186:	683b      	ldr	r3, [r7, #0]
10003188:	0219      	lsls	r1, r3, #8
1000318a:	68bb      	ldr	r3, [r7, #8]
1000318c:	4319      	orrs	r1, r3
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
1000318e:	1dfb      	adds	r3, r7, #7
10003190:	781b      	ldrb	r3, [r3, #0]
10003192:	061b      	lsls	r3, r3, #24
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
10003194:	430b      	orrs	r3, r1
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
10003196:	431a      	orrs	r2, r3
10003198:	1c11      	adds	r1, r2, #0
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
1000319a:	68fa      	ldr	r2, [r7, #12]
1000319c:	2384      	movs	r3, #132	; 0x84
1000319e:	005b      	lsls	r3, r3, #1
100031a0:	50d1      	str	r1, [r2, r3]
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
}
100031a2:	46bd      	mov	sp, r7
100031a4:	b004      	add	sp, #16
100031a6:	bd80      	pop	{r7, pc}
100031a8:	f8ffffff 	.word	0xf8ffffff
100031ac:	f8ffc0c0 	.word	0xf8ffc0c0

100031b0 <XMC_USIC_CH_RXFIFO_Configure>:

void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
100031b0:	b580      	push	{r7, lr}
100031b2:	b084      	sub	sp, #16
100031b4:	af00      	add	r7, sp, #0
100031b6:	60f8      	str	r0, [r7, #12]
100031b8:	60b9      	str	r1, [r7, #8]
100031ba:	603b      	str	r3, [r7, #0]
100031bc:	1dfb      	adds	r3, r7, #7
100031be:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
100031c0:	68fa      	ldr	r2, [r7, #12]
100031c2:	2386      	movs	r3, #134	; 0x86
100031c4:	005b      	lsls	r3, r3, #1
100031c6:	58d3      	ldr	r3, [r2, r3]
100031c8:	4a10      	ldr	r2, [pc, #64]	; (1000320c <XMC_USIC_CH_RXFIFO_Configure+0x5c>)
100031ca:	4013      	ands	r3, r2
100031cc:	1c19      	adds	r1, r3, #0
100031ce:	68fa      	ldr	r2, [r7, #12]
100031d0:	2386      	movs	r3, #134	; 0x86
100031d2:	005b      	lsls	r3, r3, #1
100031d4:	50d1      	str	r1, [r2, r3]

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
100031d6:	68fa      	ldr	r2, [r7, #12]
100031d8:	2386      	movs	r3, #134	; 0x86
100031da:	005b      	lsls	r3, r3, #1
100031dc:	58d3      	ldr	r3, [r2, r3]
100031de:	4a0c      	ldr	r2, [pc, #48]	; (10003210 <XMC_USIC_CH_RXFIFO_Configure+0x60>)
100031e0:	401a      	ands	r2, r3
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
100031e2:	683b      	ldr	r3, [r7, #0]
100031e4:	0219      	lsls	r1, r3, #8
100031e6:	68bb      	ldr	r3, [r7, #8]
100031e8:	4319      	orrs	r1, r3
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
100031ea:	1dfb      	adds	r3, r7, #7
100031ec:	781b      	ldrb	r3, [r3, #0]
100031ee:	061b      	lsls	r3, r3, #24
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
100031f0:	430b      	orrs	r3, r1
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
100031f2:	4313      	orrs	r3, r2
100031f4:	2280      	movs	r2, #128	; 0x80
100031f6:	0552      	lsls	r2, r2, #21
100031f8:	431a      	orrs	r2, r3
100031fa:	1c11      	adds	r1, r2, #0
100031fc:	68fa      	ldr	r2, [r7, #12]
100031fe:	2386      	movs	r3, #134	; 0x86
10003200:	005b      	lsls	r3, r3, #1
10003202:	50d1      	str	r1, [r2, r3]
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
                   (uint32_t)USIC_CH_RBCTR_LOF_Msk));
}
10003204:	46bd      	mov	sp, r7
10003206:	b004      	add	sp, #16
10003208:	bd80      	pop	{r7, pc}
1000320a:	46c0      	nop			; (mov r8, r8)
1000320c:	f8ffffff 	.word	0xf8ffffff
10003210:	efffc0c0 	.word	0xefffc0c0

10003214 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>:
}

void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
                                            const XMC_USIC_CH_FIFO_SIZE_t size,
                                            const uint32_t limit)
{
10003214:	b580      	push	{r7, lr}
10003216:	b084      	sub	sp, #16
10003218:	af00      	add	r7, sp, #0
1000321a:	60f8      	str	r0, [r7, #12]
1000321c:	607a      	str	r2, [r7, #4]
1000321e:	230b      	movs	r3, #11
10003220:	18fb      	adds	r3, r7, r3
10003222:	1c0a      	adds	r2, r1, #0
10003224:	701a      	strb	r2, [r3, #0]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
10003226:	68fa      	ldr	r2, [r7, #12]
10003228:	2386      	movs	r3, #134	; 0x86
1000322a:	005b      	lsls	r3, r3, #1
1000322c:	58d3      	ldr	r3, [r2, r3]
1000322e:	4a0e      	ldr	r2, [pc, #56]	; (10003268 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit+0x54>)
10003230:	4013      	ands	r3, r2
10003232:	1c19      	adds	r1, r3, #0
10003234:	68fa      	ldr	r2, [r7, #12]
10003236:	2386      	movs	r3, #134	; 0x86
10003238:	005b      	lsls	r3, r3, #1
1000323a:	50d1      	str	r1, [r2, r3]

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
1000323c:	68fa      	ldr	r2, [r7, #12]
1000323e:	2386      	movs	r3, #134	; 0x86
10003240:	005b      	lsls	r3, r3, #1
10003242:	58d3      	ldr	r3, [r2, r3]
10003244:	4a09      	ldr	r2, [pc, #36]	; (1000326c <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit+0x58>)
10003246:	401a      	ands	r2, r3
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
10003248:	687b      	ldr	r3, [r7, #4]
1000324a:	021b      	lsls	r3, r3, #8
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
1000324c:	431a      	orrs	r2, r3
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
1000324e:	230b      	movs	r3, #11
10003250:	18fb      	adds	r3, r7, r3
10003252:	781b      	ldrb	r3, [r3, #0]
10003254:	061b      	lsls	r3, r3, #24
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
10003256:	431a      	orrs	r2, r3
10003258:	1c11      	adds	r1, r2, #0
1000325a:	68fa      	ldr	r2, [r7, #12]
1000325c:	2386      	movs	r3, #134	; 0x86
1000325e:	005b      	lsls	r3, r3, #1
10003260:	50d1      	str	r1, [r2, r3]
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
}
10003262:	46bd      	mov	sp, r7
10003264:	b004      	add	sp, #16
10003266:	bd80      	pop	{r7, pc}
10003268:	f8ffffff 	.word	0xf8ffffff
1000326c:	ffffc0ff 	.word	0xffffc0ff

10003270 <XMC_USIC_CH_SetInterruptNodePointer>:

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
10003270:	b580      	push	{r7, lr}
10003272:	b084      	sub	sp, #16
10003274:	af00      	add	r7, sp, #0
10003276:	60f8      	str	r0, [r7, #12]
10003278:	607a      	str	r2, [r7, #4]
1000327a:	230b      	movs	r3, #11
1000327c:	18fb      	adds	r3, r7, r3
1000327e:	1c0a      	adds	r2, r1, #0
10003280:	701a      	strb	r2, [r3, #0]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
10003282:	68fb      	ldr	r3, [r7, #12]
10003284:	699b      	ldr	r3, [r3, #24]
10003286:	220b      	movs	r2, #11
10003288:	18ba      	adds	r2, r7, r2
1000328a:	7812      	ldrb	r2, [r2, #0]
1000328c:	2107      	movs	r1, #7
1000328e:	4091      	lsls	r1, r2
10003290:	1c0a      	adds	r2, r1, #0
10003292:	43d2      	mvns	r2, r2
10003294:	401a      	ands	r2, r3
                  (service_request << (uint32_t)interrupt_node));
10003296:	230b      	movs	r3, #11
10003298:	18fb      	adds	r3, r7, r3
1000329a:	781b      	ldrb	r3, [r3, #0]
1000329c:	6879      	ldr	r1, [r7, #4]
1000329e:	4099      	lsls	r1, r3
100032a0:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
100032a2:	431a      	orrs	r2, r3
100032a4:	68fb      	ldr	r3, [r7, #12]
100032a6:	619a      	str	r2, [r3, #24]
                  (service_request << (uint32_t)interrupt_node));
}
100032a8:	46bd      	mov	sp, r7
100032aa:	b004      	add	sp, #16
100032ac:	bd80      	pop	{r7, pc}
100032ae:	46c0      	nop			; (mov r8, r8)

100032b0 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
100032b0:	b580      	push	{r7, lr}
100032b2:	b084      	sub	sp, #16
100032b4:	af00      	add	r7, sp, #0
100032b6:	60f8      	str	r0, [r7, #12]
100032b8:	607a      	str	r2, [r7, #4]
100032ba:	230b      	movs	r3, #11
100032bc:	18fb      	adds	r3, r7, r3
100032be:	1c0a      	adds	r2, r1, #0
100032c0:	701a      	strb	r2, [r3, #0]
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
100032c2:	68fa      	ldr	r2, [r7, #12]
100032c4:	2384      	movs	r3, #132	; 0x84
100032c6:	005b      	lsls	r3, r3, #1
100032c8:	58d3      	ldr	r3, [r2, r3]
100032ca:	220b      	movs	r2, #11
100032cc:	18ba      	adds	r2, r7, r2
100032ce:	7812      	ldrb	r2, [r2, #0]
100032d0:	2107      	movs	r1, #7
100032d2:	4091      	lsls	r1, r2
100032d4:	1c0a      	adds	r2, r1, #0
100032d6:	43d2      	mvns	r2, r2
100032d8:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
100032da:	230b      	movs	r3, #11
100032dc:	18fb      	adds	r3, r7, r3
100032de:	781b      	ldrb	r3, [r3, #0]
100032e0:	6879      	ldr	r1, [r7, #4]
100032e2:	4099      	lsls	r1, r3
100032e4:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
100032e6:	431a      	orrs	r2, r3
100032e8:	1c11      	adds	r1, r2, #0
100032ea:	68fa      	ldr	r2, [r7, #12]
100032ec:	2384      	movs	r3, #132	; 0x84
100032ee:	005b      	lsls	r3, r3, #1
100032f0:	50d1      	str	r1, [r2, r3]
                   (service_request << (uint32_t)interrupt_node));
}
100032f2:	46bd      	mov	sp, r7
100032f4:	b004      	add	sp, #16
100032f6:	bd80      	pop	{r7, pc}

100032f8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
100032f8:	b580      	push	{r7, lr}
100032fa:	b084      	sub	sp, #16
100032fc:	af00      	add	r7, sp, #0
100032fe:	60f8      	str	r0, [r7, #12]
10003300:	607a      	str	r2, [r7, #4]
10003302:	230b      	movs	r3, #11
10003304:	18fb      	adds	r3, r7, r3
10003306:	1c0a      	adds	r2, r1, #0
10003308:	701a      	strb	r2, [r3, #0]
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
1000330a:	68fa      	ldr	r2, [r7, #12]
1000330c:	2386      	movs	r3, #134	; 0x86
1000330e:	005b      	lsls	r3, r3, #1
10003310:	58d3      	ldr	r3, [r2, r3]
10003312:	220b      	movs	r2, #11
10003314:	18ba      	adds	r2, r7, r2
10003316:	7812      	ldrb	r2, [r2, #0]
10003318:	2107      	movs	r1, #7
1000331a:	4091      	lsls	r1, r2
1000331c:	1c0a      	adds	r2, r1, #0
1000331e:	43d2      	mvns	r2, r2
10003320:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
10003322:	230b      	movs	r3, #11
10003324:	18fb      	adds	r3, r7, r3
10003326:	781b      	ldrb	r3, [r3, #0]
10003328:	6879      	ldr	r1, [r7, #4]
1000332a:	4099      	lsls	r1, r3
1000332c:	1c0b      	adds	r3, r1, #0

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
1000332e:	431a      	orrs	r2, r3
10003330:	1c11      	adds	r1, r2, #0
10003332:	68fa      	ldr	r2, [r7, #12]
10003334:	2386      	movs	r3, #134	; 0x86
10003336:	005b      	lsls	r3, r3, #1
10003338:	50d1      	str	r1, [r2, r3]
                   (service_request << (uint32_t)interrupt_node));
}
1000333a:	46bd      	mov	sp, r7
1000333c:	b004      	add	sp, #16
1000333e:	bd80      	pop	{r7, pc}

10003340 <XMC_USIC_Enable>:

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
10003340:	b580      	push	{r7, lr}
10003342:	b082      	sub	sp, #8
10003344:	af00      	add	r7, sp, #0
10003346:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
10003348:	687b      	ldr	r3, [r7, #4]
1000334a:	4a04      	ldr	r2, [pc, #16]	; (1000335c <XMC_USIC_Enable+0x1c>)
1000334c:	4293      	cmp	r3, r2
1000334e:	d102      	bne.n	10003356 <XMC_USIC_Enable+0x16>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
10003350:	2008      	movs	r0, #8
10003352:	f7ff fb25 	bl	100029a0 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
10003356:	46bd      	mov	sp, r7
10003358:	b002      	add	sp, #8
1000335a:	bd80      	pop	{r7, pc}
1000335c:	48000008 	.word	0x48000008

10003360 <XMC_VADC_GROUP_ExternalMuxControlInit>:
 * \par<b>Related APIs:</b><BR>
 * None
 */
__STATIC_INLINE void XMC_VADC_GROUP_ExternalMuxControlInit(XMC_VADC_GROUP_t *const group_ptr,
                                                           const XMC_VADC_GROUP_EMUXCFG_t emux_cfg)
{
10003360:	b580      	push	{r7, lr}
10003362:	b084      	sub	sp, #16
10003364:	af00      	add	r7, sp, #0
10003366:	6078      	str	r0, [r7, #4]
10003368:	6039      	str	r1, [r7, #0]
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
1000336a:	1c3b      	adds	r3, r7, #0
1000336c:	781b      	ldrb	r3, [r3, #0]
1000336e:	075b      	lsls	r3, r3, #29
10003370:	0f5b      	lsrs	r3, r3, #29
10003372:	b2db      	uxtb	r3, r3
10003374:	1c1a      	adds	r2, r3, #0
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);
10003376:	1cbb      	adds	r3, r7, #2
10003378:	881b      	ldrh	r3, [r3, #0]
1000337a:	059b      	lsls	r3, r3, #22
1000337c:	0d9b      	lsrs	r3, r3, #22
1000337e:	b29b      	uxth	r3, r3
10003380:	041b      	lsls	r3, r3, #16
{
  uint32_t   emux_config;

  XMC_ASSERT("XMC_VADC_GROUP_ExternalMuxControlInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
10003382:	4313      	orrs	r3, r2
10003384:	60fb      	str	r3, [r7, #12]
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
10003386:	687a      	ldr	r2, [r7, #4]
10003388:	23f8      	movs	r3, #248	; 0xf8
1000338a:	005b      	lsls	r3, r3, #1
1000338c:	68f9      	ldr	r1, [r7, #12]
1000338e:	50d1      	str	r1, [r2, r3]
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
10003390:	1cfb      	adds	r3, r7, #3
10003392:	781b      	ldrb	r3, [r3, #0]
10003394:	06db      	lsls	r3, r3, #27
10003396:	0fdb      	lsrs	r3, r3, #31
10003398:	b2db      	uxtb	r3, r3
1000339a:	071a      	lsls	r2, r3, #28
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
1000339c:	1cfb      	adds	r3, r7, #3
1000339e:	781b      	ldrb	r3, [r3, #0]
100033a0:	071b      	lsls	r3, r3, #28
100033a2:	0f9b      	lsrs	r3, r3, #30
100033a4:	b2db      	uxtb	r3, r3
100033a6:	069b      	lsls	r3, r3, #26

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
100033a8:	431a      	orrs	r2, r3
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);
100033aa:	1cfb      	adds	r3, r7, #3
100033ac:	781b      	ldrb	r3, [r3, #0]
100033ae:	069b      	lsls	r3, r3, #26
100033b0:	0fdb      	lsrs	r3, r3, #31
100033b2:	b2db      	uxtb	r3, r3
100033b4:	075b      	lsls	r3, r3, #29

  emux_config = ((uint32_t)emux_cfg.starting_external_channel << (uint32_t)VADC_G_EMUXCTR_EMUXSET_Pos) |
              ((uint32_t)emux_cfg.connected_channel << (uint32_t)VADC_G_EMUXCTR_EMUXCH_Pos);

  group_ptr->EMUXCTR  = emux_config;
  emux_config = ((uint32_t)emux_cfg.emux_coding << (uint32_t)VADC_G_EMUXCTR_EMXCOD_Pos)  |
100033b6:	4313      	orrs	r3, r2
100033b8:	60fb      	str	r3, [r7, #12]
                ((uint32_t)emux_cfg.emux_mode  << (uint32_t)VADC_G_EMUXCTR_EMUXMODE_Pos)|
                ((uint32_t)emux_cfg.stce_usage << (uint32_t)VADC_G_EMUXCTR_EMXST_Pos);

#if (XMC_VADC_EMUX_CH_SEL_STYLE == 1U)
  emux_config |= ((uint32_t)emux_cfg.emux_channel_select_style << (uint32_t)VADC_G_EMUXCTR_EMXCSS_Pos);
100033ba:	1cfb      	adds	r3, r7, #3
100033bc:	781b      	ldrb	r3, [r3, #0]
100033be:	065b      	lsls	r3, r3, #25
100033c0:	0fdb      	lsrs	r3, r3, #31
100033c2:	b2db      	uxtb	r3, r3
100033c4:	079b      	lsls	r3, r3, #30
100033c6:	68fa      	ldr	r2, [r7, #12]
100033c8:	4313      	orrs	r3, r2
100033ca:	60fb      	str	r3, [r7, #12]
#endif
  group_ptr->EMUXCTR  |= (emux_config | ((uint32_t)VADC_G_EMUXCTR_EMXWC_Msk)) ;
100033cc:	687a      	ldr	r2, [r7, #4]
100033ce:	23f8      	movs	r3, #248	; 0xf8
100033d0:	005b      	lsls	r3, r3, #1
100033d2:	58d2      	ldr	r2, [r2, r3]
100033d4:	68fb      	ldr	r3, [r7, #12]
100033d6:	4313      	orrs	r3, r2
100033d8:	2280      	movs	r2, #128	; 0x80
100033da:	0612      	lsls	r2, r2, #24
100033dc:	431a      	orrs	r2, r3
100033de:	1c11      	adds	r1, r2, #0
100033e0:	687a      	ldr	r2, [r7, #4]
100033e2:	23f8      	movs	r3, #248	; 0xf8
100033e4:	005b      	lsls	r3, r3, #1
100033e6:	50d1      	str	r1, [r2, r3]
}
100033e8:	46bd      	mov	sp, r7
100033ea:	b004      	add	sp, #16
100033ec:	bd80      	pop	{r7, pc}
100033ee:	46c0      	nop			; (mov r8, r8)

100033f0 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
100033f0:	b580      	push	{r7, lr}
100033f2:	b082      	sub	sp, #8
100033f4:	af00      	add	r7, sp, #0
100033f6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueEnableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR |= (uint32_t)((uint32_t)1 << VADC_G_ARBPR_ASEN0_Pos);
100033f8:	687b      	ldr	r3, [r7, #4]
100033fa:	2284      	movs	r2, #132	; 0x84
100033fc:	589b      	ldr	r3, [r3, r2]
100033fe:	2280      	movs	r2, #128	; 0x80
10003400:	0452      	lsls	r2, r2, #17
10003402:	431a      	orrs	r2, r3
10003404:	687b      	ldr	r3, [r7, #4]
10003406:	2184      	movs	r1, #132	; 0x84
10003408:	505a      	str	r2, [r3, r1]
}
1000340a:	46bd      	mov	sp, r7
1000340c:	b002      	add	sp, #8
1000340e:	bd80      	pop	{r7, pc}

10003410 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
10003410:	b580      	push	{r7, lr}
10003412:	b082      	sub	sp, #8
10003414:	af00      	add	r7, sp, #0
10003416:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueDisableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN0_Msk);
10003418:	687b      	ldr	r3, [r7, #4]
1000341a:	2284      	movs	r2, #132	; 0x84
1000341c:	589b      	ldr	r3, [r3, r2]
1000341e:	4a04      	ldr	r2, [pc, #16]	; (10003430 <XMC_VADC_GROUP_QueueDisableArbitrationSlot+0x20>)
10003420:	401a      	ands	r2, r3
10003422:	687b      	ldr	r3, [r7, #4]
10003424:	2184      	movs	r1, #132	; 0x84
10003426:	505a      	str	r2, [r3, r1]
}
10003428:	46bd      	mov	sp, r7
1000342a:	b002      	add	sp, #8
1000342c:	bd80      	pop	{r7, pc}
1000342e:	46c0      	nop			; (mov r8, r8)
10003430:	feffffff 	.word	0xfeffffff

10003434 <XMC_VADC_GLOBAL_EnableModule>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/*API to enable the VADC Module*/
void XMC_VADC_GLOBAL_EnableModule(void)
{
10003434:	b580      	push	{r7, lr}
10003436:	af00      	add	r7, sp, #0
   * Please refer to the XMC1000 Errata sheet V1.4 released 2014-06 Errata ID : ADC_AI.003 Additonal bit to enable ADC
   * function
   */

#if defined (COMPARATOR)
  COMPARATOR->ORCCTRL = (uint32_t)0xFF;
10003438:	4b03      	ldr	r3, [pc, #12]	; (10003448 <XMC_VADC_GLOBAL_EnableModule+0x14>)
1000343a:	22ff      	movs	r2, #255	; 0xff
1000343c:	601a      	str	r2, [r3, #0]
#endif

#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_VADC);
1000343e:	2001      	movs	r0, #1
10003440:	f7ff faae 	bl	100029a0 <XMC_SCU_CLOCK_UngatePeripheralClock>

#if defined(PERIPHERAL_RESET_SUPPORTED)
  /* Reset the Hardware */
  XMC_SCU_RESET_DeassertPeripheralReset((XMC_SCU_PERIPHERAL_RESET_t)XMC_SCU_PERIPHERAL_RESET_VADC );
#endif
}
10003444:	46bd      	mov	sp, r7
10003446:	bd80      	pop	{r7, pc}
10003448:	40010500 	.word	0x40010500

1000344c <XMC_VADC_GLOBAL_Init>:
}


/* API to initialize global resources */
void XMC_VADC_GLOBAL_Init(XMC_VADC_GLOBAL_t *const global_ptr, const XMC_VADC_GLOBAL_CONFIG_t *config)
{
1000344c:	b580      	push	{r7, lr}
1000344e:	b082      	sub	sp, #8
10003450:	af00      	add	r7, sp, #0
10003452:	6078      	str	r0, [r7, #4]
10003454:	6039      	str	r1, [r7, #0]
  uint32_t reg;
#endif
  XMC_ASSERT("XMC_VADC_GLOBAL_Init:Wrong Module Pointer", (global_ptr == VADC))

  /* Enable the VADC module*/
  XMC_VADC_GLOBAL_EnableModule();
10003456:	f7ff ffed 	bl	10003434 <XMC_VADC_GLOBAL_EnableModule>

  global_ptr->CLC = (uint32_t)(config->clc);
1000345a:	683b      	ldr	r3, [r7, #0]
1000345c:	695a      	ldr	r2, [r3, #20]
1000345e:	687b      	ldr	r3, [r7, #4]
10003460:	601a      	str	r2, [r3, #0]

  /* Clock configuration */

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  global_ptr->GLOBCFG  = (uint32_t)(config->clock_config.globcfg | (uint32_t)(VADC_GLOBCFG_DIVWC_Msk));
10003462:	683b      	ldr	r3, [r7, #0]
10003464:	685b      	ldr	r3, [r3, #4]
10003466:	2280      	movs	r2, #128	; 0x80
10003468:	0212      	lsls	r2, r2, #8
1000346a:	431a      	orrs	r2, r3
1000346c:	687b      	ldr	r3, [r7, #4]
1000346e:	2180      	movs	r1, #128	; 0x80
10003470:	505a      	str	r2, [r3, r1]
#endif

  /* ICLASS-0 configuration */
  global_ptr->GLOBICLASS[0] = (uint32_t)(config->class0.globiclass);
10003472:	683b      	ldr	r3, [r7, #0]
10003474:	689a      	ldr	r2, [r3, #8]
10003476:	687b      	ldr	r3, [r7, #4]
10003478:	21a0      	movs	r1, #160	; 0xa0
1000347a:	505a      	str	r2, [r3, r1]

  /* ICLASS-1 configuration */
  global_ptr->GLOBICLASS[1] = (uint32_t)(config->class1.globiclass);
1000347c:	683b      	ldr	r3, [r7, #0]
1000347e:	68da      	ldr	r2, [r3, #12]
10003480:	687b      	ldr	r3, [r7, #4]
10003482:	21a4      	movs	r1, #164	; 0xa4
10003484:	505a      	str	r2, [r3, r1]


  /*Result generation related configuration */
  global_ptr->GLOBRCR = (uint32_t)(config->globrcr);
10003486:	683b      	ldr	r3, [r7, #0]
10003488:	6919      	ldr	r1, [r3, #16]
1000348a:	687a      	ldr	r2, [r7, #4]
1000348c:	23a0      	movs	r3, #160	; 0xa0
1000348e:	009b      	lsls	r3, r3, #2
10003490:	50d1      	str	r1, [r2, r3]

#if (XMC_VADC_BOUNDARY_AVAILABLE == 1U)

  /* Boundaries */
  global_ptr->GLOBBOUND = (uint32_t)(config->globbound);
10003492:	683b      	ldr	r3, [r7, #0]
10003494:	681a      	ldr	r2, [r3, #0]
10003496:	687b      	ldr	r3, [r7, #4]
10003498:	21b8      	movs	r1, #184	; 0xb8
1000349a:	505a      	str	r2, [r3, r1]

  /* From the Errata sheet of XMC1100 V1.7*/
  XMC_VADC_CONV_ENABLE_FOR_XMC11 = 1U;
#endif

}
1000349c:	46bd      	mov	sp, r7
1000349e:	b002      	add	sp, #8
100034a0:	bd80      	pop	{r7, pc}
100034a2:	46c0      	nop			; (mov r8, r8)

100034a4 <XMC_VADC_GLOBAL_StartupCalibration>:
#endif
}

/* API to enable startup calibration feature */
void XMC_VADC_GLOBAL_StartupCalibration(XMC_VADC_GLOBAL_t *const global_ptr)
{
100034a4:	b580      	push	{r7, lr}
100034a6:	b084      	sub	sp, #16
100034a8:	af00      	add	r7, sp, #0
100034aa:	6078      	str	r0, [r7, #4]
  VADC_G_TypeDef *group_ptr;
#endif
  
  XMC_ASSERT("XMC_VADC_GLOBAL_StartupCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;
100034ac:	687b      	ldr	r3, [r7, #4]
100034ae:	2280      	movs	r2, #128	; 0x80
100034b0:	589b      	ldr	r3, [r3, r2]
100034b2:	2280      	movs	r2, #128	; 0x80
100034b4:	0612      	lsls	r2, r2, #24
100034b6:	431a      	orrs	r2, r3
100034b8:	687b      	ldr	r3, [r7, #4]
100034ba:	2180      	movs	r1, #128	; 0x80
100034bc:	505a      	str	r2, [r3, r1]

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for(i=0U; i<XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
100034be:	230f      	movs	r3, #15
100034c0:	18fb      	adds	r3, r7, r3
100034c2:	2200      	movs	r2, #0
100034c4:	701a      	strb	r2, [r3, #0]
100034c6:	e01c      	b.n	10003502 <XMC_VADC_GLOBAL_StartupCalibration+0x5e>
  {
    group_ptr = g_xmc_vadc_group_array[i];
100034c8:	230f      	movs	r3, #15
100034ca:	18fb      	adds	r3, r7, r3
100034cc:	781a      	ldrb	r2, [r3, #0]
100034ce:	4b11      	ldr	r3, [pc, #68]	; (10003514 <XMC_VADC_GLOBAL_StartupCalibration+0x70>)
100034d0:	0092      	lsls	r2, r2, #2
100034d2:	58d3      	ldr	r3, [r2, r3]
100034d4:	60bb      	str	r3, [r7, #8]
    if ( (group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_ANONS_Msk)
100034d6:	68bb      	ldr	r3, [r7, #8]
100034d8:	2280      	movs	r2, #128	; 0x80
100034da:	589a      	ldr	r2, [r3, r2]
100034dc:	23c0      	movs	r3, #192	; 0xc0
100034de:	029b      	lsls	r3, r3, #10
100034e0:	4013      	ands	r3, r2
100034e2:	d007      	beq.n	100034f4 <XMC_VADC_GLOBAL_StartupCalibration+0x50>
    {
      /* This group is active. Loop until it finishes calibration */
      while((group_ptr->ARBCFG) & (uint32_t)VADC_G_ARBCFG_CAL_Msk)
100034e4:	46c0      	nop			; (mov r8, r8)
100034e6:	68bb      	ldr	r3, [r7, #8]
100034e8:	2280      	movs	r2, #128	; 0x80
100034ea:	589a      	ldr	r2, [r3, r2]
100034ec:	2380      	movs	r3, #128	; 0x80
100034ee:	055b      	lsls	r3, r3, #21
100034f0:	4013      	ands	r3, r2
100034f2:	d1f8      	bne.n	100034e6 <XMC_VADC_GLOBAL_StartupCalibration+0x42>

  global_ptr->GLOBCFG |= (uint32_t)VADC_GLOBCFG_SUCAL_Msk;

#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  /* Loop until all active groups finish calibration */
  for(i=0U; i<XMC_VADC_MAXIMUM_NUM_GROUPS; i++)
100034f4:	230f      	movs	r3, #15
100034f6:	18fb      	adds	r3, r7, r3
100034f8:	781a      	ldrb	r2, [r3, #0]
100034fa:	230f      	movs	r3, #15
100034fc:	18fb      	adds	r3, r7, r3
100034fe:	3201      	adds	r2, #1
10003500:	701a      	strb	r2, [r3, #0]
10003502:	230f      	movs	r3, #15
10003504:	18fb      	adds	r3, r7, r3
10003506:	781b      	ldrb	r3, [r3, #0]
10003508:	2b01      	cmp	r3, #1
1000350a:	d9dd      	bls.n	100034c8 <XMC_VADC_GLOBAL_StartupCalibration+0x24>
         XMC_VADC_SHS_START_UP_CAL_ACTIVE )
  {
    /* NOP */
  }
#endif
}
1000350c:	46bd      	mov	sp, r7
1000350e:	b004      	add	sp, #16
10003510:	bd80      	pop	{r7, pc}
10003512:	46c0      	nop			; (mov r8, r8)
10003514:	100094f4 	.word	0x100094f4

10003518 <XMC_VADC_GROUP_Init>:
}

/* API to initialize an instance of group of VADC hardware */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)  
void XMC_VADC_GROUP_Init( XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CONFIG_t *config)
{
10003518:	b580      	push	{r7, lr}
1000351a:	b082      	sub	sp, #8
1000351c:	af00      	add	r7, sp, #0
1000351e:	6078      	str	r0, [r7, #4]
10003520:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_Init:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Program the input classes */
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_STD, 0U);
10003522:	687a      	ldr	r2, [r7, #4]
10003524:	683b      	ldr	r3, [r7, #0]
10003526:	685b      	ldr	r3, [r3, #4]
10003528:	1c10      	adds	r0, r2, #0
1000352a:	1c19      	adds	r1, r3, #0
1000352c:	2200      	movs	r2, #0
1000352e:	2300      	movs	r3, #0
10003530:	f000 f830 	bl	10003594 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class0, XMC_VADC_GROUP_CONV_EMUX, 0U);
10003534:	687a      	ldr	r2, [r7, #4]
10003536:	683b      	ldr	r3, [r7, #0]
10003538:	685b      	ldr	r3, [r3, #4]
1000353a:	1c10      	adds	r0, r2, #0
1000353c:	1c19      	adds	r1, r3, #0
1000353e:	2201      	movs	r2, #1
10003540:	2300      	movs	r3, #0
10003542:	f000 f827 	bl	10003594 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_STD, 1U);
10003546:	687a      	ldr	r2, [r7, #4]
10003548:	683b      	ldr	r3, [r7, #0]
1000354a:	689b      	ldr	r3, [r3, #8]
1000354c:	1c10      	adds	r0, r2, #0
1000354e:	1c19      	adds	r1, r3, #0
10003550:	2200      	movs	r2, #0
10003552:	2301      	movs	r3, #1
10003554:	f000 f81e 	bl	10003594 <XMC_VADC_GROUP_InputClassInit>
  XMC_VADC_GROUP_InputClassInit(group_ptr, config->class1, XMC_VADC_GROUP_CONV_EMUX, 1U);
10003558:	687a      	ldr	r2, [r7, #4]
1000355a:	683b      	ldr	r3, [r7, #0]
1000355c:	689b      	ldr	r3, [r3, #8]
1000355e:	1c10      	adds	r0, r2, #0
10003560:	1c19      	adds	r1, r3, #0
10003562:	2201      	movs	r2, #1
10003564:	2301      	movs	r3, #1
10003566:	f000 f815 	bl	10003594 <XMC_VADC_GROUP_InputClassInit>

  group_ptr->ARBCFG = config->g_arbcfg;
1000356a:	683b      	ldr	r3, [r7, #0]
1000356c:	691a      	ldr	r2, [r3, #16]
1000356e:	687b      	ldr	r3, [r7, #4]
10003570:	2180      	movs	r1, #128	; 0x80
10003572:	505a      	str	r2, [r3, r1]

  group_ptr->BOUND = config->g_bound;
10003574:	683b      	ldr	r3, [r7, #0]
10003576:	68da      	ldr	r2, [r3, #12]
10003578:	687b      	ldr	r3, [r7, #4]
1000357a:	21b8      	movs	r1, #184	; 0xb8
1000357c:	505a      	str	r2, [r3, r1]

  /* External mux configuration */
  XMC_VADC_GROUP_ExternalMuxControlInit(group_ptr,config->emux_config);
1000357e:	687a      	ldr	r2, [r7, #4]
10003580:	683b      	ldr	r3, [r7, #0]
10003582:	681b      	ldr	r3, [r3, #0]
10003584:	1c10      	adds	r0, r2, #0
10003586:	1c19      	adds	r1, r3, #0
10003588:	f7ff feea 	bl	10003360 <XMC_VADC_GROUP_ExternalMuxControlInit>

}
1000358c:	46bd      	mov	sp, r7
1000358e:	b002      	add	sp, #8
10003590:	bd80      	pop	{r7, pc}
10003592:	46c0      	nop			; (mov r8, r8)

10003594 <XMC_VADC_GROUP_InputClassInit>:

/* API to program conversion characteristics */
void XMC_VADC_GROUP_InputClassInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_CLASS_t config,
                                          const XMC_VADC_GROUP_CONV_t conv_type, const uint32_t set_num)
{
10003594:	b580      	push	{r7, lr}
10003596:	b08c      	sub	sp, #48	; 0x30
10003598:	af00      	add	r7, sp, #0
1000359a:	60f8      	str	r0, [r7, #12]
1000359c:	60b9      	str	r1, [r7, #8]
1000359e:	603b      	str	r3, [r7, #0]
100035a0:	1dfb      	adds	r3, r7, #7
100035a2:	701a      	strb	r2, [r3, #0]

  /* 
   * Obtain the mask and position macros of the parameters based on what is being requested - Standard channels vs
   * external mux channels.
   */
  if (XMC_VADC_GROUP_CONV_STD == conv_type)
100035a4:	1dfb      	adds	r3, r7, #7
100035a6:	781b      	ldrb	r3, [r3, #0]
100035a8:	2b00      	cmp	r3, #0
100035aa:	d119      	bne.n	100035e0 <XMC_VADC_GROUP_InputClassInit+0x4c>
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CMS_Pos;
100035ac:	2308      	movs	r3, #8
100035ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CMS_Msk;
100035b0:	23e0      	movs	r3, #224	; 0xe0
100035b2:	00db      	lsls	r3, r3, #3
100035b4:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCS_Pos;
100035b6:	2300      	movs	r3, #0
100035b8:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCS_Msk;
100035ba:	231f      	movs	r3, #31
100035bc:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sample_time_std_conv;
100035be:	2308      	movs	r3, #8
100035c0:	18fb      	adds	r3, r7, r3
100035c2:	781b      	ldrb	r3, [r3, #0]
100035c4:	06db      	lsls	r3, r3, #27
100035c6:	0edb      	lsrs	r3, r3, #27
100035c8:	b2db      	uxtb	r3, r3
100035ca:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_standard;
100035cc:	2309      	movs	r3, #9
100035ce:	18fb      	adds	r3, r7, r3
100035d0:	781b      	ldrb	r3, [r3, #0]
100035d2:	075b      	lsls	r3, r3, #29
100035d4:	0f5b      	lsrs	r3, r3, #29
100035d6:	b2da      	uxtb	r2, r3
100035d8:	231b      	movs	r3, #27
100035da:	18fb      	adds	r3, r7, r3
100035dc:	701a      	strb	r2, [r3, #0]
100035de:	e019      	b.n	10003614 <XMC_VADC_GROUP_InputClassInit+0x80>
  }
  else
  {
    conv_mode_pos    = (uint32_t) VADC_G_ICLASS_CME_Pos;
100035e0:	2318      	movs	r3, #24
100035e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    conv_mode_mask   = (uint32_t) VADC_G_ICLASS_CME_Msk;
100035e4:	23e0      	movs	r3, #224	; 0xe0
100035e6:	04db      	lsls	r3, r3, #19
100035e8:	627b      	str	r3, [r7, #36]	; 0x24
    sample_time_pos  = (uint32_t) VADC_G_ICLASS_STCE_Pos;
100035ea:	2310      	movs	r3, #16
100035ec:	62bb      	str	r3, [r7, #40]	; 0x28
    sample_time_mask = (uint32_t) VADC_G_ICLASS_STCE_Msk;
100035ee:	23f8      	movs	r3, #248	; 0xf8
100035f0:	035b      	lsls	r3, r3, #13
100035f2:	623b      	str	r3, [r7, #32]
    sample_time      = (uint32_t) config.sampling_phase_emux_channel;
100035f4:	230a      	movs	r3, #10
100035f6:	18fb      	adds	r3, r7, r3
100035f8:	781b      	ldrb	r3, [r3, #0]
100035fa:	06db      	lsls	r3, r3, #27
100035fc:	0edb      	lsrs	r3, r3, #27
100035fe:	b2db      	uxtb	r3, r3
10003600:	61fb      	str	r3, [r7, #28]
    conv_mode        = (XMC_VADC_CONVMODE_t)config.conversion_mode_emux;
10003602:	230b      	movs	r3, #11
10003604:	18fb      	adds	r3, r7, r3
10003606:	781b      	ldrb	r3, [r3, #0]
10003608:	075b      	lsls	r3, r3, #29
1000360a:	0f5b      	lsrs	r3, r3, #29
1000360c:	b2da      	uxtb	r2, r3
1000360e:	231b      	movs	r3, #27
10003610:	18fb      	adds	r3, r7, r3
10003612:	701a      	strb	r2, [r3, #0]
  }

  /* Determine the class */
  conv_class  = group_ptr->ICLASS[set_num];
10003614:	68fb      	ldr	r3, [r7, #12]
10003616:	683a      	ldr	r2, [r7, #0]
10003618:	3228      	adds	r2, #40	; 0x28
1000361a:	0092      	lsls	r2, r2, #2
1000361c:	58d3      	ldr	r3, [r2, r3]
1000361e:	617b      	str	r3, [r7, #20]

  /* Program the class register */
  conv_class &= ~(conv_mode_mask);
10003620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10003622:	43da      	mvns	r2, r3
10003624:	697b      	ldr	r3, [r7, #20]
10003626:	4013      	ands	r3, r2
10003628:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)((uint32_t) conv_mode << conv_mode_pos);
1000362a:	231b      	movs	r3, #27
1000362c:	18fb      	adds	r3, r7, r3
1000362e:	781a      	ldrb	r2, [r3, #0]
10003630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10003632:	409a      	lsls	r2, r3
10003634:	1c13      	adds	r3, r2, #0
10003636:	697a      	ldr	r2, [r7, #20]
10003638:	4313      	orrs	r3, r2
1000363a:	617b      	str	r3, [r7, #20]
  conv_class &= ~(sample_time_mask);
1000363c:	6a3b      	ldr	r3, [r7, #32]
1000363e:	43da      	mvns	r2, r3
10003640:	697b      	ldr	r3, [r7, #20]
10003642:	4013      	ands	r3, r2
10003644:	617b      	str	r3, [r7, #20]
  conv_class |= (uint32_t)(sample_time <<  sample_time_pos);
10003646:	6abb      	ldr	r3, [r7, #40]	; 0x28
10003648:	69fa      	ldr	r2, [r7, #28]
1000364a:	409a      	lsls	r2, r3
1000364c:	1c13      	adds	r3, r2, #0
1000364e:	697a      	ldr	r2, [r7, #20]
10003650:	4313      	orrs	r3, r2
10003652:	617b      	str	r3, [r7, #20]
  group_ptr->ICLASS[set_num] = conv_class;
10003654:	68fb      	ldr	r3, [r7, #12]
10003656:	683a      	ldr	r2, [r7, #0]
10003658:	3228      	adds	r2, #40	; 0x28
1000365a:	0092      	lsls	r2, r2, #2
1000365c:	6979      	ldr	r1, [r7, #20]
1000365e:	50d1      	str	r1, [r2, r3]
}
10003660:	46bd      	mov	sp, r7
10003662:	b00c      	add	sp, #48	; 0x30
10003664:	bd80      	pop	{r7, pc}
10003666:	46c0      	nop			; (mov r8, r8)

10003668 <XMC_VADC_GROUP_SetPowerMode>:

/* API which sets the power mode of analog converter of a VADC group */
void XMC_VADC_GROUP_SetPowerMode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_GROUP_POWERMODE_t power_mode)
{
10003668:	b580      	push	{r7, lr}
1000366a:	b084      	sub	sp, #16
1000366c:	af00      	add	r7, sp, #0
1000366e:	6078      	str	r0, [r7, #4]
10003670:	1c0a      	adds	r2, r1, #0
10003672:	1cfb      	adds	r3, r7, #3
10003674:	701a      	strb	r2, [r3, #0]
  uint32_t arbcfg;

  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetPowerMode:Wrong Power Mode", (power_mode <= XMC_VADC_GROUP_POWERMODE_NORMAL))

  arbcfg = group_ptr->ARBCFG;
10003676:	687b      	ldr	r3, [r7, #4]
10003678:	2280      	movs	r2, #128	; 0x80
1000367a:	589b      	ldr	r3, [r3, r2]
1000367c:	60fb      	str	r3, [r7, #12]

  arbcfg &= ~((uint32_t)VADC_G_ARBCFG_ANONC_Msk);
1000367e:	68fb      	ldr	r3, [r7, #12]
10003680:	2203      	movs	r2, #3
10003682:	4393      	bics	r3, r2
10003684:	60fb      	str	r3, [r7, #12]
  arbcfg |= (uint32_t)power_mode;
10003686:	1cfb      	adds	r3, r7, #3
10003688:	781b      	ldrb	r3, [r3, #0]
1000368a:	68fa      	ldr	r2, [r7, #12]
1000368c:	4313      	orrs	r3, r2
1000368e:	60fb      	str	r3, [r7, #12]

  group_ptr->ARBCFG = arbcfg;
10003690:	687b      	ldr	r3, [r7, #4]
10003692:	2180      	movs	r1, #128	; 0x80
10003694:	68fa      	ldr	r2, [r7, #12]
10003696:	505a      	str	r2, [r3, r1]
}
10003698:	46bd      	mov	sp, r7
1000369a:	b004      	add	sp, #16
1000369c:	bd80      	pop	{r7, pc}
1000369e:	46c0      	nop			; (mov r8, r8)

100036a0 <XMC_VADC_GROUP_SetSyncSlave>:

/* API which programs a group as a slave group during sync conversions */
void XMC_VADC_GROUP_SetSyncSlave(XMC_VADC_GROUP_t *const group_ptr, uint32_t master_grp, uint32_t slave_grp)
{
100036a0:	b580      	push	{r7, lr}
100036a2:	b086      	sub	sp, #24
100036a4:	af00      	add	r7, sp, #0
100036a6:	60f8      	str	r0, [r7, #12]
100036a8:	60b9      	str	r1, [r7, #8]
100036aa:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_SetSyncSlave:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  
  #if (XMC_VADC_MULTIPLE_SLAVEGROUPS == 1U )

  /* Determine the coding of SYNCTR */
  if (slave_grp > master_grp)
100036ac:	687a      	ldr	r2, [r7, #4]
100036ae:	68bb      	ldr	r3, [r7, #8]
100036b0:	429a      	cmp	r2, r3
100036b2:	d902      	bls.n	100036ba <XMC_VADC_GROUP_SetSyncSlave+0x1a>
  {
    master_grp = master_grp + 1U;
100036b4:	68bb      	ldr	r3, [r7, #8]
100036b6:	3301      	adds	r3, #1
100036b8:	60bb      	str	r3, [r7, #8]
  }
  #endif
  
  /* Program SYNCTR */
  synctr = group_ptr->SYNCTR;
100036ba:	68fb      	ldr	r3, [r7, #12]
100036bc:	22c0      	movs	r2, #192	; 0xc0
100036be:	589b      	ldr	r3, [r3, r2]
100036c0:	617b      	str	r3, [r7, #20]
  synctr   &= ~((uint32_t)VADC_G_SYNCTR_STSEL_Msk);
100036c2:	697b      	ldr	r3, [r7, #20]
100036c4:	2203      	movs	r2, #3
100036c6:	4393      	bics	r3, r2
100036c8:	617b      	str	r3, [r7, #20]
  synctr   |= master_grp;
100036ca:	697a      	ldr	r2, [r7, #20]
100036cc:	68bb      	ldr	r3, [r7, #8]
100036ce:	4313      	orrs	r3, r2
100036d0:	617b      	str	r3, [r7, #20]
  group_ptr->SYNCTR = synctr;
100036d2:	68fb      	ldr	r3, [r7, #12]
100036d4:	21c0      	movs	r1, #192	; 0xc0
100036d6:	697a      	ldr	r2, [r7, #20]
100036d8:	505a      	str	r2, [r3, r1]
}
100036da:	46bd      	mov	sp, r7
100036dc:	b006      	add	sp, #24
100036de:	bd80      	pop	{r7, pc}

100036e0 <XMC_VADC_GROUP_SetSyncMaster>:

/* API which programs a group as a master group during sync conversions */
void XMC_VADC_GROUP_SetSyncMaster(XMC_VADC_GROUP_t *const group_ptr)
{
100036e0:	b580      	push	{r7, lr}
100036e2:	b084      	sub	sp, #16
100036e4:	af00      	add	r7, sp, #0
100036e6:	6078      	str	r0, [r7, #4]
  uint32_t synctr;

  XMC_ASSERT("XMC_VADC_GROUP_SetSyncMaster:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  synctr = group_ptr->SYNCTR;
100036e8:	687b      	ldr	r3, [r7, #4]
100036ea:	22c0      	movs	r2, #192	; 0xc0
100036ec:	589b      	ldr	r3, [r3, r2]
100036ee:	60fb      	str	r3, [r7, #12]
  synctr   &= ~((uint32_t)VADC_G_SYNCTR_STSEL_Msk);
100036f0:	68fb      	ldr	r3, [r7, #12]
100036f2:	2203      	movs	r2, #3
100036f4:	4393      	bics	r3, r2
100036f6:	60fb      	str	r3, [r7, #12]
  group_ptr->SYNCTR = synctr;
100036f8:	687b      	ldr	r3, [r7, #4]
100036fa:	21c0      	movs	r1, #192	; 0xc0
100036fc:	68fa      	ldr	r2, [r7, #12]
100036fe:	505a      	str	r2, [r3, r1]
}
10003700:	46bd      	mov	sp, r7
10003702:	b004      	add	sp, #16
10003704:	bd80      	pop	{r7, pc}
10003706:	46c0      	nop			; (mov r8, r8)

10003708 <XMC_VADC_GROUP_CheckSlaveReadiness>:

/* API to enable checking of readiness of slaves before a synchronous conversion request is issued */
void XMC_VADC_GROUP_CheckSlaveReadiness(XMC_VADC_GROUP_t *const group_ptr, uint32_t slave_group)
{
10003708:	b580      	push	{r7, lr}
1000370a:	b082      	sub	sp, #8
1000370c:	af00      	add	r7, sp, #0
1000370e:	6078      	str	r0, [r7, #4]
10003710:	6039      	str	r1, [r7, #0]
    ready_pos = (uint8_t)VADC_G_SYNCTR_EVALR3_Pos;
  }

  group_ptr->SYNCTR |= (uint32_t)((uint32_t)1 << ready_pos);
#else
  group_ptr->SYNCTR |= ((uint32_t)VADC_G_SYNCTR_EVALR1_Msk);
10003712:	687b      	ldr	r3, [r7, #4]
10003714:	22c0      	movs	r2, #192	; 0xc0
10003716:	589b      	ldr	r3, [r3, r2]
10003718:	2210      	movs	r2, #16
1000371a:	431a      	orrs	r2, r3
1000371c:	687b      	ldr	r3, [r7, #4]
1000371e:	21c0      	movs	r1, #192	; 0xc0
10003720:	505a      	str	r2, [r3, r1]
#endif
}
10003722:	46bd      	mov	sp, r7
10003724:	b002      	add	sp, #8
10003726:	bd80      	pop	{r7, pc}

10003728 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode>:
  shs_ptr->CALCTR |=  (uint32_t) ((uint32_t)config->calibration_order << SHS_CALCTR_CALORD_Pos);
}

/* API to enable the accelerated mode of conversion */
void XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(XMC_VADC_GLOBAL_SHS_t *const shs_ptr, XMC_VADC_GROUP_INDEX_t group_num)
{
10003728:	b580      	push	{r7, lr}
1000372a:	b082      	sub	sp, #8
1000372c:	af00      	add	r7, sp, #0
1000372e:	6078      	str	r0, [r7, #4]
10003730:	1c0a      	adds	r2, r1, #0
10003732:	1cfb      	adds	r3, r7, #3
10003734:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode:Wrong SHS Pointer",
             (shs_ptr == (XMC_VADC_GLOBAL_SHS_t*)(void*)SHS0))
  XMC_ASSERT("XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode:Wrong Index number",(group_num <= XMC_VADC_GROUP_INDEX_1))

  /* Set the converted to Accelerated mode from compatible mode*/
  if (group_num == XMC_VADC_GROUP_INDEX_0 )
10003736:	1cfb      	adds	r3, r7, #3
10003738:	781b      	ldrb	r3, [r3, #0]
1000373a:	2b00      	cmp	r3, #0
1000373c:	d108      	bne.n	10003750 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x28>
  {
    shs_ptr->TIMCFG0 |= (uint32_t)SHS_TIMCFG0_AT_Msk;
1000373e:	687b      	ldr	r3, [r7, #4]
10003740:	2280      	movs	r2, #128	; 0x80
10003742:	589b      	ldr	r3, [r3, r2]
10003744:	2201      	movs	r2, #1
10003746:	431a      	orrs	r2, r3
10003748:	687b      	ldr	r3, [r7, #4]
1000374a:	2180      	movs	r1, #128	; 0x80
1000374c:	505a      	str	r2, [r3, r1]
1000374e:	e00b      	b.n	10003768 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x40>
  }
  else if (group_num == XMC_VADC_GROUP_INDEX_1 )
10003750:	1cfb      	adds	r3, r7, #3
10003752:	781b      	ldrb	r3, [r3, #0]
10003754:	2b01      	cmp	r3, #1
10003756:	d107      	bne.n	10003768 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode+0x40>
  {
    shs_ptr->TIMCFG1 |= (uint32_t)SHS_TIMCFG1_AT_Msk;
10003758:	687b      	ldr	r3, [r7, #4]
1000375a:	2284      	movs	r2, #132	; 0x84
1000375c:	589b      	ldr	r3, [r3, r2]
1000375e:	2201      	movs	r2, #1
10003760:	431a      	orrs	r2, r3
10003762:	687b      	ldr	r3, [r7, #4]
10003764:	2184      	movs	r1, #132	; 0x84
10003766:	505a      	str	r2, [r3, r1]
  }
  else
  {
    /* for MISRA*/
  }
}
10003768:	46bd      	mov	sp, r7
1000376a:	b002      	add	sp, #8
1000376c:	bd80      	pop	{r7, pc}
1000376e:	46c0      	nop			; (mov r8, r8)

10003770 <XMC_VADC_GROUP_QueueInit>:
}

#if (XMC_VADC_QUEUE_AVAILABLE == 1U)  
/* API to initialize queue request source */
void XMC_VADC_GROUP_QueueInit(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_QUEUE_CONFIG_t *config)
{
10003770:	b580      	push	{r7, lr}
10003772:	b084      	sub	sp, #16
10003774:	af00      	add	r7, sp, #0
10003776:	6078      	str	r0, [r7, #4]
10003778:	6039      	str	r1, [r7, #0]
  uint32_t          reg;

  XMC_ASSERT("XMC_VADC_GROUP_QueueInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  /* Disable arbitration slot of the queue request source */
  XMC_VADC_GROUP_QueueDisableArbitrationSlot(group_ptr);
1000377a:	687b      	ldr	r3, [r7, #4]
1000377c:	1c18      	adds	r0, r3, #0
1000377e:	f7ff fe47 	bl	10003410 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>
  
  reg = group_ptr->ARBPR;
10003782:	687b      	ldr	r3, [r7, #4]
10003784:	2284      	movs	r2, #132	; 0x84
10003786:	589b      	ldr	r3, [r3, r2]
10003788:	60fb      	str	r3, [r7, #12]

  /* Request Source priority */
  reg &= ~((uint32_t)VADC_G_ARBPR_PRIO0_Msk);
1000378a:	68fb      	ldr	r3, [r7, #12]
1000378c:	2203      	movs	r2, #3
1000378e:	4393      	bics	r3, r2
10003790:	60fb      	str	r3, [r7, #12]
  reg |= (uint32_t) ((uint32_t)config->req_src_priority << VADC_G_ARBPR_PRIO0_Pos);
10003792:	683b      	ldr	r3, [r7, #0]
10003794:	781b      	ldrb	r3, [r3, #0]
10003796:	071b      	lsls	r3, r3, #28
10003798:	0f9b      	lsrs	r3, r3, #30
1000379a:	b2db      	uxtb	r3, r3
1000379c:	1c1a      	adds	r2, r3, #0
1000379e:	68fb      	ldr	r3, [r7, #12]
100037a0:	4313      	orrs	r3, r2
100037a2:	60fb      	str	r3, [r7, #12]

  /* Conversion Start mode */
  if (XMC_VADC_STARTMODE_WFS != (XMC_VADC_STARTMODE_t)config->conv_start_mode)
100037a4:	683b      	ldr	r3, [r7, #0]
100037a6:	781b      	ldrb	r3, [r3, #0]
100037a8:	2203      	movs	r2, #3
100037aa:	4013      	ands	r3, r2
100037ac:	b2db      	uxtb	r3, r3
100037ae:	2b00      	cmp	r3, #0
100037b0:	d003      	beq.n	100037ba <XMC_VADC_GROUP_QueueInit+0x4a>
  {
    reg |= (uint32_t)(VADC_G_ARBPR_CSM0_Msk);
100037b2:	68fb      	ldr	r3, [r7, #12]
100037b4:	2208      	movs	r2, #8
100037b6:	4313      	orrs	r3, r2
100037b8:	60fb      	str	r3, [r7, #12]
  }

  group_ptr->ARBPR = reg;
100037ba:	687b      	ldr	r3, [r7, #4]
100037bc:	2184      	movs	r1, #132	; 0x84
100037be:	68fa      	ldr	r2, [r7, #12]
100037c0:	505a      	str	r2, [r3, r1]


  group_ptr->QCTRL0 = (uint32_t)((config->qctrl0)|(uint32_t)(VADC_G_QCTRL0_XTWC_Msk)|
100037c2:	683b      	ldr	r3, [r7, #0]
100037c4:	685b      	ldr	r3, [r3, #4]
100037c6:	4a15      	ldr	r2, [pc, #84]	; (1000381c <XMC_VADC_GROUP_QueueInit+0xac>)
100037c8:	431a      	orrs	r2, r3
100037ca:	1c11      	adds	r1, r2, #0
100037cc:	687a      	ldr	r2, [r7, #4]
100037ce:	2380      	movs	r3, #128	; 0x80
100037d0:	005b      	lsls	r3, r3, #1
100037d2:	50d1      	str	r1, [r2, r3]
                                                    (uint32_t)(VADC_G_QCTRL0_TMWC_Msk)|
                                                    (uint32_t)(VADC_G_QCTRL0_GTWC_Msk));

  /* Gating mode */
  group_ptr->QMR0 = ((uint32_t)(config->qmr0) | (uint32_t)((uint32_t)XMC_VADC_GATEMODE_IGNORE << VADC_G_QMR0_ENGT_Pos));
100037d4:	683b      	ldr	r3, [r7, #0]
100037d6:	689b      	ldr	r3, [r3, #8]
100037d8:	2201      	movs	r2, #1
100037da:	431a      	orrs	r2, r3
100037dc:	1c11      	adds	r1, r2, #0
100037de:	687a      	ldr	r2, [r7, #4]
100037e0:	2382      	movs	r3, #130	; 0x82
100037e2:	005b      	lsls	r3, r3, #1
100037e4:	50d1      	str	r1, [r2, r3]

  if (XMC_VADC_STARTMODE_CNR == (XMC_VADC_STARTMODE_t)(config->conv_start_mode) )
100037e6:	683b      	ldr	r3, [r7, #0]
100037e8:	781b      	ldrb	r3, [r3, #0]
100037ea:	2203      	movs	r2, #3
100037ec:	4013      	ands	r3, r2
100037ee:	b2db      	uxtb	r3, r3
100037f0:	2b02      	cmp	r3, #2
100037f2:	d10b      	bne.n	1000380c <XMC_VADC_GROUP_QueueInit+0x9c>
  {
    group_ptr->QMR0 |= (uint32_t)((uint32_t)1 << VADC_G_QMR0_RPTDIS_Pos);
100037f4:	687a      	ldr	r2, [r7, #4]
100037f6:	2382      	movs	r3, #130	; 0x82
100037f8:	005b      	lsls	r3, r3, #1
100037fa:	58d3      	ldr	r3, [r2, r3]
100037fc:	2280      	movs	r2, #128	; 0x80
100037fe:	0252      	lsls	r2, r2, #9
10003800:	431a      	orrs	r2, r3
10003802:	1c11      	adds	r1, r2, #0
10003804:	687a      	ldr	r2, [r7, #4]
10003806:	2382      	movs	r3, #130	; 0x82
10003808:	005b      	lsls	r3, r3, #1
1000380a:	50d1      	str	r1, [r2, r3]
  }
  /* Enable arbitration slot for the queue request source */
  XMC_VADC_GROUP_QueueEnableArbitrationSlot(group_ptr);
1000380c:	687b      	ldr	r3, [r7, #4]
1000380e:	1c18      	adds	r0, r3, #0
10003810:	f7ff fdee 	bl	100033f0 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>

}
10003814:	46bd      	mov	sp, r7
10003816:	b004      	add	sp, #16
10003818:	bd80      	pop	{r7, pc}
1000381a:	46c0      	nop			; (mov r8, r8)
1000381c:	80808000 	.word	0x80808000

10003820 <XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode>:
  return ch_num;
}

/* Select a Service Request line for the request source event */
void XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode(XMC_VADC_GROUP_t *const group_ptr, const XMC_VADC_SR_t sr)
{
10003820:	b580      	push	{r7, lr}
10003822:	b084      	sub	sp, #16
10003824:	af00      	add	r7, sp, #0
10003826:	6078      	str	r0, [r7, #4]
10003828:	1c0a      	adds	r2, r1, #0
1000382a:	1cfb      	adds	r3, r7, #3
1000382c:	701a      	strb	r2, [r3, #0]
  uint32_t sevnp;

  XMC_ASSERT("XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode:Wrong Service Request", ((sr)  <= XMC_VADC_SR_SHARED_SR3))

  sevnp = group_ptr->SEVNP;
1000382e:	687a      	ldr	r2, [r7, #4]
10003830:	23e0      	movs	r3, #224	; 0xe0
10003832:	005b      	lsls	r3, r3, #1
10003834:	58d3      	ldr	r3, [r2, r3]
10003836:	60fb      	str	r3, [r7, #12]

  sevnp &= ~((uint32_t)VADC_G_SEVNP_SEV0NP_Msk);
10003838:	68fb      	ldr	r3, [r7, #12]
1000383a:	220f      	movs	r2, #15
1000383c:	4393      	bics	r3, r2
1000383e:	60fb      	str	r3, [r7, #12]
  sevnp |= (uint32_t)((uint32_t)sr << VADC_G_SEVNP_SEV0NP_Pos);
10003840:	1cfb      	adds	r3, r7, #3
10003842:	781b      	ldrb	r3, [r3, #0]
10003844:	68fa      	ldr	r2, [r7, #12]
10003846:	4313      	orrs	r3, r2
10003848:	60fb      	str	r3, [r7, #12]

  group_ptr->SEVNP = sevnp;
1000384a:	687a      	ldr	r2, [r7, #4]
1000384c:	23e0      	movs	r3, #224	; 0xe0
1000384e:	005b      	lsls	r3, r3, #1
10003850:	68f9      	ldr	r1, [r7, #12]
10003852:	50d1      	str	r1, [r2, r3]

}
10003854:	46bd      	mov	sp, r7
10003856:	b004      	add	sp, #16
10003858:	bd80      	pop	{r7, pc}
1000385a:	46c0      	nop			; (mov r8, r8)

1000385c <XMC_VADC_GROUP_ChannelInit>:

#if (XMC_VADC_GROUP_AVAILABLE ==1U)
/* API to initialize a channel unit */
void XMC_VADC_GROUP_ChannelInit(XMC_VADC_GROUP_t *const group_ptr, const uint32_t ch_num,
                                        const XMC_VADC_CHANNEL_CONFIG_t *config)
{
1000385c:	b580      	push	{r7, lr}
1000385e:	b088      	sub	sp, #32
10003860:	af00      	add	r7, sp, #0
10003862:	60f8      	str	r0, [r7, #12]
10003864:	60b9      	str	r1, [r7, #8]
10003866:	607a      	str	r2, [r7, #4]


  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_ChannelInit:Wrong Channel Number", ((ch_num) < XMC_VADC_NUM_CHANNELS_PER_GROUP))
  
  prio  = (uint32_t)config->channel_priority;
10003868:	687b      	ldr	r3, [r7, #4]
1000386a:	7b1b      	ldrb	r3, [r3, #12]
1000386c:	61bb      	str	r3, [r7, #24]

  /* Priority channel */
  ch_assign  = group_ptr->CHASS;
1000386e:	68fb      	ldr	r3, [r7, #12]
10003870:	2288      	movs	r2, #136	; 0x88
10003872:	589b      	ldr	r3, [r3, r2]
10003874:	617b      	str	r3, [r7, #20]
  ch_assign &= ~((uint32_t)((uint32_t)1 << ch_num));
10003876:	68bb      	ldr	r3, [r7, #8]
10003878:	2201      	movs	r2, #1
1000387a:	409a      	lsls	r2, r3
1000387c:	1c13      	adds	r3, r2, #0
1000387e:	43da      	mvns	r2, r3
10003880:	697b      	ldr	r3, [r7, #20]
10003882:	4013      	ands	r3, r2
10003884:	617b      	str	r3, [r7, #20]
  ch_assign |= (uint32_t)(prio << ch_num);
10003886:	68bb      	ldr	r3, [r7, #8]
10003888:	69ba      	ldr	r2, [r7, #24]
1000388a:	409a      	lsls	r2, r3
1000388c:	1c13      	adds	r3, r2, #0
1000388e:	697a      	ldr	r2, [r7, #20]
10003890:	4313      	orrs	r3, r2
10003892:	617b      	str	r3, [r7, #20]
  group_ptr->CHASS = ch_assign;
10003894:	68fb      	ldr	r3, [r7, #12]
10003896:	2188      	movs	r1, #136	; 0x88
10003898:	697a      	ldr	r2, [r7, #20]
1000389a:	505a      	str	r2, [r3, r1]

  /* Alias channel */
  if (config->alias_channel >= (int32_t)0)
1000389c:	687b      	ldr	r3, [r7, #4]
1000389e:	7b5b      	ldrb	r3, [r3, #13]
100038a0:	b25b      	sxtb	r3, r3
100038a2:	2b00      	cmp	r3, #0
100038a4:	db2a      	blt.n	100038fc <XMC_VADC_GROUP_ChannelInit+0xa0>
  {
    mask = (uint32_t)0;
100038a6:	2300      	movs	r3, #0
100038a8:	61fb      	str	r3, [r7, #28]
    if ((uint32_t)1 == ch_num)
100038aa:	68bb      	ldr	r3, [r7, #8]
100038ac:	2b01      	cmp	r3, #1
100038ae:	d10a      	bne.n	100038c6 <XMC_VADC_GROUP_ChannelInit+0x6a>
    {
      mask = VADC_G_ALIAS_ALIAS1_Pos;
100038b0:	2308      	movs	r3, #8
100038b2:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS1_Msk);
100038b4:	68fb      	ldr	r3, [r7, #12]
100038b6:	22b0      	movs	r2, #176	; 0xb0
100038b8:	589b      	ldr	r3, [r3, r2]
100038ba:	4a1e      	ldr	r2, [pc, #120]	; (10003934 <XMC_VADC_GROUP_ChannelInit+0xd8>)
100038bc:	401a      	ands	r2, r3
100038be:	68fb      	ldr	r3, [r7, #12]
100038c0:	21b0      	movs	r1, #176	; 0xb0
100038c2:	505a      	str	r2, [r3, r1]
100038c4:	e00d      	b.n	100038e2 <XMC_VADC_GROUP_ChannelInit+0x86>
    }
    else if ((uint32_t)0 == ch_num)
100038c6:	68bb      	ldr	r3, [r7, #8]
100038c8:	2b00      	cmp	r3, #0
100038ca:	d10a      	bne.n	100038e2 <XMC_VADC_GROUP_ChannelInit+0x86>
    {
      mask = VADC_G_ALIAS_ALIAS0_Pos;
100038cc:	2300      	movs	r3, #0
100038ce:	61fb      	str	r3, [r7, #28]
      group_ptr->ALIAS &= ~(uint32_t)(VADC_G_ALIAS_ALIAS0_Msk);
100038d0:	68fb      	ldr	r3, [r7, #12]
100038d2:	22b0      	movs	r2, #176	; 0xb0
100038d4:	589b      	ldr	r3, [r3, r2]
100038d6:	221f      	movs	r2, #31
100038d8:	4393      	bics	r3, r2
100038da:	1c1a      	adds	r2, r3, #0
100038dc:	68fb      	ldr	r3, [r7, #12]
100038de:	21b0      	movs	r1, #176	; 0xb0
100038e0:	505a      	str	r2, [r3, r1]
    }

    group_ptr->ALIAS |= (uint32_t)(config->alias_channel << mask);
100038e2:	68fb      	ldr	r3, [r7, #12]
100038e4:	22b0      	movs	r2, #176	; 0xb0
100038e6:	589b      	ldr	r3, [r3, r2]
100038e8:	687a      	ldr	r2, [r7, #4]
100038ea:	7b52      	ldrb	r2, [r2, #13]
100038ec:	b251      	sxtb	r1, r2
100038ee:	69fa      	ldr	r2, [r7, #28]
100038f0:	4091      	lsls	r1, r2
100038f2:	1c0a      	adds	r2, r1, #0
100038f4:	431a      	orrs	r2, r3
100038f6:	68fb      	ldr	r3, [r7, #12]
100038f8:	21b0      	movs	r1, #176	; 0xb0
100038fa:	505a      	str	r2, [r3, r1]
  }

  group_ptr->BFL |= config->bfl;
100038fc:	68fb      	ldr	r3, [r7, #12]
100038fe:	22c8      	movs	r2, #200	; 0xc8
10003900:	589a      	ldr	r2, [r3, r2]
10003902:	687b      	ldr	r3, [r7, #4]
10003904:	685b      	ldr	r3, [r3, #4]
10003906:	431a      	orrs	r2, r3
10003908:	68fb      	ldr	r3, [r7, #12]
1000390a:	21c8      	movs	r1, #200	; 0xc8
1000390c:	505a      	str	r2, [r3, r1]

#if (XMC_VADC_BOUNDARY_FLAG_SELECT == 1U)
  group_ptr->BFLC |= config->bflc;
1000390e:	68fb      	ldr	r3, [r7, #12]
10003910:	22d0      	movs	r2, #208	; 0xd0
10003912:	589a      	ldr	r2, [r3, r2]
10003914:	687b      	ldr	r3, [r7, #4]
10003916:	689b      	ldr	r3, [r3, #8]
10003918:	431a      	orrs	r2, r3
1000391a:	68fb      	ldr	r3, [r7, #12]
1000391c:	21d0      	movs	r1, #208	; 0xd0
1000391e:	505a      	str	r2, [r3, r1]
#endif
  /* Program the CHCTR register */
  group_ptr->CHCTR[ch_num] = config->chctr;
10003920:	687b      	ldr	r3, [r7, #4]
10003922:	6819      	ldr	r1, [r3, #0]
10003924:	68fb      	ldr	r3, [r7, #12]
10003926:	68ba      	ldr	r2, [r7, #8]
10003928:	3280      	adds	r2, #128	; 0x80
1000392a:	0092      	lsls	r2, r2, #2
1000392c:	50d1      	str	r1, [r2, r3]

}
1000392e:	46bd      	mov	sp, r7
10003930:	b008      	add	sp, #32
10003932:	bd80      	pop	{r7, pc}
10003934:	ffffe0ff 	.word	0xffffe0ff

10003938 <XMC_VADC_GROUP_SetResultInterruptNode>:

/* API to select a service request line (NVIC Node) for result event of specified unit of result hardware */
void XMC_VADC_GROUP_SetResultInterruptNode(XMC_VADC_GROUP_t *const group_ptr,
                                           const uint32_t res_reg,
                                           const XMC_VADC_SR_t sr)
{
10003938:	b580      	push	{r7, lr}
1000393a:	b086      	sub	sp, #24
1000393c:	af00      	add	r7, sp, #0
1000393e:	60f8      	str	r0, [r7, #12]
10003940:	60b9      	str	r1, [r7, #8]
10003942:	1dfb      	adds	r3, r7, #7
10003944:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))
  XMC_ASSERT("XMC_VADC_GROUP_SetResultInterruptNode:Wrong Service Request", ((sr)  <= XMC_VADC_SR_SHARED_SR3))

  if (res_reg <= 7U)
10003946:	68bb      	ldr	r3, [r7, #8]
10003948:	2b07      	cmp	r3, #7
1000394a:	d81b      	bhi.n	10003984 <XMC_VADC_GROUP_SetResultInterruptNode+0x4c>
  {
    route_mask  = group_ptr->REVNP0;
1000394c:	68fa      	ldr	r2, [r7, #12]
1000394e:	23d8      	movs	r3, #216	; 0xd8
10003950:	005b      	lsls	r3, r3, #1
10003952:	58d3      	ldr	r3, [r2, r3]
10003954:	617b      	str	r3, [r7, #20]
    route_mask &= ~((uint32_t)((uint32_t)15 << (res_reg * (uint32_t)4) ));
10003956:	68bb      	ldr	r3, [r7, #8]
10003958:	009b      	lsls	r3, r3, #2
1000395a:	1c1a      	adds	r2, r3, #0
1000395c:	230f      	movs	r3, #15
1000395e:	4093      	lsls	r3, r2
10003960:	43da      	mvns	r2, r3
10003962:	697b      	ldr	r3, [r7, #20]
10003964:	4013      	ands	r3, r2
10003966:	617b      	str	r3, [r7, #20]
    route_mask |= (uint32_t)((uint32_t)sr << (res_reg * (uint32_t)4));
10003968:	1dfb      	adds	r3, r7, #7
1000396a:	781b      	ldrb	r3, [r3, #0]
1000396c:	68ba      	ldr	r2, [r7, #8]
1000396e:	0092      	lsls	r2, r2, #2
10003970:	4093      	lsls	r3, r2
10003972:	697a      	ldr	r2, [r7, #20]
10003974:	4313      	orrs	r3, r2
10003976:	617b      	str	r3, [r7, #20]
    group_ptr->REVNP0 = route_mask;
10003978:	68fa      	ldr	r2, [r7, #12]
1000397a:	23d8      	movs	r3, #216	; 0xd8
1000397c:	005b      	lsls	r3, r3, #1
1000397e:	6979      	ldr	r1, [r7, #20]
10003980:	50d1      	str	r1, [r2, r3]
10003982:	e020      	b.n	100039c6 <XMC_VADC_GROUP_SetResultInterruptNode+0x8e>
  }
  else
  {
    route_mask = group_ptr->REVNP1;
10003984:	68fa      	ldr	r2, [r7, #12]
10003986:	23da      	movs	r3, #218	; 0xda
10003988:	005b      	lsls	r3, r3, #1
1000398a:	58d3      	ldr	r3, [r2, r3]
1000398c:	617b      	str	r3, [r7, #20]
    route_mask &= ~((uint32_t)((uint32_t)15 << (( res_reg - (uint32_t)8) * (uint32_t)4) ));
1000398e:	68bb      	ldr	r3, [r7, #8]
10003990:	4a0e      	ldr	r2, [pc, #56]	; (100039cc <XMC_VADC_GROUP_SetResultInterruptNode+0x94>)
10003992:	4694      	mov	ip, r2
10003994:	4463      	add	r3, ip
10003996:	009b      	lsls	r3, r3, #2
10003998:	1c1a      	adds	r2, r3, #0
1000399a:	230f      	movs	r3, #15
1000399c:	4093      	lsls	r3, r2
1000399e:	43da      	mvns	r2, r3
100039a0:	697b      	ldr	r3, [r7, #20]
100039a2:	4013      	ands	r3, r2
100039a4:	617b      	str	r3, [r7, #20]
    route_mask |= (uint32_t)((uint32_t)sr << ((res_reg - (uint32_t)8) * (uint32_t)4));
100039a6:	1dfb      	adds	r3, r7, #7
100039a8:	781b      	ldrb	r3, [r3, #0]
100039aa:	68ba      	ldr	r2, [r7, #8]
100039ac:	4907      	ldr	r1, [pc, #28]	; (100039cc <XMC_VADC_GROUP_SetResultInterruptNode+0x94>)
100039ae:	468c      	mov	ip, r1
100039b0:	4462      	add	r2, ip
100039b2:	0092      	lsls	r2, r2, #2
100039b4:	4093      	lsls	r3, r2
100039b6:	697a      	ldr	r2, [r7, #20]
100039b8:	4313      	orrs	r3, r2
100039ba:	617b      	str	r3, [r7, #20]
    group_ptr->REVNP1 = route_mask;
100039bc:	68fa      	ldr	r2, [r7, #12]
100039be:	23da      	movs	r3, #218	; 0xda
100039c0:	005b      	lsls	r3, r3, #1
100039c2:	6979      	ldr	r1, [r7, #20]
100039c4:	50d1      	str	r1, [r2, r3]
  }
}
100039c6:	46bd      	mov	sp, r7
100039c8:	b006      	add	sp, #24
100039ca:	bd80      	pop	{r7, pc}
100039cc:	3ffffff8 	.word	0x3ffffff8

100039d0 <_init>:
  }
}

/* Init */
void _init(void)
{}
100039d0:	b580      	push	{r7, lr}
100039d2:	af00      	add	r7, sp, #0
100039d4:	46bd      	mov	sp, r7
100039d6:	bd80      	pop	{r7, pc}

100039d8 <XMC_USIC_CH_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
100039d8:	b580      	push	{r7, lr}
100039da:	b082      	sub	sp, #8
100039dc:	af00      	add	r7, sp, #0
100039de:	6078      	str	r0, [r7, #4]
100039e0:	6039      	str	r1, [r7, #0]
  channel->CCR |= event;
100039e2:	687b      	ldr	r3, [r7, #4]
100039e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
100039e6:	683b      	ldr	r3, [r7, #0]
100039e8:	431a      	orrs	r2, r3
100039ea:	687b      	ldr	r3, [r7, #4]
100039ec:	641a      	str	r2, [r3, #64]	; 0x40
}
100039ee:	46bd      	mov	sp, r7
100039f0:	b002      	add	sp, #8
100039f2:	bd80      	pop	{r7, pc}

100039f4 <XMC_USIC_CH_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
100039f4:	b580      	push	{r7, lr}
100039f6:	b082      	sub	sp, #8
100039f8:	af00      	add	r7, sp, #0
100039fa:	6078      	str	r0, [r7, #4]
100039fc:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~event;
100039fe:	687b      	ldr	r3, [r7, #4]
10003a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10003a02:	683a      	ldr	r2, [r7, #0]
10003a04:	43d2      	mvns	r2, r2
10003a06:	401a      	ands	r2, r3
10003a08:	687b      	ldr	r3, [r7, #4]
10003a0a:	641a      	str	r2, [r3, #64]	; 0x40
}
10003a0c:	46bd      	mov	sp, r7
10003a0e:	b002      	add	sp, #8
10003a10:	bd80      	pop	{r7, pc}
10003a12:	46c0      	nop			; (mov r8, r8)

10003a14 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
10003a14:	b580      	push	{r7, lr}
10003a16:	b082      	sub	sp, #8
10003a18:	af00      	add	r7, sp, #0
10003a1a:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
10003a1c:	687b      	ldr	r3, [r7, #4]
10003a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10003a20:	b2db      	uxtb	r3, r3
10003a22:	227f      	movs	r2, #127	; 0x7f
10003a24:	4393      	bics	r3, r2
10003a26:	b2db      	uxtb	r3, r3
}
10003a28:	1c18      	adds	r0, r3, #0
10003a2a:	46bd      	mov	sp, r7
10003a2c:	b002      	add	sp, #8
10003a2e:	bd80      	pop	{r7, pc}

10003a30 <XMC_USIC_CH_TriggerServiceRequest>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)
{
10003a30:	b580      	push	{r7, lr}
10003a32:	b082      	sub	sp, #8
10003a34:	af00      	add	r7, sp, #0
10003a36:	6078      	str	r0, [r7, #4]
10003a38:	6039      	str	r1, [r7, #0]
  channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
10003a3a:	683b      	ldr	r3, [r7, #0]
10003a3c:	2280      	movs	r2, #128	; 0x80
10003a3e:	0252      	lsls	r2, r2, #9
10003a40:	409a      	lsls	r2, r3
10003a42:	687b      	ldr	r3, [r7, #4]
10003a44:	669a      	str	r2, [r3, #104]	; 0x68
}
10003a46:	46bd      	mov	sp, r7
10003a48:	b002      	add	sp, #8
10003a4a:	bd80      	pop	{r7, pc}

10003a4c <XMC_USIC_CH_TXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003a4c:	b580      	push	{r7, lr}
10003a4e:	b082      	sub	sp, #8
10003a50:	af00      	add	r7, sp, #0
10003a52:	6078      	str	r0, [r7, #4]
10003a54:	6039      	str	r1, [r7, #0]
  channel->TBCTR |= event;
10003a56:	687a      	ldr	r2, [r7, #4]
10003a58:	2384      	movs	r3, #132	; 0x84
10003a5a:	005b      	lsls	r3, r3, #1
10003a5c:	58d2      	ldr	r2, [r2, r3]
10003a5e:	683b      	ldr	r3, [r7, #0]
10003a60:	431a      	orrs	r2, r3
10003a62:	1c11      	adds	r1, r2, #0
10003a64:	687a      	ldr	r2, [r7, #4]
10003a66:	2384      	movs	r3, #132	; 0x84
10003a68:	005b      	lsls	r3, r3, #1
10003a6a:	50d1      	str	r1, [r2, r3]
}
10003a6c:	46bd      	mov	sp, r7
10003a6e:	b002      	add	sp, #8
10003a70:	bd80      	pop	{r7, pc}
10003a72:	46c0      	nop			; (mov r8, r8)

10003a74 <XMC_USIC_CH_TXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003a74:	b580      	push	{r7, lr}
10003a76:	b082      	sub	sp, #8
10003a78:	af00      	add	r7, sp, #0
10003a7a:	6078      	str	r0, [r7, #4]
10003a7c:	6039      	str	r1, [r7, #0]
  channel->TBCTR &= (uint32_t)~event;
10003a7e:	687a      	ldr	r2, [r7, #4]
10003a80:	2384      	movs	r3, #132	; 0x84
10003a82:	005b      	lsls	r3, r3, #1
10003a84:	58d3      	ldr	r3, [r2, r3]
10003a86:	683a      	ldr	r2, [r7, #0]
10003a88:	43d2      	mvns	r2, r2
10003a8a:	401a      	ands	r2, r3
10003a8c:	1c11      	adds	r1, r2, #0
10003a8e:	687a      	ldr	r2, [r7, #4]
10003a90:	2384      	movs	r3, #132	; 0x84
10003a92:	005b      	lsls	r3, r3, #1
10003a94:	50d1      	str	r1, [r2, r3]
}
10003a96:	46bd      	mov	sp, r7
10003a98:	b002      	add	sp, #8
10003a9a:	bd80      	pop	{r7, pc}

10003a9c <XMC_USIC_CH_TXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
10003a9c:	b580      	push	{r7, lr}
10003a9e:	b082      	sub	sp, #8
10003aa0:	af00      	add	r7, sp, #0
10003aa2:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
10003aa4:	687a      	ldr	r2, [r7, #4]
10003aa6:	238c      	movs	r3, #140	; 0x8c
10003aa8:	005b      	lsls	r3, r3, #1
10003aaa:	2180      	movs	r1, #128	; 0x80
10003aac:	0209      	lsls	r1, r1, #8
10003aae:	50d1      	str	r1, [r2, r3]
}
10003ab0:	46bd      	mov	sp, r7
10003ab2:	b002      	add	sp, #8
10003ab4:	bd80      	pop	{r7, pc}
10003ab6:	46c0      	nop			; (mov r8, r8)

10003ab8 <XMC_USIC_CH_TXFIFO_IsFull>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
10003ab8:	b580      	push	{r7, lr}
10003aba:	b082      	sub	sp, #8
10003abc:	af00      	add	r7, sp, #0
10003abe:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
10003ac0:	687a      	ldr	r2, [r7, #4]
10003ac2:	238a      	movs	r3, #138	; 0x8a
10003ac4:	005b      	lsls	r3, r3, #1
10003ac6:	58d2      	ldr	r2, [r2, r3]
10003ac8:	2380      	movs	r3, #128	; 0x80
10003aca:	015b      	lsls	r3, r3, #5
10003acc:	4013      	ands	r3, r2
10003ace:	1e5a      	subs	r2, r3, #1
10003ad0:	4193      	sbcs	r3, r2
10003ad2:	b2db      	uxtb	r3, r3
}
10003ad4:	1c18      	adds	r0, r3, #0
10003ad6:	46bd      	mov	sp, r7
10003ad8:	b002      	add	sp, #8
10003ada:	bd80      	pop	{r7, pc}

10003adc <XMC_USIC_CH_TXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
10003adc:	b580      	push	{r7, lr}
10003ade:	b082      	sub	sp, #8
10003ae0:	af00      	add	r7, sp, #0
10003ae2:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
10003ae4:	687a      	ldr	r2, [r7, #4]
10003ae6:	238a      	movs	r3, #138	; 0x8a
10003ae8:	005b      	lsls	r3, r3, #1
10003aea:	58d2      	ldr	r2, [r2, r3]
10003aec:	2380      	movs	r3, #128	; 0x80
10003aee:	011b      	lsls	r3, r3, #4
10003af0:	4013      	ands	r3, r2
10003af2:	1e5a      	subs	r2, r3, #1
10003af4:	4193      	sbcs	r3, r2
10003af6:	b2db      	uxtb	r3, r3
}
10003af8:	1c18      	adds	r0, r3, #0
10003afa:	46bd      	mov	sp, r7
10003afc:	b002      	add	sp, #8
10003afe:	bd80      	pop	{r7, pc}

10003b00 <XMC_USIC_CH_RXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003b00:	b580      	push	{r7, lr}
10003b02:	b082      	sub	sp, #8
10003b04:	af00      	add	r7, sp, #0
10003b06:	6078      	str	r0, [r7, #4]
10003b08:	6039      	str	r1, [r7, #0]
  channel->RBCTR |= event;
10003b0a:	687a      	ldr	r2, [r7, #4]
10003b0c:	2386      	movs	r3, #134	; 0x86
10003b0e:	005b      	lsls	r3, r3, #1
10003b10:	58d2      	ldr	r2, [r2, r3]
10003b12:	683b      	ldr	r3, [r7, #0]
10003b14:	431a      	orrs	r2, r3
10003b16:	1c11      	adds	r1, r2, #0
10003b18:	687a      	ldr	r2, [r7, #4]
10003b1a:	2386      	movs	r3, #134	; 0x86
10003b1c:	005b      	lsls	r3, r3, #1
10003b1e:	50d1      	str	r1, [r2, r3]
}
10003b20:	46bd      	mov	sp, r7
10003b22:	b002      	add	sp, #8
10003b24:	bd80      	pop	{r7, pc}
10003b26:	46c0      	nop			; (mov r8, r8)

10003b28 <XMC_USIC_CH_RXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
10003b28:	b580      	push	{r7, lr}
10003b2a:	b082      	sub	sp, #8
10003b2c:	af00      	add	r7, sp, #0
10003b2e:	6078      	str	r0, [r7, #4]
10003b30:	6039      	str	r1, [r7, #0]
  channel->RBCTR &= (uint32_t)~event;
10003b32:	687a      	ldr	r2, [r7, #4]
10003b34:	2386      	movs	r3, #134	; 0x86
10003b36:	005b      	lsls	r3, r3, #1
10003b38:	58d3      	ldr	r3, [r2, r3]
10003b3a:	683a      	ldr	r2, [r7, #0]
10003b3c:	43d2      	mvns	r2, r2
10003b3e:	401a      	ands	r2, r3
10003b40:	1c11      	adds	r1, r2, #0
10003b42:	687a      	ldr	r2, [r7, #4]
10003b44:	2386      	movs	r3, #134	; 0x86
10003b46:	005b      	lsls	r3, r3, #1
10003b48:	50d1      	str	r1, [r2, r3]
}
10003b4a:	46bd      	mov	sp, r7
10003b4c:	b002      	add	sp, #8
10003b4e:	bd80      	pop	{r7, pc}

10003b50 <XMC_USIC_CH_RXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
10003b50:	b580      	push	{r7, lr}
10003b52:	b082      	sub	sp, #8
10003b54:	af00      	add	r7, sp, #0
10003b56:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
10003b58:	687a      	ldr	r2, [r7, #4]
10003b5a:	238c      	movs	r3, #140	; 0x8c
10003b5c:	005b      	lsls	r3, r3, #1
10003b5e:	2180      	movs	r1, #128	; 0x80
10003b60:	01c9      	lsls	r1, r1, #7
10003b62:	50d1      	str	r1, [r2, r3]
}
10003b64:	46bd      	mov	sp, r7
10003b66:	b002      	add	sp, #8
10003b68:	bd80      	pop	{r7, pc}
10003b6a:	46c0      	nop			; (mov r8, r8)

10003b6c <XMC_USIC_CH_RXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
10003b6c:	b580      	push	{r7, lr}
10003b6e:	b082      	sub	sp, #8
10003b70:	af00      	add	r7, sp, #0
10003b72:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
10003b74:	687a      	ldr	r2, [r7, #4]
10003b76:	238a      	movs	r3, #138	; 0x8a
10003b78:	005b      	lsls	r3, r3, #1
10003b7a:	58d3      	ldr	r3, [r2, r3]
10003b7c:	2208      	movs	r2, #8
10003b7e:	4013      	ands	r3, r2
10003b80:	1e5a      	subs	r2, r3, #1
10003b82:	4193      	sbcs	r3, r2
10003b84:	b2db      	uxtb	r3, r3
}
10003b86:	1c18      	adds	r0, r3, #0
10003b88:	46bd      	mov	sp, r7
10003b8a:	b002      	add	sp, #8
10003b8c:	bd80      	pop	{r7, pc}
10003b8e:	46c0      	nop			; (mov r8, r8)

10003b90 <UART_Init>:
 *          UART_SUCCESS: for successful UART initialization.<BR>
 *          UART_STATUS_FAILURE  : If UART initialization fails.<BR>
 *
 */
UART_STATUS_t UART_Init(const UART_t *const handle)
{
10003b90:	b590      	push	{r4, r7, lr}
10003b92:	b085      	sub	sp, #20
10003b94:	af00      	add	r7, sp, #0
10003b96:	6078      	str	r0, [r7, #4]
  UART_STATUS_t status = UART_STATUS_SUCCESS;
10003b98:	230f      	movs	r3, #15
10003b9a:	18fb      	adds	r3, r7, r3
10003b9c:	2200      	movs	r2, #0
10003b9e:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("UART_Init : UART APP handle invalid", (((handle != NULL)&&
      (handle->config != NULL)) &&((handle->config->fptr_uart_config != NULL)&&
      (handle->runtime != NULL))))

  /*Initialize the multiplexers required for UART configuration*/
  status = handle->config->fptr_uart_config();
10003ba0:	687b      	ldr	r3, [r7, #4]
10003ba2:	685b      	ldr	r3, [r3, #4]
10003ba4:	685b      	ldr	r3, [r3, #4]
10003ba6:	220f      	movs	r2, #15
10003ba8:	18bc      	adds	r4, r7, r2
10003baa:	4798      	blx	r3
10003bac:	1c03      	adds	r3, r0, #0
10003bae:	7023      	strb	r3, [r4, #0]

  return status;
10003bb0:	230f      	movs	r3, #15
10003bb2:	18fb      	adds	r3, r7, r3
10003bb4:	781b      	ldrb	r3, [r3, #0]
}
10003bb6:	1c18      	adds	r0, r3, #0
10003bb8:	46bd      	mov	sp, r7
10003bba:	b005      	add	sp, #20
10003bbc:	bd90      	pop	{r4, r7, pc}
10003bbe:	46c0      	nop			; (mov r8, r8)

10003bc0 <UART_Transmit>:
 *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 *
 */
UART_STATUS_t UART_Transmit(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003bc0:	b590      	push	{r4, r7, lr}
10003bc2:	b087      	sub	sp, #28
10003bc4:	af00      	add	r7, sp, #0
10003bc6:	60f8      	str	r0, [r7, #12]
10003bc8:	60b9      	str	r1, [r7, #8]
10003bca:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003bcc:	2317      	movs	r3, #23
10003bce:	18fb      	adds	r3, r7, r3
10003bd0:	2204      	movs	r2, #4
10003bd2:	701a      	strb	r2, [r3, #0]

  switch(handle->config->transmit_mode)
10003bd4:	68fb      	ldr	r3, [r7, #12]
10003bd6:	685b      	ldr	r3, [r3, #4]
10003bd8:	2229      	movs	r2, #41	; 0x29
10003bda:	5c9b      	ldrb	r3, [r3, r2]
10003bdc:	2b00      	cmp	r3, #0
10003bde:	d000      	beq.n	10003be2 <UART_Transmit+0x22>
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartTransmitPolling(handle, data_ptr, count);
    break;
#endif
  default:
    break;
10003be0:	e00c      	b.n	10003bfc <UART_Transmit+0x3c>

  switch(handle->config->transmit_mode)
  {
#ifdef UART_TX_INTERRUPT_USED
  case UART_TRANSFER_MODE_INTERRUPT:
    ret_stat = UART_StartTransmitIRQ(handle, data_ptr, count);
10003be2:	2317      	movs	r3, #23
10003be4:	18fc      	adds	r4, r7, r3
10003be6:	68f9      	ldr	r1, [r7, #12]
10003be8:	68ba      	ldr	r2, [r7, #8]
10003bea:	687b      	ldr	r3, [r7, #4]
10003bec:	1c08      	adds	r0, r1, #0
10003bee:	1c11      	adds	r1, r2, #0
10003bf0:	1c1a      	adds	r2, r3, #0
10003bf2:	f000 f831 	bl	10003c58 <UART_StartTransmitIRQ>
10003bf6:	1c03      	adds	r3, r0, #0
10003bf8:	7023      	strb	r3, [r4, #0]
    break;
10003bfa:	46c0      	nop			; (mov r8, r8)
    break;
#endif
  default:
    break;
  }
  return ret_stat;
10003bfc:	2317      	movs	r3, #23
10003bfe:	18fb      	adds	r3, r7, r3
10003c00:	781b      	ldrb	r3, [r3, #0]
}
10003c02:	1c18      	adds	r0, r3, #0
10003c04:	46bd      	mov	sp, r7
10003c06:	b007      	add	sp, #28
10003c08:	bd90      	pop	{r4, r7, pc}
10003c0a:	46c0      	nop			; (mov r8, r8)

10003c0c <UART_Receive>:
 *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 *
 */
UART_STATUS_t UART_Receive(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003c0c:	b590      	push	{r4, r7, lr}
10003c0e:	b087      	sub	sp, #28
10003c10:	af00      	add	r7, sp, #0
10003c12:	60f8      	str	r0, [r7, #12]
10003c14:	60b9      	str	r1, [r7, #8]
10003c16:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003c18:	2317      	movs	r3, #23
10003c1a:	18fb      	adds	r3, r7, r3
10003c1c:	2204      	movs	r2, #4
10003c1e:	701a      	strb	r2, [r3, #0]

  switch(handle->config->receive_mode)
10003c20:	68fb      	ldr	r3, [r7, #12]
10003c22:	685b      	ldr	r3, [r3, #4]
10003c24:	222a      	movs	r2, #42	; 0x2a
10003c26:	5c9b      	ldrb	r3, [r3, r2]
10003c28:	2b00      	cmp	r3, #0
10003c2a:	d000      	beq.n	10003c2e <UART_Receive+0x22>
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartReceivePolling(handle, data_ptr, count);
    break;
#endif
  default:
    break;
10003c2c:	e00c      	b.n	10003c48 <UART_Receive+0x3c>

  switch(handle->config->receive_mode)
  {
#ifdef UART_RX_INTERRUPT_USED
  case UART_TRANSFER_MODE_INTERRUPT:
    ret_stat = UART_StartReceiveIRQ(handle, data_ptr, count);
10003c2e:	2317      	movs	r3, #23
10003c30:	18fc      	adds	r4, r7, r3
10003c32:	68f9      	ldr	r1, [r7, #12]
10003c34:	68ba      	ldr	r2, [r7, #8]
10003c36:	687b      	ldr	r3, [r7, #4]
10003c38:	1c08      	adds	r0, r1, #0
10003c3a:	1c11      	adds	r1, r2, #0
10003c3c:	1c1a      	adds	r2, r3, #0
10003c3e:	f000 f873 	bl	10003d28 <UART_StartReceiveIRQ>
10003c42:	1c03      	adds	r3, r0, #0
10003c44:	7023      	strb	r3, [r4, #0]
    break;
10003c46:	46c0      	nop			; (mov r8, r8)
    break;
#endif
  default:
    break;
  }
  return ret_stat;
10003c48:	2317      	movs	r3, #23
10003c4a:	18fb      	adds	r3, r7, r3
10003c4c:	781b      	ldrb	r3, [r3, #0]
}
10003c4e:	1c18      	adds	r0, r3, #0
10003c50:	46bd      	mov	sp, r7
10003c52:	b007      	add	sp, #28
10003c54:	bd90      	pop	{r4, r7, pc}
10003c56:	46c0      	nop			; (mov r8, r8)

10003c58 <UART_StartTransmitIRQ>:
 * request is registered.
 *
 *
 */
UART_STATUS_t UART_StartTransmitIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003c58:	b580      	push	{r7, lr}
10003c5a:	b086      	sub	sp, #24
10003c5c:	af00      	add	r7, sp, #0
10003c5e:	60f8      	str	r0, [r7, #12]
10003c60:	60b9      	str	r1, [r7, #8]
10003c62:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003c64:	2317      	movs	r3, #23
10003c66:	18fb      	adds	r3, r7, r3
10003c68:	2204      	movs	r2, #4
10003c6a:	701a      	strb	r2, [r3, #0]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003c6c:	68fb      	ldr	r3, [r7, #12]
10003c6e:	689b      	ldr	r3, [r3, #8]
10003c70:	613b      	str	r3, [r7, #16]

  XMC_ASSERT("UART_StartTransmitIRQ: UART APP handle invalid", ((handle != NULL)&&
            (handle->runtime != NULL)))

  if (handle->config->transmit_mode == UART_TRANSFER_MODE_INTERRUPT)
10003c72:	68fb      	ldr	r3, [r7, #12]
10003c74:	685b      	ldr	r3, [r3, #4]
10003c76:	2229      	movs	r2, #41	; 0x29
10003c78:	5c9b      	ldrb	r3, [r3, r2]
10003c7a:	2b00      	cmp	r3, #0
10003c7c:	d14c      	bne.n	10003d18 <UART_StartTransmitIRQ+0xc0>
  {
    ret_stat = UART_STATUS_BUSY;
10003c7e:	2317      	movs	r3, #23
10003c80:	18fb      	adds	r3, r7, r3
10003c82:	2202      	movs	r2, #2
10003c84:	701a      	strb	r2, [r3, #0]
    if (ptr_runtime->tx_busy == false)
10003c86:	693b      	ldr	r3, [r7, #16]
10003c88:	7e1b      	ldrb	r3, [r3, #24]
10003c8a:	b2db      	uxtb	r3, r3
10003c8c:	2201      	movs	r2, #1
10003c8e:	4053      	eors	r3, r2
10003c90:	b2db      	uxtb	r3, r3
10003c92:	2b00      	cmp	r3, #0
10003c94:	d040      	beq.n	10003d18 <UART_StartTransmitIRQ+0xc0>
    {
      /*If there is no transmission in progress*/
      if ((data_ptr != NULL) && (count > 0U))
10003c96:	68bb      	ldr	r3, [r7, #8]
10003c98:	2b00      	cmp	r3, #0
10003c9a:	d039      	beq.n	10003d10 <UART_StartTransmitIRQ+0xb8>
10003c9c:	687b      	ldr	r3, [r7, #4]
10003c9e:	2b00      	cmp	r3, #0
10003ca0:	d036      	beq.n	10003d10 <UART_StartTransmitIRQ+0xb8>
      {
        /*Obtain the address of data, size of data*/
        ptr_runtime->tx_data = data_ptr;
10003ca2:	693b      	ldr	r3, [r7, #16]
10003ca4:	68ba      	ldr	r2, [r7, #8]
10003ca6:	601a      	str	r2, [r3, #0]
        ptr_runtime->tx_data_count = count;
10003ca8:	693b      	ldr	r3, [r7, #16]
10003caa:	687a      	ldr	r2, [r7, #4]
10003cac:	609a      	str	r2, [r3, #8]
        /*Initialize to first index and set the busy flag*/
        ptr_runtime->tx_data_index = 0U;
10003cae:	693b      	ldr	r3, [r7, #16]
10003cb0:	2200      	movs	r2, #0
10003cb2:	60da      	str	r2, [r3, #12]
        ptr_runtime->tx_busy = true;
10003cb4:	693b      	ldr	r3, [r7, #16]
10003cb6:	2201      	movs	r2, #1
10003cb8:	761a      	strb	r2, [r3, #24]

        /*Enable the transmit buffer event*/
        if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003cba:	68fb      	ldr	r3, [r7, #12]
10003cbc:	685b      	ldr	r3, [r3, #4]
10003cbe:	222b      	movs	r2, #43	; 0x2b
10003cc0:	5c9b      	ldrb	r3, [r3, r2]
10003cc2:	2b00      	cmp	r3, #0
10003cc4:	d00d      	beq.n	10003ce2 <UART_StartTransmitIRQ+0x8a>
        {
          /*Clear the transmit FIFO*/
          XMC_USIC_CH_TXFIFO_Flush(handle->channel);
10003cc6:	68fb      	ldr	r3, [r7, #12]
10003cc8:	681b      	ldr	r3, [r3, #0]
10003cca:	1c18      	adds	r0, r3, #0
10003ccc:	f7ff fee6 	bl	10003a9c <XMC_USIC_CH_TXFIFO_Flush>
          /*Enable transmit buffer interrupt*/
          XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
10003cd0:	68fb      	ldr	r3, [r7, #12]
10003cd2:	681a      	ldr	r2, [r3, #0]
10003cd4:	2380      	movs	r3, #128	; 0x80
10003cd6:	05db      	lsls	r3, r3, #23
10003cd8:	1c10      	adds	r0, r2, #0
10003cda:	1c19      	adds	r1, r3, #0
10003cdc:	f7ff feb6 	bl	10003a4c <XMC_USIC_CH_TXFIFO_EnableEvent>
10003ce0:	e007      	b.n	10003cf2 <UART_StartTransmitIRQ+0x9a>
        }
        else
        {
          XMC_USIC_CH_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
10003ce2:	68fb      	ldr	r3, [r7, #12]
10003ce4:	681a      	ldr	r2, [r3, #0]
10003ce6:	2380      	movs	r3, #128	; 0x80
10003ce8:	019b      	lsls	r3, r3, #6
10003cea:	1c10      	adds	r0, r2, #0
10003cec:	1c19      	adds	r1, r3, #0
10003cee:	f7ff fe73 	bl	100039d8 <XMC_USIC_CH_EnableEvent>
        }
        ret_stat = UART_STATUS_SUCCESS;
10003cf2:	2317      	movs	r3, #23
10003cf4:	18fb      	adds	r3, r7, r3
10003cf6:	2200      	movs	r2, #0
10003cf8:	701a      	strb	r2, [r3, #0]
        /*Trigger the transmit buffer interrupt*/
        XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)handle->config->tx_sr);
10003cfa:	68fb      	ldr	r3, [r7, #12]
10003cfc:	6819      	ldr	r1, [r3, #0]
10003cfe:	68fb      	ldr	r3, [r7, #12]
10003d00:	685b      	ldr	r3, [r3, #4]
10003d02:	222d      	movs	r2, #45	; 0x2d
10003d04:	5c9b      	ldrb	r3, [r3, r2]
10003d06:	1c08      	adds	r0, r1, #0
10003d08:	1c19      	adds	r1, r3, #0
10003d0a:	f7ff fe91 	bl	10003a30 <XMC_USIC_CH_TriggerServiceRequest>
10003d0e:	e003      	b.n	10003d18 <UART_StartTransmitIRQ+0xc0>
      }
      else
      {
        ret_stat = UART_STATUS_BUFFER_INVALID;
10003d10:	2317      	movs	r3, #23
10003d12:	18fb      	adds	r3, r7, r3
10003d14:	2203      	movs	r2, #3
10003d16:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return ret_stat;
10003d18:	2317      	movs	r3, #23
10003d1a:	18fb      	adds	r3, r7, r3
10003d1c:	781b      	ldrb	r3, [r3, #0]
}
10003d1e:	1c18      	adds	r0, r3, #0
10003d20:	46bd      	mov	sp, r7
10003d22:	b006      	add	sp, #24
10003d24:	bd80      	pop	{r7, pc}
10003d26:	46c0      	nop			; (mov r8, r8)

10003d28 <UART_StartReceiveIRQ>:
 * request is registered.
 *
 *
 */
UART_STATUS_t UART_StartReceiveIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
10003d28:	b580      	push	{r7, lr}
10003d2a:	b086      	sub	sp, #24
10003d2c:	af00      	add	r7, sp, #0
10003d2e:	60f8      	str	r0, [r7, #12]
10003d30:	60b9      	str	r1, [r7, #8]
10003d32:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
10003d34:	2317      	movs	r3, #23
10003d36:	18fb      	adds	r3, r7, r3
10003d38:	2204      	movs	r2, #4
10003d3a:	701a      	strb	r2, [r3, #0]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003d3c:	68fb      	ldr	r3, [r7, #12]
10003d3e:	689b      	ldr	r3, [r3, #8]
10003d40:	613b      	str	r3, [r7, #16]

  XMC_ASSERT("UART_StartReceiveIRQ: UART APP handle invalid", ((handle != NULL)&&
            (handle->runtime != NULL)))

  if (handle->config->receive_mode == UART_TRANSFER_MODE_INTERRUPT)
10003d42:	68fb      	ldr	r3, [r7, #12]
10003d44:	685b      	ldr	r3, [r3, #4]
10003d46:	222a      	movs	r2, #42	; 0x2a
10003d48:	5c9b      	ldrb	r3, [r3, r2]
10003d4a:	2b00      	cmp	r3, #0
10003d4c:	d148      	bne.n	10003de0 <UART_StartReceiveIRQ+0xb8>
  {
    ret_stat = UART_STATUS_BUSY;
10003d4e:	2317      	movs	r3, #23
10003d50:	18fb      	adds	r3, r7, r3
10003d52:	2202      	movs	r2, #2
10003d54:	701a      	strb	r2, [r3, #0]
    if (ptr_runtime->rx_busy == false)
10003d56:	693b      	ldr	r3, [r7, #16]
10003d58:	7e5b      	ldrb	r3, [r3, #25]
10003d5a:	b2db      	uxtb	r3, r3
10003d5c:	2201      	movs	r2, #1
10003d5e:	4053      	eors	r3, r2
10003d60:	b2db      	uxtb	r3, r3
10003d62:	2b00      	cmp	r3, #0
10003d64:	d03c      	beq.n	10003de0 <UART_StartReceiveIRQ+0xb8>
    {
      /*If no active reception in progress*/
      if ((data_ptr != NULL) && (count > 0U))
10003d66:	68bb      	ldr	r3, [r7, #8]
10003d68:	2b00      	cmp	r3, #0
10003d6a:	d035      	beq.n	10003dd8 <UART_StartReceiveIRQ+0xb0>
10003d6c:	687b      	ldr	r3, [r7, #4]
10003d6e:	2b00      	cmp	r3, #0
10003d70:	d032      	beq.n	10003dd8 <UART_StartReceiveIRQ+0xb0>
      {
        /*Obtain the address of data buffer and
         * number of data bytes to be received*/
        ptr_runtime->rx_data = data_ptr;
10003d72:	693b      	ldr	r3, [r7, #16]
10003d74:	68ba      	ldr	r2, [r7, #8]
10003d76:	605a      	str	r2, [r3, #4]
        ptr_runtime->rx_data_count = count;
10003d78:	693b      	ldr	r3, [r7, #16]
10003d7a:	687a      	ldr	r2, [r7, #4]
10003d7c:	611a      	str	r2, [r3, #16]
        ptr_runtime->rx_busy = true;
10003d7e:	693b      	ldr	r3, [r7, #16]
10003d80:	2201      	movs	r2, #1
10003d82:	765a      	strb	r2, [r3, #25]
        ptr_runtime->rx_data_index = 0U;
10003d84:	693b      	ldr	r3, [r7, #16]
10003d86:	2200      	movs	r2, #0
10003d88:	615a      	str	r2, [r3, #20]

        if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003d8a:	68fb      	ldr	r3, [r7, #12]
10003d8c:	685b      	ldr	r3, [r3, #4]
10003d8e:	222c      	movs	r2, #44	; 0x2c
10003d90:	5c9b      	ldrb	r3, [r3, r2]
10003d92:	2b00      	cmp	r3, #0
10003d94:	d013      	beq.n	10003dbe <UART_StartReceiveIRQ+0x96>
        {
          /*Clear the receive FIFO, configure the trigger lime
           * and enable the receive events*/
          XMC_USIC_CH_RXFIFO_Flush(handle->channel);
10003d96:	68fb      	ldr	r3, [r7, #12]
10003d98:	681b      	ldr	r3, [r3, #0]
10003d9a:	1c18      	adds	r0, r3, #0
10003d9c:	f7ff fed8 	bl	10003b50 <XMC_USIC_CH_RXFIFO_Flush>

          /*Configure the FIFO trigger limit based on the required data size*/
          UART_lReconfigureRxFIFO(handle, count);
10003da0:	68fa      	ldr	r2, [r7, #12]
10003da2:	687b      	ldr	r3, [r7, #4]
10003da4:	1c10      	adds	r0, r2, #0
10003da6:	1c19      	adds	r1, r3, #0
10003da8:	f000 f93e 	bl	10004028 <UART_lReconfigureRxFIFO>

          XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,
10003dac:	68fb      	ldr	r3, [r7, #12]
10003dae:	681a      	ldr	r2, [r3, #0]
10003db0:	23c0      	movs	r3, #192	; 0xc0
10003db2:	05db      	lsls	r3, r3, #23
10003db4:	1c10      	adds	r0, r2, #0
10003db6:	1c19      	adds	r1, r3, #0
10003db8:	f7ff fea2 	bl	10003b00 <XMC_USIC_CH_RXFIFO_EnableEvent>
10003dbc:	e007      	b.n	10003dce <UART_StartReceiveIRQ+0xa6>
            (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
        }
        else
        {
          XMC_USIC_CH_EnableEvent(handle->channel,
10003dbe:	68fb      	ldr	r3, [r7, #12]
10003dc0:	681a      	ldr	r2, [r3, #0]
10003dc2:	23c0      	movs	r3, #192	; 0xc0
10003dc4:	021b      	lsls	r3, r3, #8
10003dc6:	1c10      	adds	r0, r2, #0
10003dc8:	1c19      	adds	r1, r3, #0
10003dca:	f7ff fe05 	bl	100039d8 <XMC_USIC_CH_EnableEvent>
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE));
        }
        ret_stat = UART_STATUS_SUCCESS;
10003dce:	2317      	movs	r3, #23
10003dd0:	18fb      	adds	r3, r7, r3
10003dd2:	2200      	movs	r2, #0
10003dd4:	701a      	strb	r2, [r3, #0]
10003dd6:	e003      	b.n	10003de0 <UART_StartReceiveIRQ+0xb8>
      }
      else
      {
        ret_stat = UART_STATUS_BUFFER_INVALID;
10003dd8:	2317      	movs	r3, #23
10003dda:	18fb      	adds	r3, r7, r3
10003ddc:	2203      	movs	r2, #3
10003dde:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return ret_stat;
10003de0:	2317      	movs	r3, #23
10003de2:	18fb      	adds	r3, r7, r3
10003de4:	781b      	ldrb	r3, [r3, #0]
}
10003de6:	1c18      	adds	r0, r3, #0
10003de8:	46bd      	mov	sp, r7
10003dea:	b006      	add	sp, #24
10003dec:	bd80      	pop	{r7, pc}
10003dee:	46c0      	nop			; (mov r8, r8)

10003df0 <UART_lTransmitHandler>:
 *  * param[in]  handle UART APP handle pointer of type UART_t*
 *
 *  * return void
 */
void UART_lTransmitHandler(const UART_t * const handle)
{
10003df0:	b580      	push	{r7, lr}
10003df2:	b084      	sub	sp, #16
10003df4:	af00      	add	r7, sp, #0
10003df6:	6078      	str	r0, [r7, #4]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003df8:	687b      	ldr	r3, [r7, #4]
10003dfa:	689b      	ldr	r3, [r3, #8]
10003dfc:	60fb      	str	r3, [r7, #12]

  if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
10003dfe:	68fb      	ldr	r3, [r7, #12]
10003e00:	68da      	ldr	r2, [r3, #12]
10003e02:	68fb      	ldr	r3, [r7, #12]
10003e04:	689b      	ldr	r3, [r3, #8]
10003e06:	429a      	cmp	r2, r3
10003e08:	d241      	bcs.n	10003e8e <UART_lTransmitHandler+0x9e>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003e0a:	687b      	ldr	r3, [r7, #4]
10003e0c:	685b      	ldr	r3, [r3, #4]
10003e0e:	222b      	movs	r2, #43	; 0x2b
10003e10:	5c9b      	ldrb	r3, [r3, r2]
10003e12:	2b00      	cmp	r3, #0
10003e14:	d028      	beq.n	10003e68 <UART_lTransmitHandler+0x78>
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
10003e16:	e01a      	b.n	10003e4e <UART_lTransmitHandler+0x5e>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
10003e18:	68fb      	ldr	r3, [r7, #12]
10003e1a:	68da      	ldr	r2, [r3, #12]
10003e1c:	68fb      	ldr	r3, [r7, #12]
10003e1e:	689b      	ldr	r3, [r3, #8]
10003e20:	429a      	cmp	r2, r3
10003e22:	d212      	bcs.n	10003e4a <UART_lTransmitHandler+0x5a>
        {
          /*Load the FIFO byte by byte till either FIFO is full or all data is loaded*/
          XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
10003e24:	687b      	ldr	r3, [r7, #4]
10003e26:	6819      	ldr	r1, [r3, #0]
10003e28:	68fb      	ldr	r3, [r7, #12]
10003e2a:	681a      	ldr	r2, [r3, #0]
10003e2c:	68fb      	ldr	r3, [r7, #12]
10003e2e:	68db      	ldr	r3, [r3, #12]
10003e30:	18d3      	adds	r3, r2, r3
10003e32:	781b      	ldrb	r3, [r3, #0]
10003e34:	b29b      	uxth	r3, r3
10003e36:	1c08      	adds	r0, r1, #0
10003e38:	1c19      	adds	r1, r3, #0
10003e3a:	f7ff f89f 	bl	10002f7c <XMC_UART_CH_Transmit>
          (ptr_runtime->tx_data_index)++;
10003e3e:	68fb      	ldr	r3, [r7, #12]
10003e40:	68db      	ldr	r3, [r3, #12]
10003e42:	1c5a      	adds	r2, r3, #1
10003e44:	68fb      	ldr	r3, [r7, #12]
10003e46:	60da      	str	r2, [r3, #12]
10003e48:	e001      	b.n	10003e4e <UART_lTransmitHandler+0x5e>
        }
        else
        {
          break;
10003e4a:	46c0      	nop			; (mov r8, r8)
10003e4c:	e055      	b.n	10003efa <UART_lTransmitHandler+0x10a>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
10003e4e:	687b      	ldr	r3, [r7, #4]
10003e50:	681b      	ldr	r3, [r3, #0]
10003e52:	1c18      	adds	r0, r3, #0
10003e54:	f7ff fe30 	bl	10003ab8 <XMC_USIC_CH_TXFIFO_IsFull>
10003e58:	1c03      	adds	r3, r0, #0
10003e5a:	1c1a      	adds	r2, r3, #0
10003e5c:	2301      	movs	r3, #1
10003e5e:	4053      	eors	r3, r2
10003e60:	b2db      	uxtb	r3, r3
10003e62:	2b00      	cmp	r3, #0
10003e64:	d1d8      	bne.n	10003e18 <UART_lTransmitHandler+0x28>
10003e66:	e048      	b.n	10003efa <UART_lTransmitHandler+0x10a>
      }
    }
    else
    {
      /*When Transmit FIFO is disabled*/
      XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
10003e68:	687b      	ldr	r3, [r7, #4]
10003e6a:	6819      	ldr	r1, [r3, #0]
10003e6c:	68fb      	ldr	r3, [r7, #12]
10003e6e:	681a      	ldr	r2, [r3, #0]
10003e70:	68fb      	ldr	r3, [r7, #12]
10003e72:	68db      	ldr	r3, [r3, #12]
10003e74:	18d3      	adds	r3, r2, r3
10003e76:	781b      	ldrb	r3, [r3, #0]
10003e78:	b29b      	uxth	r3, r3
10003e7a:	1c08      	adds	r0, r1, #0
10003e7c:	1c19      	adds	r1, r3, #0
10003e7e:	f7ff f87d 	bl	10002f7c <XMC_UART_CH_Transmit>
      (ptr_runtime->tx_data_index)++;
10003e82:	68fb      	ldr	r3, [r7, #12]
10003e84:	68db      	ldr	r3, [r3, #12]
10003e86:	1c5a      	adds	r2, r3, #1
10003e88:	68fb      	ldr	r3, [r7, #12]
10003e8a:	60da      	str	r2, [r3, #12]
10003e8c:	e035      	b.n	10003efa <UART_lTransmitHandler+0x10a>
    }
  }
  else
  {
    if (XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel) == true)
10003e8e:	687b      	ldr	r3, [r7, #4]
10003e90:	681b      	ldr	r3, [r3, #0]
10003e92:	1c18      	adds	r0, r3, #0
10003e94:	f7ff fe22 	bl	10003adc <XMC_USIC_CH_TXFIFO_IsEmpty>
10003e98:	1e03      	subs	r3, r0, #0
10003e9a:	d02e      	beq.n	10003efa <UART_lTransmitHandler+0x10a>
    {
      if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003e9c:	687b      	ldr	r3, [r7, #4]
10003e9e:	685b      	ldr	r3, [r3, #4]
10003ea0:	222b      	movs	r2, #43	; 0x2b
10003ea2:	5c9b      	ldrb	r3, [r3, r2]
10003ea4:	2b00      	cmp	r3, #0
10003ea6:	d008      	beq.n	10003eba <UART_lTransmitHandler+0xca>
      {
        /*Disable the transmit FIFO event*/
        XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
10003ea8:	687b      	ldr	r3, [r7, #4]
10003eaa:	681a      	ldr	r2, [r3, #0]
10003eac:	2380      	movs	r3, #128	; 0x80
10003eae:	05db      	lsls	r3, r3, #23
10003eb0:	1c10      	adds	r0, r2, #0
10003eb2:	1c19      	adds	r1, r3, #0
10003eb4:	f7ff fdde 	bl	10003a74 <XMC_USIC_CH_TXFIFO_DisableEvent>
10003eb8:	e007      	b.n	10003eca <UART_lTransmitHandler+0xda>
      }
      else
      {
        /*Disable the standard transmit event*/
        XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
10003eba:	687b      	ldr	r3, [r7, #4]
10003ebc:	681a      	ldr	r2, [r3, #0]
10003ebe:	2380      	movs	r3, #128	; 0x80
10003ec0:	019b      	lsls	r3, r3, #6
10003ec2:	1c10      	adds	r0, r2, #0
10003ec4:	1c19      	adds	r1, r3, #0
10003ec6:	f7ff fd95 	bl	100039f4 <XMC_USIC_CH_DisableEvent>
      }

      /*Wait for the transmit buffer to be free to ensure that all data is transmitted*/
      while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
10003eca:	46c0      	nop			; (mov r8, r8)
10003ecc:	687b      	ldr	r3, [r7, #4]
10003ece:	681b      	ldr	r3, [r3, #0]
10003ed0:	1c18      	adds	r0, r3, #0
10003ed2:	f7ff fd9f 	bl	10003a14 <XMC_USIC_CH_GetTransmitBufferStatus>
10003ed6:	1e03      	subs	r3, r0, #0
10003ed8:	2b80      	cmp	r3, #128	; 0x80
10003eda:	d0f7      	beq.n	10003ecc <UART_lTransmitHandler+0xdc>
      {

      }
      /*All data is transmitted*/
      ptr_runtime->tx_busy = false;
10003edc:	68fb      	ldr	r3, [r7, #12]
10003ede:	2200      	movs	r2, #0
10003ee0:	761a      	strb	r2, [r3, #24]
      ptr_runtime->tx_data = NULL;
10003ee2:	68fb      	ldr	r3, [r7, #12]
10003ee4:	2200      	movs	r2, #0
10003ee6:	601a      	str	r2, [r3, #0]

      if (handle->config->tx_cbhandler != NULL)
10003ee8:	687b      	ldr	r3, [r7, #4]
10003eea:	685b      	ldr	r3, [r3, #4]
10003eec:	689b      	ldr	r3, [r3, #8]
10003eee:	2b00      	cmp	r3, #0
10003ef0:	d003      	beq.n	10003efa <UART_lTransmitHandler+0x10a>
      {
        /*Execute the callback function provided in the UART APP UI*/
        handle->config->tx_cbhandler();
10003ef2:	687b      	ldr	r3, [r7, #4]
10003ef4:	685b      	ldr	r3, [r3, #4]
10003ef6:	689b      	ldr	r3, [r3, #8]
10003ef8:	4798      	blx	r3
      }
    }
  }
}
10003efa:	46bd      	mov	sp, r7
10003efc:	b004      	add	sp, #16
10003efe:	bd80      	pop	{r7, pc}

10003f00 <UART_lReceiveHandler>:
 * param[in]  handle UART APP handle pointer of type UART_t*
 *
 * return void
 */
void UART_lReceiveHandler(const UART_t * const handle)
{
10003f00:	b590      	push	{r4, r7, lr}
10003f02:	b085      	sub	sp, #20
10003f04:	af00      	add	r7, sp, #0
10003f06:	6078      	str	r0, [r7, #4]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
10003f08:	687b      	ldr	r3, [r7, #4]
10003f0a:	689b      	ldr	r3, [r3, #8]
10003f0c:	60fb      	str	r3, [r7, #12]

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
10003f0e:	687b      	ldr	r3, [r7, #4]
10003f10:	685b      	ldr	r3, [r3, #4]
10003f12:	222c      	movs	r2, #44	; 0x2c
10003f14:	5c9b      	ldrb	r3, [r3, r2]
10003f16:	2b00      	cmp	r3, #0
10003f18:	d051      	beq.n	10003fbe <UART_lReceiveHandler+0xbe>
  {
    /*When Receive FIFO is enabled*/
    while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
10003f1a:	e033      	b.n	10003f84 <UART_lReceiveHandler+0x84>
    {
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
10003f1c:	68fb      	ldr	r3, [r7, #12]
10003f1e:	695a      	ldr	r2, [r3, #20]
10003f20:	68fb      	ldr	r3, [r7, #12]
10003f22:	691b      	ldr	r3, [r3, #16]
10003f24:	429a      	cmp	r2, r3
10003f26:	d211      	bcs.n	10003f4c <UART_lReceiveHandler+0x4c>
      {
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
10003f28:	68fb      	ldr	r3, [r7, #12]
10003f2a:	685a      	ldr	r2, [r3, #4]
10003f2c:	68fb      	ldr	r3, [r7, #12]
10003f2e:	695b      	ldr	r3, [r3, #20]
10003f30:	18d4      	adds	r4, r2, r3
10003f32:	687b      	ldr	r3, [r7, #4]
10003f34:	681b      	ldr	r3, [r3, #0]
10003f36:	1c18      	adds	r0, r3, #0
10003f38:	f7ff f84e 	bl	10002fd8 <XMC_UART_CH_GetReceivedData>
10003f3c:	1c03      	adds	r3, r0, #0
10003f3e:	b2db      	uxtb	r3, r3
10003f40:	7023      	strb	r3, [r4, #0]
        (ptr_runtime->rx_data_index)++;
10003f42:	68fb      	ldr	r3, [r7, #12]
10003f44:	695b      	ldr	r3, [r3, #20]
10003f46:	1c5a      	adds	r2, r3, #1
10003f48:	68fb      	ldr	r3, [r7, #12]
10003f4a:	615a      	str	r2, [r3, #20]
      }

      if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
10003f4c:	68fb      	ldr	r3, [r7, #12]
10003f4e:	695a      	ldr	r2, [r3, #20]
10003f50:	68fb      	ldr	r3, [r7, #12]
10003f52:	691b      	ldr	r3, [r3, #16]
10003f54:	429a      	cmp	r2, r3
10003f56:	d115      	bne.n	10003f84 <UART_lReceiveHandler+0x84>
      {
        /*Reception complete*/
        ptr_runtime->rx_busy = false;
10003f58:	68fb      	ldr	r3, [r7, #12]
10003f5a:	2200      	movs	r2, #0
10003f5c:	765a      	strb	r2, [r3, #25]
        /*Disable both standard receive and alternative receive FIFO events*/
        XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,
10003f5e:	687b      	ldr	r3, [r7, #4]
10003f60:	681a      	ldr	r2, [r3, #0]
10003f62:	23c0      	movs	r3, #192	; 0xc0
10003f64:	05db      	lsls	r3, r3, #23
10003f66:	1c10      	adds	r0, r2, #0
10003f68:	1c19      	adds	r1, r3, #0
10003f6a:	f7ff fddd 	bl	10003b28 <XMC_USIC_CH_RXFIFO_DisableEvent>
            (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
        if (handle->config->rx_cbhandler != NULL)
10003f6e:	687b      	ldr	r3, [r7, #4]
10003f70:	685b      	ldr	r3, [r3, #4]
10003f72:	68db      	ldr	r3, [r3, #12]
10003f74:	2b00      	cmp	r3, #0
10003f76:	d004      	beq.n	10003f82 <UART_lReceiveHandler+0x82>
        {
          /*Execute the 'End of reception' callback function*/
          handle->config->rx_cbhandler();
10003f78:	687b      	ldr	r3, [r7, #4]
10003f7a:	685b      	ldr	r3, [r3, #4]
10003f7c:	68db      	ldr	r3, [r3, #12]
10003f7e:	4798      	blx	r3
        }
        break;
10003f80:	e00c      	b.n	10003f9c <UART_lReceiveHandler+0x9c>
10003f82:	e00b      	b.n	10003f9c <UART_lReceiveHandler+0x9c>
  UART_RUNTIME_t * ptr_runtime = handle->runtime;

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
  {
    /*When Receive FIFO is enabled*/
    while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
10003f84:	687b      	ldr	r3, [r7, #4]
10003f86:	681b      	ldr	r3, [r3, #0]
10003f88:	1c18      	adds	r0, r3, #0
10003f8a:	f7ff fdef 	bl	10003b6c <XMC_USIC_CH_RXFIFO_IsEmpty>
10003f8e:	1c03      	adds	r3, r0, #0
10003f90:	1c1a      	adds	r2, r3, #0
10003f92:	2301      	movs	r3, #1
10003f94:	4053      	eors	r3, r2
10003f96:	b2db      	uxtb	r3, r3
10003f98:	2b00      	cmp	r3, #0
10003f9a:	d1bf      	bne.n	10003f1c <UART_lReceiveHandler+0x1c>
        }
        break;
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
10003f9c:	68fb      	ldr	r3, [r7, #12]
10003f9e:	695a      	ldr	r2, [r3, #20]
10003fa0:	68fb      	ldr	r3, [r7, #12]
10003fa2:	691b      	ldr	r3, [r3, #16]
10003fa4:	429a      	cmp	r2, r3
10003fa6:	d23c      	bcs.n	10004022 <UART_lReceiveHandler+0x122>
    {
      UART_lReconfigureRxFIFO(handle,
          (uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));
10003fa8:	68fb      	ldr	r3, [r7, #12]
10003faa:	691a      	ldr	r2, [r3, #16]
10003fac:	68fb      	ldr	r3, [r7, #12]
10003fae:	695b      	ldr	r3, [r3, #20]
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
    {
      UART_lReconfigureRxFIFO(handle,
10003fb0:	1ad3      	subs	r3, r2, r3
10003fb2:	687a      	ldr	r2, [r7, #4]
10003fb4:	1c10      	adds	r0, r2, #0
10003fb6:	1c19      	adds	r1, r3, #0
10003fb8:	f000 f836 	bl	10004028 <UART_lReconfigureRxFIFO>
10003fbc:	e031      	b.n	10004022 <UART_lReceiveHandler+0x122>
    }
  }
  else
  {
    /*When RxFIFO is disabled*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
10003fbe:	68fb      	ldr	r3, [r7, #12]
10003fc0:	695a      	ldr	r2, [r3, #20]
10003fc2:	68fb      	ldr	r3, [r7, #12]
10003fc4:	691b      	ldr	r3, [r3, #16]
10003fc6:	429a      	cmp	r2, r3
10003fc8:	d211      	bcs.n	10003fee <UART_lReceiveHandler+0xee>
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
10003fca:	68fb      	ldr	r3, [r7, #12]
10003fcc:	685a      	ldr	r2, [r3, #4]
10003fce:	68fb      	ldr	r3, [r7, #12]
10003fd0:	695b      	ldr	r3, [r3, #20]
10003fd2:	18d4      	adds	r4, r2, r3
10003fd4:	687b      	ldr	r3, [r7, #4]
10003fd6:	681b      	ldr	r3, [r3, #0]
10003fd8:	1c18      	adds	r0, r3, #0
10003fda:	f7fe fffd 	bl	10002fd8 <XMC_UART_CH_GetReceivedData>
10003fde:	1c03      	adds	r3, r0, #0
10003fe0:	b2db      	uxtb	r3, r3
10003fe2:	7023      	strb	r3, [r4, #0]
      (ptr_runtime->rx_data_index)++;
10003fe4:	68fb      	ldr	r3, [r7, #12]
10003fe6:	695b      	ldr	r3, [r3, #20]
10003fe8:	1c5a      	adds	r2, r3, #1
10003fea:	68fb      	ldr	r3, [r7, #12]
10003fec:	615a      	str	r2, [r3, #20]
    }

    if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
10003fee:	68fb      	ldr	r3, [r7, #12]
10003ff0:	695a      	ldr	r2, [r3, #20]
10003ff2:	68fb      	ldr	r3, [r7, #12]
10003ff4:	691b      	ldr	r3, [r3, #16]
10003ff6:	429a      	cmp	r2, r3
10003ff8:	d113      	bne.n	10004022 <UART_lReceiveHandler+0x122>
    {
      /*Reception complete*/
      ptr_runtime->rx_busy = false;
10003ffa:	68fb      	ldr	r3, [r7, #12]
10003ffc:	2200      	movs	r2, #0
10003ffe:	765a      	strb	r2, [r3, #25]
      /*Disable both standard receive and alternative receive FIFO events*/
      XMC_USIC_CH_DisableEvent(handle->channel,
10004000:	687b      	ldr	r3, [r7, #4]
10004002:	681a      	ldr	r2, [r3, #0]
10004004:	23c0      	movs	r3, #192	; 0xc0
10004006:	021b      	lsls	r3, r3, #8
10004008:	1c10      	adds	r0, r2, #0
1000400a:	1c19      	adds	r1, r3, #0
1000400c:	f7ff fcf2 	bl	100039f4 <XMC_USIC_CH_DisableEvent>
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));

      if (handle->config->rx_cbhandler != NULL)
10004010:	687b      	ldr	r3, [r7, #4]
10004012:	685b      	ldr	r3, [r3, #4]
10004014:	68db      	ldr	r3, [r3, #12]
10004016:	2b00      	cmp	r3, #0
10004018:	d003      	beq.n	10004022 <UART_lReceiveHandler+0x122>
      {
        /*Execute the 'End of reception' callback function*/
        handle->config->rx_cbhandler();
1000401a:	687b      	ldr	r3, [r7, #4]
1000401c:	685b      	ldr	r3, [r3, #4]
1000401e:	68db      	ldr	r3, [r3, #12]
10004020:	4798      	blx	r3
      }
    }
  }
}
10004022:	46bd      	mov	sp, r7
10004024:	b005      	add	sp, #20
10004026:	bd90      	pop	{r4, r7, pc}

10004028 <UART_lReconfigureRxFIFO>:
 * param[in] uint8_t  number of bytes to be received.
 *
 * return void.
 */
static void UART_lReconfigureRxFIFO(const UART_t * const handle, uint32_t data_size)
{
10004028:	b580      	push	{r7, lr}
1000402a:	b084      	sub	sp, #16
1000402c:	af00      	add	r7, sp, #0
1000402e:	6078      	str	r0, [r7, #4]
10004030:	6039      	str	r1, [r7, #0]
  uint32_t fifo_size;
  uint32_t ret_limit_val = 0U;
10004032:	2300      	movs	r3, #0
10004034:	60fb      	str	r3, [r7, #12]

  /*Get FIFO size in bytes*/
  fifo_size = (uint32_t)(0x01UL << (uint8_t)(handle->config->rx_fifo_size));
10004036:	687b      	ldr	r3, [r7, #4]
10004038:	685b      	ldr	r3, [r3, #4]
1000403a:	222c      	movs	r2, #44	; 0x2c
1000403c:	5c9b      	ldrb	r3, [r3, r2]
1000403e:	1c1a      	adds	r2, r3, #0
10004040:	2301      	movs	r3, #1
10004042:	4093      	lsls	r3, r2
10004044:	60bb      	str	r3, [r7, #8]
  /*If data size is more than FIFO size, configure the limit to the FIFO size*/
  if (data_size < fifo_size)
10004046:	683a      	ldr	r2, [r7, #0]
10004048:	68bb      	ldr	r3, [r7, #8]
1000404a:	429a      	cmp	r2, r3
1000404c:	d203      	bcs.n	10004056 <UART_lReconfigureRxFIFO+0x2e>
  {
    ret_limit_val = (uint32_t)(data_size - 1U);
1000404e:	683b      	ldr	r3, [r7, #0]
10004050:	3b01      	subs	r3, #1
10004052:	60fb      	str	r3, [r7, #12]
10004054:	e002      	b.n	1000405c <UART_lReconfigureRxFIFO+0x34>
  }
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
10004056:	68bb      	ldr	r3, [r7, #8]
10004058:	3b01      	subs	r3, #1
1000405a:	60fb      	str	r3, [r7, #12]
  }
  /*Set the limit value*/
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel,
1000405c:	687b      	ldr	r3, [r7, #4]
1000405e:	6819      	ldr	r1, [r3, #0]
        handle->config->rx_fifo_size, ret_limit_val);
10004060:	687b      	ldr	r3, [r7, #4]
10004062:	685b      	ldr	r3, [r3, #4]
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
  }
  /*Set the limit value*/
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel,
10004064:	222c      	movs	r2, #44	; 0x2c
10004066:	5c9a      	ldrb	r2, [r3, r2]
10004068:	68fb      	ldr	r3, [r7, #12]
1000406a:	1c08      	adds	r0, r1, #0
1000406c:	1c11      	adds	r1, r2, #0
1000406e:	1c1a      	adds	r2, r3, #0
10004070:	f7ff f8d0 	bl	10003214 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>
        handle->config->rx_fifo_size, ret_limit_val);
}
10004074:	46bd      	mov	sp, r7
10004076:	b004      	add	sp, #16
10004078:	bd80      	pop	{r7, pc}
1000407a:	46c0      	nop			; (mov r8, r8)

1000407c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
1000407c:	b580      	push	{r7, lr}
1000407e:	b082      	sub	sp, #8
10004080:	af00      	add	r7, sp, #0
10004082:	1c02      	adds	r2, r0, #0
10004084:	1dfb      	adds	r3, r7, #7
10004086:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
10004088:	4b06      	ldr	r3, [pc, #24]	; (100040a4 <NVIC_EnableIRQ+0x28>)
1000408a:	1dfa      	adds	r2, r7, #7
1000408c:	7812      	ldrb	r2, [r2, #0]
1000408e:	1c11      	adds	r1, r2, #0
10004090:	221f      	movs	r2, #31
10004092:	400a      	ands	r2, r1
10004094:	2101      	movs	r1, #1
10004096:	4091      	lsls	r1, r2
10004098:	1c0a      	adds	r2, r1, #0
1000409a:	601a      	str	r2, [r3, #0]
}
1000409c:	46bd      	mov	sp, r7
1000409e:	b002      	add	sp, #8
100040a0:	bd80      	pop	{r7, pc}
100040a2:	46c0      	nop			; (mov r8, r8)
100040a4:	e000e100 	.word	0xe000e100

100040a8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100040a8:	b5b0      	push	{r4, r5, r7, lr}
100040aa:	b082      	sub	sp, #8
100040ac:	af00      	add	r7, sp, #0
100040ae:	1c02      	adds	r2, r0, #0
100040b0:	6039      	str	r1, [r7, #0]
100040b2:	1dfb      	adds	r3, r7, #7
100040b4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
100040b6:	1dfb      	adds	r3, r7, #7
100040b8:	781b      	ldrb	r3, [r3, #0]
100040ba:	2b7f      	cmp	r3, #127	; 0x7f
100040bc:	d92f      	bls.n	1000411e <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100040be:	4c2d      	ldr	r4, [pc, #180]	; (10004174 <NVIC_SetPriority+0xcc>)
100040c0:	1dfb      	adds	r3, r7, #7
100040c2:	781b      	ldrb	r3, [r3, #0]
100040c4:	1c1a      	adds	r2, r3, #0
100040c6:	230f      	movs	r3, #15
100040c8:	4013      	ands	r3, r2
100040ca:	3b08      	subs	r3, #8
100040cc:	0899      	lsrs	r1, r3, #2
100040ce:	4a29      	ldr	r2, [pc, #164]	; (10004174 <NVIC_SetPriority+0xcc>)
100040d0:	1dfb      	adds	r3, r7, #7
100040d2:	781b      	ldrb	r3, [r3, #0]
100040d4:	1c18      	adds	r0, r3, #0
100040d6:	230f      	movs	r3, #15
100040d8:	4003      	ands	r3, r0
100040da:	3b08      	subs	r3, #8
100040dc:	089b      	lsrs	r3, r3, #2
100040de:	3306      	adds	r3, #6
100040e0:	009b      	lsls	r3, r3, #2
100040e2:	18d3      	adds	r3, r2, r3
100040e4:	685b      	ldr	r3, [r3, #4]
100040e6:	1dfa      	adds	r2, r7, #7
100040e8:	7812      	ldrb	r2, [r2, #0]
100040ea:	1c10      	adds	r0, r2, #0
100040ec:	2203      	movs	r2, #3
100040ee:	4002      	ands	r2, r0
100040f0:	00d2      	lsls	r2, r2, #3
100040f2:	1c10      	adds	r0, r2, #0
100040f4:	22ff      	movs	r2, #255	; 0xff
100040f6:	4082      	lsls	r2, r0
100040f8:	43d2      	mvns	r2, r2
100040fa:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100040fc:	683b      	ldr	r3, [r7, #0]
100040fe:	019b      	lsls	r3, r3, #6
10004100:	20ff      	movs	r0, #255	; 0xff
10004102:	4003      	ands	r3, r0
10004104:	1df8      	adds	r0, r7, #7
10004106:	7800      	ldrb	r0, [r0, #0]
10004108:	1c05      	adds	r5, r0, #0
1000410a:	2003      	movs	r0, #3
1000410c:	4028      	ands	r0, r5
1000410e:	00c0      	lsls	r0, r0, #3
10004110:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004112:	431a      	orrs	r2, r3
10004114:	1d8b      	adds	r3, r1, #6
10004116:	009b      	lsls	r3, r3, #2
10004118:	18e3      	adds	r3, r4, r3
1000411a:	605a      	str	r2, [r3, #4]
1000411c:	e026      	b.n	1000416c <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000411e:	4c16      	ldr	r4, [pc, #88]	; (10004178 <NVIC_SetPriority+0xd0>)
10004120:	1dfb      	adds	r3, r7, #7
10004122:	781b      	ldrb	r3, [r3, #0]
10004124:	b25b      	sxtb	r3, r3
10004126:	089b      	lsrs	r3, r3, #2
10004128:	4913      	ldr	r1, [pc, #76]	; (10004178 <NVIC_SetPriority+0xd0>)
1000412a:	1dfa      	adds	r2, r7, #7
1000412c:	7812      	ldrb	r2, [r2, #0]
1000412e:	b252      	sxtb	r2, r2
10004130:	0892      	lsrs	r2, r2, #2
10004132:	32c0      	adds	r2, #192	; 0xc0
10004134:	0092      	lsls	r2, r2, #2
10004136:	5852      	ldr	r2, [r2, r1]
10004138:	1df9      	adds	r1, r7, #7
1000413a:	7809      	ldrb	r1, [r1, #0]
1000413c:	1c08      	adds	r0, r1, #0
1000413e:	2103      	movs	r1, #3
10004140:	4001      	ands	r1, r0
10004142:	00c9      	lsls	r1, r1, #3
10004144:	1c08      	adds	r0, r1, #0
10004146:	21ff      	movs	r1, #255	; 0xff
10004148:	4081      	lsls	r1, r0
1000414a:	43c9      	mvns	r1, r1
1000414c:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1000414e:	683a      	ldr	r2, [r7, #0]
10004150:	0192      	lsls	r2, r2, #6
10004152:	20ff      	movs	r0, #255	; 0xff
10004154:	4002      	ands	r2, r0
10004156:	1df8      	adds	r0, r7, #7
10004158:	7800      	ldrb	r0, [r0, #0]
1000415a:	1c05      	adds	r5, r0, #0
1000415c:	2003      	movs	r0, #3
1000415e:	4028      	ands	r0, r5
10004160:	00c0      	lsls	r0, r0, #3
10004162:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004164:	430a      	orrs	r2, r1
10004166:	33c0      	adds	r3, #192	; 0xc0
10004168:	009b      	lsls	r3, r3, #2
1000416a:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
1000416c:	46bd      	mov	sp, r7
1000416e:	b002      	add	sp, #8
10004170:	bdb0      	pop	{r4, r5, r7, pc}
10004172:	46c0      	nop			; (mov r8, r8)
10004174:	e000ed00 	.word	0xe000ed00
10004178:	e000e100 	.word	0xe000e100

1000417c <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
1000417c:	b580      	push	{r7, lr}
1000417e:	b082      	sub	sp, #8
10004180:	af00      	add	r7, sp, #0
10004182:	6078      	str	r0, [r7, #4]
10004184:	1c08      	adds	r0, r1, #0
10004186:	1c11      	adds	r1, r2, #0
10004188:	1cfb      	adds	r3, r7, #3
1000418a:	1c02      	adds	r2, r0, #0
1000418c:	701a      	strb	r2, [r3, #0]
1000418e:	1cbb      	adds	r3, r7, #2
10004190:	1c0a      	adds	r2, r1, #0
10004192:	701a      	strb	r2, [r3, #0]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
10004194:	1cfb      	adds	r3, r7, #3
10004196:	7818      	ldrb	r0, [r3, #0]
10004198:	1cfb      	adds	r3, r7, #3
1000419a:	781b      	ldrb	r3, [r3, #0]
1000419c:	687a      	ldr	r2, [r7, #4]
1000419e:	3306      	adds	r3, #6
100041a0:	009b      	lsls	r3, r3, #2
100041a2:	18d3      	adds	r3, r2, r3
100041a4:	685b      	ldr	r3, [r3, #4]
100041a6:	2207      	movs	r2, #7
100041a8:	4393      	bics	r3, r2
100041aa:	1c1a      	adds	r2, r3, #0
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
100041ac:	1cbb      	adds	r3, r7, #2
100041ae:	781b      	ldrb	r3, [r3, #0]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
100041b0:	431a      	orrs	r2, r3
100041b2:	6879      	ldr	r1, [r7, #4]
100041b4:	1d83      	adds	r3, r0, #6
100041b6:	009b      	lsls	r3, r3, #2
100041b8:	18cb      	adds	r3, r1, r3
100041ba:	605a      	str	r2, [r3, #4]
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
100041bc:	46bd      	mov	sp, r7
100041be:	b002      	add	sp, #8
100041c0:	bd80      	pop	{r7, pc}
100041c2:	46c0      	nop			; (mov r8, r8)

100041c4 <XMC_UART_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)
{
100041c4:	b580      	push	{r7, lr}
100041c6:	b082      	sub	sp, #8
100041c8:	af00      	add	r7, sp, #0
100041ca:	6078      	str	r0, [r7, #4]
  channel->CCR = (uint32_t)(((channel->CCR) & (~USIC_CH_CCR_MODE_Msk)) | (uint32_t)XMC_USIC_CH_OPERATING_MODE_UART);
100041cc:	687b      	ldr	r3, [r7, #4]
100041ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
100041d0:	220f      	movs	r2, #15
100041d2:	4393      	bics	r3, r2
100041d4:	2202      	movs	r2, #2
100041d6:	431a      	orrs	r2, r3
100041d8:	687b      	ldr	r3, [r7, #4]
100041da:	641a      	str	r2, [r3, #64]	; 0x40
}
100041dc:	46bd      	mov	sp, r7
100041de:	b002      	add	sp, #8
100041e0:	bd80      	pop	{r7, pc}
100041e2:	46c0      	nop			; (mov r8, r8)

100041e4 <UART_0_init>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
/*Channel initialization function*/
UART_STATUS_t UART_0_init()
{
100041e4:	b580      	push	{r7, lr}
100041e6:	b082      	sub	sp, #8
100041e8:	af00      	add	r7, sp, #0
  UART_STATUS_t status = UART_STATUS_SUCCESS;
100041ea:	1dfb      	adds	r3, r7, #7
100041ec:	2200      	movs	r2, #0
100041ee:	701a      	strb	r2, [r3, #0]
  /*Configure Receive pin*/
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, 1U, &UART_0_rx_pin_config);
100041f0:	4a37      	ldr	r2, [pc, #220]	; (100042d0 <UART_0_init+0xec>)
100041f2:	4b38      	ldr	r3, [pc, #224]	; (100042d4 <UART_0_init+0xf0>)
100041f4:	1c10      	adds	r0, r2, #0
100041f6:	2101      	movs	r1, #1
100041f8:	1c1a      	adds	r2, r3, #0
100041fa:	f7fe fadb 	bl	100027b4 <XMC_GPIO_Init>
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART0_CH0, &UART_0_channel_config);
100041fe:	2390      	movs	r3, #144	; 0x90
10004200:	05da      	lsls	r2, r3, #23
10004202:	4b35      	ldr	r3, [pc, #212]	; (100042d8 <UART_0_init+0xf4>)
10004204:	1c10      	adds	r0, r2, #0
10004206:	1c19      	adds	r1, r3, #0
10004208:	f7fe fe60 	bl	10002ecc <XMC_UART_CH_Init>
  /*Set input source path*/
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX0, 5U);
1000420c:	2390      	movs	r3, #144	; 0x90
1000420e:	05db      	lsls	r3, r3, #23
10004210:	1c18      	adds	r0, r3, #0
10004212:	2100      	movs	r1, #0
10004214:	2205      	movs	r2, #5
10004216:	f7ff ffb1 	bl	1000417c <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX3, 0U);
1000421a:	2390      	movs	r3, #144	; 0x90
1000421c:	05db      	lsls	r3, r3, #23
1000421e:	1c18      	adds	r0, r3, #0
10004220:	2103      	movs	r1, #3
10004222:	2200      	movs	r2, #0
10004224:	f7ff ffaa 	bl	1000417c <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH0, XMC_USIC_CH_INPUT_DX5, 0U);
10004228:	2390      	movs	r3, #144	; 0x90
1000422a:	05db      	lsls	r3, r3, #23
1000422c:	1c18      	adds	r0, r3, #0
1000422e:	2105      	movs	r1, #5
10004230:	2200      	movs	r2, #0
10004232:	f7ff ffa3 	bl	1000417c <XMC_USIC_CH_SetInputSource>
  /*Configure transmit FIFO*/
  XMC_USIC_CH_TXFIFO_Configure(XMC_UART0_CH0,
10004236:	2390      	movs	r3, #144	; 0x90
10004238:	05db      	lsls	r3, r3, #23
1000423a:	1c18      	adds	r0, r3, #0
1000423c:	2130      	movs	r1, #48	; 0x30
1000423e:	2204      	movs	r2, #4
10004240:	2301      	movs	r3, #1
10004242:	f7fe ff87 	bl	10003154 <XMC_USIC_CH_TXFIFO_Configure>
        48U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        1U);
  /*Configure receive FIFO*/
  XMC_USIC_CH_RXFIFO_Configure(XMC_UART0_CH0,
10004246:	2390      	movs	r3, #144	; 0x90
10004248:	05db      	lsls	r3, r3, #23
1000424a:	1c18      	adds	r0, r3, #0
1000424c:	2120      	movs	r1, #32
1000424e:	2204      	movs	r2, #4
10004250:	2300      	movs	r3, #0
10004252:	f7fe ffad 	bl	100031b0 <XMC_USIC_CH_RXFIFO_Configure>
        32U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        0U);
  /* Start UART */
  XMC_UART_CH_Start(XMC_UART0_CH0);
10004256:	2390      	movs	r3, #144	; 0x90
10004258:	05db      	lsls	r3, r3, #23
1000425a:	1c18      	adds	r0, r3, #0
1000425c:	f7ff ffb2 	bl	100041c4 <XMC_UART_CH_Start>

  /* Initialize UART TX pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT1_BASE, 1U, &UART_0_tx_pin_config);
10004260:	4a1e      	ldr	r2, [pc, #120]	; (100042dc <UART_0_init+0xf8>)
10004262:	4b1f      	ldr	r3, [pc, #124]	; (100042e0 <UART_0_init+0xfc>)
10004264:	1c10      	adds	r0, r2, #0
10004266:	2101      	movs	r1, #1
10004268:	1c1a      	adds	r2, r3, #0
1000426a:	f7fe faa3 	bl	100027b4 <XMC_GPIO_Init>

  /*Set service request for UART protocol events*/
  XMC_USIC_CH_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
1000426e:	2390      	movs	r3, #144	; 0x90
10004270:	05db      	lsls	r3, r3, #23
10004272:	1c18      	adds	r0, r3, #0
10004274:	2110      	movs	r1, #16
10004276:	2200      	movs	r2, #0
10004278:	f7fe fffa 	bl	10003270 <XMC_USIC_CH_SetInterruptNodePointer>
     0U);
  /*Set service request for tx FIFO transmit interrupt*/
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1000427c:	2390      	movs	r3, #144	; 0x90
1000427e:	05db      	lsls	r3, r3, #23
10004280:	1c18      	adds	r0, r3, #0
10004282:	2110      	movs	r1, #16
10004284:	2203      	movs	r2, #3
10004286:	f7ff f813 	bl	100032b0 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
      3U);
  /*Set service request for rx FIFO receive interrupt*/
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1000428a:	2390      	movs	r3, #144	; 0x90
1000428c:	05db      	lsls	r3, r3, #23
1000428e:	1c18      	adds	r0, r3, #0
10004290:	2110      	movs	r1, #16
10004292:	2201      	movs	r2, #1
10004294:	f7ff f830 	bl	100032f8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x1U);
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
10004298:	2390      	movs	r3, #144	; 0x90
1000429a:	05db      	lsls	r3, r3, #23
1000429c:	1c18      	adds	r0, r3, #0
1000429e:	2113      	movs	r1, #19
100042a0:	2201      	movs	r2, #1
100042a2:	f7ff f829 	bl	100032f8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x1U);
  /*Set priority and enable NVIC node for transmit interrupt*/
  NVIC_SetPriority((IRQn_Type)12, 3U);
100042a6:	200c      	movs	r0, #12
100042a8:	2103      	movs	r1, #3
100042aa:	f7ff fefd 	bl	100040a8 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)12);
100042ae:	200c      	movs	r0, #12
100042b0:	f7ff fee4 	bl	1000407c <NVIC_EnableIRQ>
  /*Set priority and enable NVIC node for receive interrupt*/
  NVIC_SetPriority((IRQn_Type)10, 3U);
100042b4:	200a      	movs	r0, #10
100042b6:	2103      	movs	r1, #3
100042b8:	f7ff fef6 	bl	100040a8 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)10);
100042bc:	200a      	movs	r0, #10
100042be:	f7ff fedd 	bl	1000407c <NVIC_EnableIRQ>
  return status;
100042c2:	1dfb      	adds	r3, r7, #7
100042c4:	781b      	ldrb	r3, [r3, #0]
}
100042c6:	1c18      	adds	r0, r3, #0
100042c8:	46bd      	mov	sp, r7
100042ca:	b002      	add	sp, #8
100042cc:	bd80      	pop	{r7, pc}
100042ce:	46c0      	nop			; (mov r8, r8)
100042d0:	40040200 	.word	0x40040200
100042d4:	1000954c 	.word	0x1000954c
100042d8:	100094fc 	.word	0x100094fc
100042dc:	40040100 	.word	0x40040100
100042e0:	10009508 	.word	0x10009508

100042e4 <USIC0_3_IRQHandler>:
/*Interrupt handlers*/
/*Transmit ISR*/
void UART_0_TX_HANDLER()
{
100042e4:	b580      	push	{r7, lr}
100042e6:	af00      	add	r7, sp, #0
  UART_lTransmitHandler(&UART_0);
100042e8:	4b02      	ldr	r3, [pc, #8]	; (100042f4 <USIC0_3_IRQHandler+0x10>)
100042ea:	1c18      	adds	r0, r3, #0
100042ec:	f7ff fd80 	bl	10003df0 <UART_lTransmitHandler>
}
100042f0:	46bd      	mov	sp, r7
100042f2:	bd80      	pop	{r7, pc}
100042f4:	20000554 	.word	0x20000554

100042f8 <USIC0_1_IRQHandler>:

/*Receive ISR*/
void UART_0_RX_HANDLER()
{
100042f8:	b580      	push	{r7, lr}
100042fa:	af00      	add	r7, sp, #0
  UART_lReceiveHandler(&UART_0);
100042fc:	4b02      	ldr	r3, [pc, #8]	; (10004308 <USIC0_1_IRQHandler+0x10>)
100042fe:	1c18      	adds	r0, r3, #0
10004300:	f7ff fdfe 	bl	10003f00 <UART_lReceiveHandler>
}
10004304:	46bd      	mov	sp, r7
10004306:	bd80      	pop	{r7, pc}
10004308:	20000554 	.word	0x20000554

1000430c <UART_1_init>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
/*Channel initialization function*/
UART_STATUS_t UART_1_init()
{
1000430c:	b580      	push	{r7, lr}
1000430e:	b082      	sub	sp, #8
10004310:	af00      	add	r7, sp, #0
  UART_STATUS_t status = UART_STATUS_SUCCESS;
10004312:	1dfb      	adds	r3, r7, #7
10004314:	2200      	movs	r2, #0
10004316:	701a      	strb	r2, [r3, #0]
  /*Configure Receive pin*/
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, 7U, &UART_1_rx_pin_config);
10004318:	4a31      	ldr	r2, [pc, #196]	; (100043e0 <UART_1_init+0xd4>)
1000431a:	4b32      	ldr	r3, [pc, #200]	; (100043e4 <UART_1_init+0xd8>)
1000431c:	1c10      	adds	r0, r2, #0
1000431e:	2107      	movs	r1, #7
10004320:	1c1a      	adds	r2, r3, #0
10004322:	f7fe fa47 	bl	100027b4 <XMC_GPIO_Init>
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART0_CH1, &UART_1_channel_config);
10004326:	4a30      	ldr	r2, [pc, #192]	; (100043e8 <UART_1_init+0xdc>)
10004328:	4b30      	ldr	r3, [pc, #192]	; (100043ec <UART_1_init+0xe0>)
1000432a:	1c10      	adds	r0, r2, #0
1000432c:	1c19      	adds	r1, r3, #0
1000432e:	f7fe fdcd 	bl	10002ecc <XMC_UART_CH_Init>
  /*Set input source path*/
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX0, 3U);
10004332:	4b2d      	ldr	r3, [pc, #180]	; (100043e8 <UART_1_init+0xdc>)
10004334:	1c18      	adds	r0, r3, #0
10004336:	2100      	movs	r1, #0
10004338:	2203      	movs	r2, #3
1000433a:	f7ff ff1f 	bl	1000417c <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX3, 0U);
1000433e:	4b2a      	ldr	r3, [pc, #168]	; (100043e8 <UART_1_init+0xdc>)
10004340:	1c18      	adds	r0, r3, #0
10004342:	2103      	movs	r1, #3
10004344:	2200      	movs	r2, #0
10004346:	f7ff ff19 	bl	1000417c <XMC_USIC_CH_SetInputSource>
  XMC_USIC_CH_SetInputSource(XMC_UART0_CH1, XMC_USIC_CH_INPUT_DX5, 0U);
1000434a:	4b27      	ldr	r3, [pc, #156]	; (100043e8 <UART_1_init+0xdc>)
1000434c:	1c18      	adds	r0, r3, #0
1000434e:	2105      	movs	r1, #5
10004350:	2200      	movs	r2, #0
10004352:	f7ff ff13 	bl	1000417c <XMC_USIC_CH_SetInputSource>
  /*Configure transmit FIFO*/
  XMC_USIC_CH_TXFIFO_Configure(XMC_UART0_CH1,
10004356:	4b24      	ldr	r3, [pc, #144]	; (100043e8 <UART_1_init+0xdc>)
10004358:	1c18      	adds	r0, r3, #0
1000435a:	2110      	movs	r1, #16
1000435c:	2204      	movs	r2, #4
1000435e:	2301      	movs	r3, #1
10004360:	f7fe fef8 	bl	10003154 <XMC_USIC_CH_TXFIFO_Configure>
        16U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        1U);
  /*Configure receive FIFO*/
  XMC_USIC_CH_RXFIFO_Configure(XMC_UART0_CH1,
10004364:	4b20      	ldr	r3, [pc, #128]	; (100043e8 <UART_1_init+0xdc>)
10004366:	1c18      	adds	r0, r3, #0
10004368:	2100      	movs	r1, #0
1000436a:	2204      	movs	r2, #4
1000436c:	2300      	movs	r3, #0
1000436e:	f7fe ff1f 	bl	100031b0 <XMC_USIC_CH_RXFIFO_Configure>
        0U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        0U);
  /* Start UART */
  XMC_UART_CH_Start(XMC_UART0_CH1);
10004372:	4b1d      	ldr	r3, [pc, #116]	; (100043e8 <UART_1_init+0xdc>)
10004374:	1c18      	adds	r0, r3, #0
10004376:	f7ff ff25 	bl	100041c4 <XMC_UART_CH_Start>

  /* Initialize UART TX pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, 6U, &UART_1_tx_pin_config);
1000437a:	4a19      	ldr	r2, [pc, #100]	; (100043e0 <UART_1_init+0xd4>)
1000437c:	4b1c      	ldr	r3, [pc, #112]	; (100043f0 <UART_1_init+0xe4>)
1000437e:	1c10      	adds	r0, r2, #0
10004380:	2106      	movs	r1, #6
10004382:	1c1a      	adds	r2, r3, #0
10004384:	f7fe fa16 	bl	100027b4 <XMC_GPIO_Init>

  /*Set service request for UART protocol events*/
  XMC_USIC_CH_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
10004388:	4b17      	ldr	r3, [pc, #92]	; (100043e8 <UART_1_init+0xdc>)
1000438a:	1c18      	adds	r0, r3, #0
1000438c:	2110      	movs	r1, #16
1000438e:	2200      	movs	r2, #0
10004390:	f7fe ff6e 	bl	10003270 <XMC_USIC_CH_SetInterruptNodePointer>
     0U);
  /*Set service request for tx FIFO transmit interrupt*/
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
10004394:	4b14      	ldr	r3, [pc, #80]	; (100043e8 <UART_1_init+0xdc>)
10004396:	1c18      	adds	r0, r3, #0
10004398:	2110      	movs	r1, #16
1000439a:	2204      	movs	r2, #4
1000439c:	f7fe ff88 	bl	100032b0 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
      4U);
  /*Set service request for rx FIFO receive interrupt*/
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
100043a0:	4b11      	ldr	r3, [pc, #68]	; (100043e8 <UART_1_init+0xdc>)
100043a2:	1c18      	adds	r0, r3, #0
100043a4:	2110      	movs	r1, #16
100043a6:	2202      	movs	r2, #2
100043a8:	f7fe ffa6 	bl	100032f8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x2U);
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART0_CH1, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
100043ac:	4b0e      	ldr	r3, [pc, #56]	; (100043e8 <UART_1_init+0xdc>)
100043ae:	1c18      	adds	r0, r3, #0
100043b0:	2113      	movs	r1, #19
100043b2:	2202      	movs	r2, #2
100043b4:	f7fe ffa0 	bl	100032f8 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x2U);
  /*Set priority and enable NVIC node for transmit interrupt*/
  NVIC_SetPriority((IRQn_Type)13, 3U);
100043b8:	200d      	movs	r0, #13
100043ba:	2103      	movs	r1, #3
100043bc:	f7ff fe74 	bl	100040a8 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)13);
100043c0:	200d      	movs	r0, #13
100043c2:	f7ff fe5b 	bl	1000407c <NVIC_EnableIRQ>
  /*Set priority and enable NVIC node for receive interrupt*/
  NVIC_SetPriority((IRQn_Type)11, 3U);
100043c6:	200b      	movs	r0, #11
100043c8:	2103      	movs	r1, #3
100043ca:	f7ff fe6d 	bl	100040a8 <NVIC_SetPriority>
  NVIC_EnableIRQ((IRQn_Type)11);
100043ce:	200b      	movs	r0, #11
100043d0:	f7ff fe54 	bl	1000407c <NVIC_EnableIRQ>
  return status;
100043d4:	1dfb      	adds	r3, r7, #7
100043d6:	781b      	ldrb	r3, [r3, #0]
}
100043d8:	1c18      	adds	r0, r3, #0
100043da:	46bd      	mov	sp, r7
100043dc:	b002      	add	sp, #8
100043de:	bd80      	pop	{r7, pc}
100043e0:	40040000 	.word	0x40040000
100043e4:	100095a4 	.word	0x100095a4
100043e8:	48000200 	.word	0x48000200
100043ec:	10009554 	.word	0x10009554
100043f0:	10009560 	.word	0x10009560

100043f4 <USIC0_4_IRQHandler>:
/*Interrupt handlers*/
/*Transmit ISR*/
void UART_1_TX_HANDLER()
{
100043f4:	b580      	push	{r7, lr}
100043f6:	af00      	add	r7, sp, #0
  UART_lTransmitHandler(&UART_1);
100043f8:	4b02      	ldr	r3, [pc, #8]	; (10004404 <USIC0_4_IRQHandler+0x10>)
100043fa:	1c18      	adds	r0, r3, #0
100043fc:	f7ff fcf8 	bl	10003df0 <UART_lTransmitHandler>
}
10004400:	46bd      	mov	sp, r7
10004402:	bd80      	pop	{r7, pc}
10004404:	20000560 	.word	0x20000560

10004408 <USIC0_2_IRQHandler>:

/*Receive ISR*/
void UART_1_RX_HANDLER()
{
10004408:	b580      	push	{r7, lr}
1000440a:	af00      	add	r7, sp, #0
  UART_lReceiveHandler(&UART_1);
1000440c:	4b02      	ldr	r3, [pc, #8]	; (10004418 <USIC0_2_IRQHandler+0x10>)
1000440e:	1c18      	adds	r0, r3, #0
10004410:	f7ff fd76 	bl	10003f00 <UART_lReceiveHandler>
}
10004414:	46bd      	mov	sp, r7
10004416:	bd80      	pop	{r7, pc}
10004418:	20000560 	.word	0x20000560

1000441c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
1000441c:	b5b0      	push	{r4, r5, r7, lr}
1000441e:	b082      	sub	sp, #8
10004420:	af00      	add	r7, sp, #0
10004422:	1c02      	adds	r2, r0, #0
10004424:	6039      	str	r1, [r7, #0]
10004426:	1dfb      	adds	r3, r7, #7
10004428:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
1000442a:	1dfb      	adds	r3, r7, #7
1000442c:	781b      	ldrb	r3, [r3, #0]
1000442e:	2b7f      	cmp	r3, #127	; 0x7f
10004430:	d92f      	bls.n	10004492 <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004432:	4c2d      	ldr	r4, [pc, #180]	; (100044e8 <NVIC_SetPriority+0xcc>)
10004434:	1dfb      	adds	r3, r7, #7
10004436:	781b      	ldrb	r3, [r3, #0]
10004438:	1c1a      	adds	r2, r3, #0
1000443a:	230f      	movs	r3, #15
1000443c:	4013      	ands	r3, r2
1000443e:	3b08      	subs	r3, #8
10004440:	0899      	lsrs	r1, r3, #2
10004442:	4a29      	ldr	r2, [pc, #164]	; (100044e8 <NVIC_SetPriority+0xcc>)
10004444:	1dfb      	adds	r3, r7, #7
10004446:	781b      	ldrb	r3, [r3, #0]
10004448:	1c18      	adds	r0, r3, #0
1000444a:	230f      	movs	r3, #15
1000444c:	4003      	ands	r3, r0
1000444e:	3b08      	subs	r3, #8
10004450:	089b      	lsrs	r3, r3, #2
10004452:	3306      	adds	r3, #6
10004454:	009b      	lsls	r3, r3, #2
10004456:	18d3      	adds	r3, r2, r3
10004458:	685b      	ldr	r3, [r3, #4]
1000445a:	1dfa      	adds	r2, r7, #7
1000445c:	7812      	ldrb	r2, [r2, #0]
1000445e:	1c10      	adds	r0, r2, #0
10004460:	2203      	movs	r2, #3
10004462:	4002      	ands	r2, r0
10004464:	00d2      	lsls	r2, r2, #3
10004466:	1c10      	adds	r0, r2, #0
10004468:	22ff      	movs	r2, #255	; 0xff
1000446a:	4082      	lsls	r2, r0
1000446c:	43d2      	mvns	r2, r2
1000446e:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004470:	683b      	ldr	r3, [r7, #0]
10004472:	019b      	lsls	r3, r3, #6
10004474:	20ff      	movs	r0, #255	; 0xff
10004476:	4003      	ands	r3, r0
10004478:	1df8      	adds	r0, r7, #7
1000447a:	7800      	ldrb	r0, [r0, #0]
1000447c:	1c05      	adds	r5, r0, #0
1000447e:	2003      	movs	r0, #3
10004480:	4028      	ands	r0, r5
10004482:	00c0      	lsls	r0, r0, #3
10004484:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004486:	431a      	orrs	r2, r3
10004488:	1d8b      	adds	r3, r1, #6
1000448a:	009b      	lsls	r3, r3, #2
1000448c:	18e3      	adds	r3, r4, r3
1000448e:	605a      	str	r2, [r3, #4]
10004490:	e026      	b.n	100044e0 <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004492:	4c16      	ldr	r4, [pc, #88]	; (100044ec <NVIC_SetPriority+0xd0>)
10004494:	1dfb      	adds	r3, r7, #7
10004496:	781b      	ldrb	r3, [r3, #0]
10004498:	b25b      	sxtb	r3, r3
1000449a:	089b      	lsrs	r3, r3, #2
1000449c:	4913      	ldr	r1, [pc, #76]	; (100044ec <NVIC_SetPriority+0xd0>)
1000449e:	1dfa      	adds	r2, r7, #7
100044a0:	7812      	ldrb	r2, [r2, #0]
100044a2:	b252      	sxtb	r2, r2
100044a4:	0892      	lsrs	r2, r2, #2
100044a6:	32c0      	adds	r2, #192	; 0xc0
100044a8:	0092      	lsls	r2, r2, #2
100044aa:	5852      	ldr	r2, [r2, r1]
100044ac:	1df9      	adds	r1, r7, #7
100044ae:	7809      	ldrb	r1, [r1, #0]
100044b0:	1c08      	adds	r0, r1, #0
100044b2:	2103      	movs	r1, #3
100044b4:	4001      	ands	r1, r0
100044b6:	00c9      	lsls	r1, r1, #3
100044b8:	1c08      	adds	r0, r1, #0
100044ba:	21ff      	movs	r1, #255	; 0xff
100044bc:	4081      	lsls	r1, r0
100044be:	43c9      	mvns	r1, r1
100044c0:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100044c2:	683a      	ldr	r2, [r7, #0]
100044c4:	0192      	lsls	r2, r2, #6
100044c6:	20ff      	movs	r0, #255	; 0xff
100044c8:	4002      	ands	r2, r0
100044ca:	1df8      	adds	r0, r7, #7
100044cc:	7800      	ldrb	r0, [r0, #0]
100044ce:	1c05      	adds	r5, r0, #0
100044d0:	2003      	movs	r0, #3
100044d2:	4028      	ands	r0, r5
100044d4:	00c0      	lsls	r0, r0, #3
100044d6:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100044d8:	430a      	orrs	r2, r1
100044da:	33c0      	adds	r3, #192	; 0xc0
100044dc:	009b      	lsls	r3, r3, #2
100044de:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
100044e0:	46bd      	mov	sp, r7
100044e2:	b002      	add	sp, #8
100044e4:	bdb0      	pop	{r4, r5, r7, pc}
100044e6:	46c0      	nop			; (mov r8, r8)
100044e8:	e000ed00 	.word	0xe000ed00
100044ec:	e000e100 	.word	0xe000e100

100044f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
100044f0:	b580      	push	{r7, lr}
100044f2:	b082      	sub	sp, #8
100044f4:	af00      	add	r7, sp, #0
100044f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
100044f8:	687b      	ldr	r3, [r7, #4]
100044fa:	3b01      	subs	r3, #1
100044fc:	4a0c      	ldr	r2, [pc, #48]	; (10004530 <SysTick_Config+0x40>)
100044fe:	4293      	cmp	r3, r2
10004500:	d901      	bls.n	10004506 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
10004502:	2301      	movs	r3, #1
10004504:	e010      	b.n	10004528 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
10004506:	4b0b      	ldr	r3, [pc, #44]	; (10004534 <SysTick_Config+0x44>)
10004508:	687a      	ldr	r2, [r7, #4]
1000450a:	3a01      	subs	r2, #1
1000450c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
1000450e:	2301      	movs	r3, #1
10004510:	425b      	negs	r3, r3
10004512:	1c18      	adds	r0, r3, #0
10004514:	2103      	movs	r1, #3
10004516:	f7ff ff81 	bl	1000441c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1000451a:	4b06      	ldr	r3, [pc, #24]	; (10004534 <SysTick_Config+0x44>)
1000451c:	2200      	movs	r2, #0
1000451e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
10004520:	4b04      	ldr	r3, [pc, #16]	; (10004534 <SysTick_Config+0x44>)
10004522:	2207      	movs	r2, #7
10004524:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
10004526:	2300      	movs	r3, #0
}
10004528:	1c18      	adds	r0, r3, #0
1000452a:	46bd      	mov	sp, r7
1000452c:	b002      	add	sp, #8
1000452e:	bd80      	pop	{r7, pc}
10004530:	00ffffff 	.word	0x00ffffff
10004534:	e000e010 	.word	0xe000e010

10004538 <SYSTIMER_lInsertTimerList>:
**********************************************************************************************************************/
/*
 * This function is called to insert a timer into the timer list.
 */
static void SYSTIMER_lInsertTimerList(uint32_t tbl_index)
{
10004538:	b590      	push	{r4, r7, lr}
1000453a:	b087      	sub	sp, #28
1000453c:	af00      	add	r7, sp, #0
1000453e:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  int32_t delta_ticks;
  int32_t timer_count;
  bool found_flag = false;
10004540:	230f      	movs	r3, #15
10004542:	18fb      	adds	r3, r7, r3
10004544:	2200      	movs	r2, #0
10004546:	701a      	strb	r2, [r3, #0]
   /* Get timer time */
  timer_count = (int32_t)g_timer_tbl[tbl_index].count;
10004548:	496b      	ldr	r1, [pc, #428]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
1000454a:	687a      	ldr	r2, [r7, #4]
1000454c:	1c13      	adds	r3, r2, #0
1000454e:	00db      	lsls	r3, r3, #3
10004550:	189b      	adds	r3, r3, r2
10004552:	009b      	lsls	r3, r3, #2
10004554:	18cb      	adds	r3, r1, r3
10004556:	3318      	adds	r3, #24
10004558:	681b      	ldr	r3, [r3, #0]
1000455a:	60bb      	str	r3, [r7, #8]
  /* Check if Timer list is NULL */
  if (NULL == g_timer_list)
1000455c:	4b67      	ldr	r3, [pc, #412]	; (100046fc <SYSTIMER_lInsertTimerList+0x1c4>)
1000455e:	681b      	ldr	r3, [r3, #0]
10004560:	2b00      	cmp	r3, #0
10004562:	d109      	bne.n	10004578 <SYSTIMER_lInsertTimerList+0x40>
  {
    /* Set this as first Timer */
    g_timer_list = &g_timer_tbl[tbl_index];
10004564:	687a      	ldr	r2, [r7, #4]
10004566:	1c13      	adds	r3, r2, #0
10004568:	00db      	lsls	r3, r3, #3
1000456a:	189b      	adds	r3, r3, r2
1000456c:	009b      	lsls	r3, r3, #2
1000456e:	4a62      	ldr	r2, [pc, #392]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004570:	189a      	adds	r2, r3, r2
10004572:	4b62      	ldr	r3, [pc, #392]	; (100046fc <SYSTIMER_lInsertTimerList+0x1c4>)
10004574:	601a      	str	r2, [r3, #0]
10004576:	e0bc      	b.n	100046f2 <SYSTIMER_lInsertTimerList+0x1ba>
  }
  /* If not, find the correct place, and insert the specified timer */
  else
  {
    object_ptr = g_timer_list;
10004578:	4b60      	ldr	r3, [pc, #384]	; (100046fc <SYSTIMER_lInsertTimerList+0x1c4>)
1000457a:	681b      	ldr	r3, [r3, #0]
1000457c:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    delta_ticks = timer_count;
1000457e:	68bb      	ldr	r3, [r7, #8]
10004580:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
10004582:	e0aa      	b.n	100046da <SYSTIMER_lInsertTimerList+0x1a2>
    {
      /* Get timer Count Difference */
      delta_ticks -= (int32_t)object_ptr->count;
10004584:	697b      	ldr	r3, [r7, #20]
10004586:	699b      	ldr	r3, [r3, #24]
10004588:	1c1a      	adds	r2, r3, #0
1000458a:	693b      	ldr	r3, [r7, #16]
1000458c:	1a9b      	subs	r3, r3, r2
1000458e:	613b      	str	r3, [r7, #16]
      /* Check for delta ticks < 0 */
      if (delta_ticks <= 0)
10004590:	693b      	ldr	r3, [r7, #16]
10004592:	2b00      	cmp	r3, #0
10004594:	dc77      	bgt.n	10004686 <SYSTIMER_lInsertTimerList+0x14e>
      {
        /* Check If head item */
        if (NULL != object_ptr->prev)
10004596:	697b      	ldr	r3, [r7, #20]
10004598:	685b      	ldr	r3, [r3, #4]
1000459a:	2b00      	cmp	r3, #0
1000459c:	d025      	beq.n	100045ea <SYSTIMER_lInsertTimerList+0xb2>
        {
          /* If Insert to list */
          object_ptr->prev->next = &g_timer_tbl[tbl_index];
1000459e:	697b      	ldr	r3, [r7, #20]
100045a0:	685a      	ldr	r2, [r3, #4]
100045a2:	6879      	ldr	r1, [r7, #4]
100045a4:	1c0b      	adds	r3, r1, #0
100045a6:	00db      	lsls	r3, r3, #3
100045a8:	185b      	adds	r3, r3, r1
100045aa:	009b      	lsls	r3, r3, #2
100045ac:	4952      	ldr	r1, [pc, #328]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
100045ae:	185b      	adds	r3, r3, r1
100045b0:	6013      	str	r3, [r2, #0]
          g_timer_tbl[tbl_index].prev = object_ptr->prev;
100045b2:	697b      	ldr	r3, [r7, #20]
100045b4:	6859      	ldr	r1, [r3, #4]
100045b6:	4850      	ldr	r0, [pc, #320]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
100045b8:	687a      	ldr	r2, [r7, #4]
100045ba:	1c13      	adds	r3, r2, #0
100045bc:	00db      	lsls	r3, r3, #3
100045be:	189b      	adds	r3, r3, r2
100045c0:	009b      	lsls	r3, r3, #2
100045c2:	18c3      	adds	r3, r0, r3
100045c4:	6059      	str	r1, [r3, #4]
          g_timer_tbl[tbl_index].next = object_ptr;
100045c6:	494c      	ldr	r1, [pc, #304]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
100045c8:	687a      	ldr	r2, [r7, #4]
100045ca:	1c13      	adds	r3, r2, #0
100045cc:	00db      	lsls	r3, r3, #3
100045ce:	189b      	adds	r3, r3, r2
100045d0:	009b      	lsls	r3, r3, #2
100045d2:	697a      	ldr	r2, [r7, #20]
100045d4:	505a      	str	r2, [r3, r1]
          object_ptr->prev = &g_timer_tbl[tbl_index];
100045d6:	687a      	ldr	r2, [r7, #4]
100045d8:	1c13      	adds	r3, r2, #0
100045da:	00db      	lsls	r3, r3, #3
100045dc:	189b      	adds	r3, r3, r2
100045de:	009b      	lsls	r3, r3, #2
100045e0:	4a45      	ldr	r2, [pc, #276]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
100045e2:	189a      	adds	r2, r3, r2
100045e4:	697b      	ldr	r3, [r7, #20]
100045e6:	605a      	str	r2, [r3, #4]
100045e8:	e01b      	b.n	10004622 <SYSTIMER_lInsertTimerList+0xea>
        }
        else
        {
          /* Set Timer as first item */
          g_timer_tbl[tbl_index].next = g_timer_list;
100045ea:	4b44      	ldr	r3, [pc, #272]	; (100046fc <SYSTIMER_lInsertTimerList+0x1c4>)
100045ec:	6818      	ldr	r0, [r3, #0]
100045ee:	4942      	ldr	r1, [pc, #264]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
100045f0:	687a      	ldr	r2, [r7, #4]
100045f2:	1c13      	adds	r3, r2, #0
100045f4:	00db      	lsls	r3, r3, #3
100045f6:	189b      	adds	r3, r3, r2
100045f8:	009b      	lsls	r3, r3, #2
100045fa:	5058      	str	r0, [r3, r1]
          g_timer_list->prev = &g_timer_tbl[tbl_index];
100045fc:	4b3f      	ldr	r3, [pc, #252]	; (100046fc <SYSTIMER_lInsertTimerList+0x1c4>)
100045fe:	681a      	ldr	r2, [r3, #0]
10004600:	6879      	ldr	r1, [r7, #4]
10004602:	1c0b      	adds	r3, r1, #0
10004604:	00db      	lsls	r3, r3, #3
10004606:	185b      	adds	r3, r3, r1
10004608:	009b      	lsls	r3, r3, #2
1000460a:	493b      	ldr	r1, [pc, #236]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
1000460c:	185b      	adds	r3, r3, r1
1000460e:	6053      	str	r3, [r2, #4]
          g_timer_list = &g_timer_tbl[tbl_index];
10004610:	687a      	ldr	r2, [r7, #4]
10004612:	1c13      	adds	r3, r2, #0
10004614:	00db      	lsls	r3, r3, #3
10004616:	189b      	adds	r3, r3, r2
10004618:	009b      	lsls	r3, r3, #2
1000461a:	4a37      	ldr	r2, [pc, #220]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
1000461c:	189a      	adds	r2, r3, r2
1000461e:	4b37      	ldr	r3, [pc, #220]	; (100046fc <SYSTIMER_lInsertTimerList+0x1c4>)
10004620:	601a      	str	r2, [r3, #0]
        }
        g_timer_tbl[tbl_index].count = g_timer_tbl[tbl_index].next->count + (uint32_t)delta_ticks;
10004622:	4935      	ldr	r1, [pc, #212]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004624:	687a      	ldr	r2, [r7, #4]
10004626:	1c13      	adds	r3, r2, #0
10004628:	00db      	lsls	r3, r3, #3
1000462a:	189b      	adds	r3, r3, r2
1000462c:	009b      	lsls	r3, r3, #2
1000462e:	585b      	ldr	r3, [r3, r1]
10004630:	699a      	ldr	r2, [r3, #24]
10004632:	693b      	ldr	r3, [r7, #16]
10004634:	18d1      	adds	r1, r2, r3
10004636:	4830      	ldr	r0, [pc, #192]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004638:	687a      	ldr	r2, [r7, #4]
1000463a:	1c13      	adds	r3, r2, #0
1000463c:	00db      	lsls	r3, r3, #3
1000463e:	189b      	adds	r3, r3, r2
10004640:	009b      	lsls	r3, r3, #2
10004642:	18c3      	adds	r3, r0, r3
10004644:	3318      	adds	r3, #24
10004646:	6019      	str	r1, [r3, #0]
        g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
10004648:	492b      	ldr	r1, [pc, #172]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
1000464a:	687a      	ldr	r2, [r7, #4]
1000464c:	1c13      	adds	r3, r2, #0
1000464e:	00db      	lsls	r3, r3, #3
10004650:	189b      	adds	r3, r3, r2
10004652:	009b      	lsls	r3, r3, #2
10004654:	585a      	ldr	r2, [r3, r1]
10004656:	4828      	ldr	r0, [pc, #160]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004658:	6879      	ldr	r1, [r7, #4]
1000465a:	1c0b      	adds	r3, r1, #0
1000465c:	00db      	lsls	r3, r3, #3
1000465e:	185b      	adds	r3, r3, r1
10004660:	009b      	lsls	r3, r3, #2
10004662:	581b      	ldr	r3, [r3, r0]
10004664:	6998      	ldr	r0, [r3, #24]
10004666:	4c24      	ldr	r4, [pc, #144]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004668:	6879      	ldr	r1, [r7, #4]
1000466a:	1c0b      	adds	r3, r1, #0
1000466c:	00db      	lsls	r3, r3, #3
1000466e:	185b      	adds	r3, r3, r1
10004670:	009b      	lsls	r3, r3, #2
10004672:	18e3      	adds	r3, r4, r3
10004674:	3318      	adds	r3, #24
10004676:	681b      	ldr	r3, [r3, #0]
10004678:	1ac3      	subs	r3, r0, r3
1000467a:	6193      	str	r3, [r2, #24]
        found_flag = true;
1000467c:	230f      	movs	r3, #15
1000467e:	18fb      	adds	r3, r7, r3
10004680:	2201      	movs	r2, #1
10004682:	701a      	strb	r2, [r3, #0]
10004684:	e026      	b.n	100046d4 <SYSTIMER_lInsertTimerList+0x19c>
      }
      /* Check for last item in list */
      else
      {
        if ((delta_ticks > 0) && (NULL == object_ptr->next))
10004686:	693b      	ldr	r3, [r7, #16]
10004688:	2b00      	cmp	r3, #0
1000468a:	dd23      	ble.n	100046d4 <SYSTIMER_lInsertTimerList+0x19c>
1000468c:	697b      	ldr	r3, [r7, #20]
1000468e:	681b      	ldr	r3, [r3, #0]
10004690:	2b00      	cmp	r3, #0
10004692:	d11f      	bne.n	100046d4 <SYSTIMER_lInsertTimerList+0x19c>
        {
          /* Yes, insert into */
          g_timer_tbl[tbl_index].prev = object_ptr;
10004694:	4918      	ldr	r1, [pc, #96]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
10004696:	687a      	ldr	r2, [r7, #4]
10004698:	1c13      	adds	r3, r2, #0
1000469a:	00db      	lsls	r3, r3, #3
1000469c:	189b      	adds	r3, r3, r2
1000469e:	009b      	lsls	r3, r3, #2
100046a0:	18cb      	adds	r3, r1, r3
100046a2:	697a      	ldr	r2, [r7, #20]
100046a4:	605a      	str	r2, [r3, #4]
          object_ptr->next = &g_timer_tbl[tbl_index];
100046a6:	687a      	ldr	r2, [r7, #4]
100046a8:	1c13      	adds	r3, r2, #0
100046aa:	00db      	lsls	r3, r3, #3
100046ac:	189b      	adds	r3, r3, r2
100046ae:	009b      	lsls	r3, r3, #2
100046b0:	4a11      	ldr	r2, [pc, #68]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
100046b2:	189a      	adds	r2, r3, r2
100046b4:	697b      	ldr	r3, [r7, #20]
100046b6:	601a      	str	r2, [r3, #0]
          g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
100046b8:	6939      	ldr	r1, [r7, #16]
100046ba:	480f      	ldr	r0, [pc, #60]	; (100046f8 <SYSTIMER_lInsertTimerList+0x1c0>)
100046bc:	687a      	ldr	r2, [r7, #4]
100046be:	1c13      	adds	r3, r2, #0
100046c0:	00db      	lsls	r3, r3, #3
100046c2:	189b      	adds	r3, r3, r2
100046c4:	009b      	lsls	r3, r3, #2
100046c6:	18c3      	adds	r3, r0, r3
100046c8:	3318      	adds	r3, #24
100046ca:	6019      	str	r1, [r3, #0]
          found_flag = true;
100046cc:	230f      	movs	r3, #15
100046ce:	18fb      	adds	r3, r7, r3
100046d0:	2201      	movs	r2, #1
100046d2:	701a      	strb	r2, [r3, #0]
        }
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
100046d4:	697b      	ldr	r3, [r7, #20]
100046d6:	681b      	ldr	r3, [r3, #0]
100046d8:	617b      	str	r3, [r7, #20]
  {
    object_ptr = g_timer_list;
    /* Get timer tick */
    delta_ticks = timer_count;
    /* Find correct place for inserting the timer */
    while ((NULL != object_ptr) && (false == found_flag))
100046da:	697b      	ldr	r3, [r7, #20]
100046dc:	2b00      	cmp	r3, #0
100046de:	d008      	beq.n	100046f2 <SYSTIMER_lInsertTimerList+0x1ba>
100046e0:	230f      	movs	r3, #15
100046e2:	18fb      	adds	r3, r7, r3
100046e4:	781b      	ldrb	r3, [r3, #0]
100046e6:	2201      	movs	r2, #1
100046e8:	4053      	eors	r3, r2
100046ea:	b2db      	uxtb	r3, r3
100046ec:	2b00      	cmp	r3, #0
100046ee:	d000      	beq.n	100046f2 <SYSTIMER_lInsertTimerList+0x1ba>
100046f0:	e748      	b.n	10004584 <SYSTIMER_lInsertTimerList+0x4c>
      }
      /* Get the next item in timer list */
      object_ptr = object_ptr->next;
    }
  }
}
100046f2:	46bd      	mov	sp, r7
100046f4:	b007      	add	sp, #28
100046f6:	bd90      	pop	{r4, r7, pc}
100046f8:	20000974 	.word	0x20000974
100046fc:	200007b0 	.word	0x200007b0

10004700 <SYSTIMER_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index)
{
10004700:	b580      	push	{r7, lr}
10004702:	b084      	sub	sp, #16
10004704:	af00      	add	r7, sp, #0
10004706:	6078      	str	r0, [r7, #4]
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = &g_timer_tbl[tbl_index];
10004708:	687a      	ldr	r2, [r7, #4]
1000470a:	1c13      	adds	r3, r2, #0
1000470c:	00db      	lsls	r3, r3, #3
1000470e:	189b      	adds	r3, r3, r2
10004710:	009b      	lsls	r3, r3, #2
10004712:	4a28      	ldr	r2, [pc, #160]	; (100047b4 <SYSTIMER_lRemoveTimerList+0xb4>)
10004714:	189b      	adds	r3, r3, r2
10004716:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  if ((NULL == object_ptr->prev) && (NULL == object_ptr->next ))
10004718:	68fb      	ldr	r3, [r7, #12]
1000471a:	685b      	ldr	r3, [r3, #4]
1000471c:	2b00      	cmp	r3, #0
1000471e:	d107      	bne.n	10004730 <SYSTIMER_lRemoveTimerList+0x30>
10004720:	68fb      	ldr	r3, [r7, #12]
10004722:	681b      	ldr	r3, [r3, #0]
10004724:	2b00      	cmp	r3, #0
10004726:	d103      	bne.n	10004730 <SYSTIMER_lRemoveTimerList+0x30>
  {
    /* set timer list as NULL */ 
    g_timer_list = NULL;                  
10004728:	4b23      	ldr	r3, [pc, #140]	; (100047b8 <SYSTIMER_lRemoveTimerList+0xb8>)
1000472a:	2200      	movs	r2, #0
1000472c:	601a      	str	r2, [r3, #0]
1000472e:	e03d      	b.n	100047ac <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the first item in timer list */
  else if (NULL == object_ptr->prev)
10004730:	68fb      	ldr	r3, [r7, #12]
10004732:	685b      	ldr	r3, [r3, #4]
10004734:	2b00      	cmp	r3, #0
10004736:	d114      	bne.n	10004762 <SYSTIMER_lRemoveTimerList+0x62>
  {
    /* Remove timer from list, and reset timer list */
    g_timer_list  = object_ptr->next;
10004738:	68fb      	ldr	r3, [r7, #12]
1000473a:	681a      	ldr	r2, [r3, #0]
1000473c:	4b1e      	ldr	r3, [pc, #120]	; (100047b8 <SYSTIMER_lRemoveTimerList+0xb8>)
1000473e:	601a      	str	r2, [r3, #0]
    g_timer_list->prev = NULL;
10004740:	4b1d      	ldr	r3, [pc, #116]	; (100047b8 <SYSTIMER_lRemoveTimerList+0xb8>)
10004742:	681b      	ldr	r3, [r3, #0]
10004744:	2200      	movs	r2, #0
10004746:	605a      	str	r2, [r3, #4]
    g_timer_list->count += object_ptr->count;
10004748:	4b1b      	ldr	r3, [pc, #108]	; (100047b8 <SYSTIMER_lRemoveTimerList+0xb8>)
1000474a:	681b      	ldr	r3, [r3, #0]
1000474c:	4a1a      	ldr	r2, [pc, #104]	; (100047b8 <SYSTIMER_lRemoveTimerList+0xb8>)
1000474e:	6812      	ldr	r2, [r2, #0]
10004750:	6991      	ldr	r1, [r2, #24]
10004752:	68fa      	ldr	r2, [r7, #12]
10004754:	6992      	ldr	r2, [r2, #24]
10004756:	188a      	adds	r2, r1, r2
10004758:	619a      	str	r2, [r3, #24]
    object_ptr->next    = NULL;
1000475a:	68fb      	ldr	r3, [r7, #12]
1000475c:	2200      	movs	r2, #0
1000475e:	601a      	str	r2, [r3, #0]
10004760:	e024      	b.n	100047ac <SYSTIMER_lRemoveTimerList+0xac>
  }
  /* Check if the last item in timer list */
  else if (NULL == object_ptr->next)
10004762:	68fb      	ldr	r3, [r7, #12]
10004764:	681b      	ldr	r3, [r3, #0]
10004766:	2b00      	cmp	r3, #0
10004768:	d107      	bne.n	1000477a <SYSTIMER_lRemoveTimerList+0x7a>
  {
    /* Remove timer from list */
    object_ptr->prev->next = NULL;
1000476a:	68fb      	ldr	r3, [r7, #12]
1000476c:	685b      	ldr	r3, [r3, #4]
1000476e:	2200      	movs	r2, #0
10004770:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
10004772:	68fb      	ldr	r3, [r7, #12]
10004774:	2200      	movs	r2, #0
10004776:	605a      	str	r2, [r3, #4]
10004778:	e018      	b.n	100047ac <SYSTIMER_lRemoveTimerList+0xac>
  }
  else                       
  {
    /* Remove timer from list */
    object_ptr->prev->next  =  object_ptr->next;
1000477a:	68fb      	ldr	r3, [r7, #12]
1000477c:	685b      	ldr	r3, [r3, #4]
1000477e:	68fa      	ldr	r2, [r7, #12]
10004780:	6812      	ldr	r2, [r2, #0]
10004782:	601a      	str	r2, [r3, #0]
    object_ptr->next->prev  =  object_ptr->prev;
10004784:	68fb      	ldr	r3, [r7, #12]
10004786:	681b      	ldr	r3, [r3, #0]
10004788:	68fa      	ldr	r2, [r7, #12]
1000478a:	6852      	ldr	r2, [r2, #4]
1000478c:	605a      	str	r2, [r3, #4]
    object_ptr->next->count += object_ptr->count;
1000478e:	68fb      	ldr	r3, [r7, #12]
10004790:	681b      	ldr	r3, [r3, #0]
10004792:	68fa      	ldr	r2, [r7, #12]
10004794:	6812      	ldr	r2, [r2, #0]
10004796:	6991      	ldr	r1, [r2, #24]
10004798:	68fa      	ldr	r2, [r7, #12]
1000479a:	6992      	ldr	r2, [r2, #24]
1000479c:	188a      	adds	r2, r1, r2
1000479e:	619a      	str	r2, [r3, #24]
    object_ptr->next = NULL;
100047a0:	68fb      	ldr	r3, [r7, #12]
100047a2:	2200      	movs	r2, #0
100047a4:	601a      	str	r2, [r3, #0]
    object_ptr->prev = NULL;
100047a6:	68fb      	ldr	r3, [r7, #12]
100047a8:	2200      	movs	r2, #0
100047aa:	605a      	str	r2, [r3, #4]
  }
}
100047ac:	46bd      	mov	sp, r7
100047ae:	b004      	add	sp, #16
100047b0:	bd80      	pop	{r7, pc}
100047b2:	46c0      	nop			; (mov r8, r8)
100047b4:	20000974 	.word	0x20000974
100047b8:	200007b0 	.word	0x200007b0

100047bc <SYSTIMER_lTimerHandler>:

/*
 * Handler function called from SysTick event handler.
 */
static void SYSTIMER_lTimerHandler(void)
{
100047bc:	b580      	push	{r7, lr}
100047be:	b082      	sub	sp, #8
100047c0:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
100047c2:	4b2b      	ldr	r3, [pc, #172]	; (10004870 <SYSTIMER_lTimerHandler+0xb4>)
100047c4:	681b      	ldr	r3, [r3, #0]
100047c6:	607b      	str	r3, [r7, #4]
  while ((NULL != object_ptr) && (0U == object_ptr->count))
100047c8:	e048      	b.n	1000485c <SYSTIMER_lTimerHandler+0xa0>
  {
    if (true == object_ptr->delete_swtmr)
100047ca:	687b      	ldr	r3, [r7, #4]
100047cc:	2220      	movs	r2, #32
100047ce:	5c9b      	ldrb	r3, [r3, r2]
100047d0:	2b00      	cmp	r3, #0
100047d2:	d013      	beq.n	100047fc <SYSTIMER_lTimerHandler+0x40>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
100047d4:	687b      	ldr	r3, [r7, #4]
100047d6:	695b      	ldr	r3, [r3, #20]
100047d8:	1c18      	adds	r0, r3, #0
100047da:	f7ff ff91 	bl	10004700 <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
      object_ptr->state = SYSTIMER_STATE_NOT_INITIALIZED;
100047de:	687b      	ldr	r3, [r7, #4]
100047e0:	2200      	movs	r2, #0
100047e2:	735a      	strb	r2, [r3, #13]
      /* Release resource which are hold by this timer */
      g_timer_tracker &= ~(1U << object_ptr->id);
100047e4:	687b      	ldr	r3, [r7, #4]
100047e6:	695b      	ldr	r3, [r3, #20]
100047e8:	1c1a      	adds	r2, r3, #0
100047ea:	2301      	movs	r3, #1
100047ec:	4093      	lsls	r3, r2
100047ee:	43da      	mvns	r2, r3
100047f0:	4b20      	ldr	r3, [pc, #128]	; (10004874 <SYSTIMER_lTimerHandler+0xb8>)
100047f2:	681b      	ldr	r3, [r3, #0]
100047f4:	401a      	ands	r2, r3
100047f6:	4b1f      	ldr	r3, [pc, #124]	; (10004874 <SYSTIMER_lTimerHandler+0xb8>)
100047f8:	601a      	str	r2, [r3, #0]
100047fa:	e02c      	b.n	10004856 <SYSTIMER_lTimerHandler+0x9a>
    }
    /* Check whether timer is a one shot timer */
    else if (SYSTIMER_MODE_ONE_SHOT == object_ptr->mode)
100047fc:	687b      	ldr	r3, [r7, #4]
100047fe:	7b1b      	ldrb	r3, [r3, #12]
10004800:	2b00      	cmp	r3, #0
10004802:	d10e      	bne.n	10004822 <SYSTIMER_lTimerHandler+0x66>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
10004804:	687b      	ldr	r3, [r7, #4]
10004806:	695b      	ldr	r3, [r3, #20]
10004808:	1c18      	adds	r0, r3, #0
1000480a:	f7ff ff79 	bl	10004700 <SYSTIMER_lRemoveTimerList>
      /* Set timer status as SYSTIMER_STATE_STOPPED */
      object_ptr->state = SYSTIMER_STATE_STOPPED;
1000480e:	687b      	ldr	r3, [r7, #4]
10004810:	2202      	movs	r2, #2
10004812:	735a      	strb	r2, [r3, #13]
      /* Call timer callback function */
      (object_ptr->callback)(object_ptr->args);
10004814:	687b      	ldr	r3, [r7, #4]
10004816:	689a      	ldr	r2, [r3, #8]
10004818:	687b      	ldr	r3, [r7, #4]
1000481a:	691b      	ldr	r3, [r3, #16]
1000481c:	1c18      	adds	r0, r3, #0
1000481e:	4790      	blx	r2
10004820:	e019      	b.n	10004856 <SYSTIMER_lTimerHandler+0x9a>
    }
    /* Check whether timer is periodic timer */
    else if (SYSTIMER_MODE_PERIODIC == object_ptr->mode)
10004822:	687b      	ldr	r3, [r7, #4]
10004824:	7b1b      	ldrb	r3, [r3, #12]
10004826:	2b01      	cmp	r3, #1
10004828:	d114      	bne.n	10004854 <SYSTIMER_lTimerHandler+0x98>
    {
      /* Yes, remove this timer from timer list */
      SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
1000482a:	687b      	ldr	r3, [r7, #4]
1000482c:	695b      	ldr	r3, [r3, #20]
1000482e:	1c18      	adds	r0, r3, #0
10004830:	f7ff ff66 	bl	10004700 <SYSTIMER_lRemoveTimerList>
      /* Reset timer tick */
      object_ptr->count = object_ptr->reload;
10004834:	687b      	ldr	r3, [r7, #4]
10004836:	69da      	ldr	r2, [r3, #28]
10004838:	687b      	ldr	r3, [r7, #4]
1000483a:	619a      	str	r2, [r3, #24]
      /* Insert timer into timer list */
      SYSTIMER_lInsertTimerList((uint32_t)object_ptr->id);
1000483c:	687b      	ldr	r3, [r7, #4]
1000483e:	695b      	ldr	r3, [r3, #20]
10004840:	1c18      	adds	r0, r3, #0
10004842:	f7ff fe79 	bl	10004538 <SYSTIMER_lInsertTimerList>
      /* Call timer callback function */
      (object_ptr->callback)(object_ptr->args);
10004846:	687b      	ldr	r3, [r7, #4]
10004848:	689a      	ldr	r2, [r3, #8]
1000484a:	687b      	ldr	r3, [r7, #4]
1000484c:	691b      	ldr	r3, [r3, #16]
1000484e:	1c18      	adds	r0, r3, #0
10004850:	4790      	blx	r2
10004852:	e000      	b.n	10004856 <SYSTIMER_lTimerHandler+0x9a>
    }
    else
    {
      break;
10004854:	e009      	b.n	1000486a <SYSTIMER_lTimerHandler+0xae>
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
10004856:	4b06      	ldr	r3, [pc, #24]	; (10004870 <SYSTIMER_lTimerHandler+0xb4>)
10004858:	681b      	ldr	r3, [r3, #0]
1000485a:	607b      	str	r3, [r7, #4]
static void SYSTIMER_lTimerHandler(void)
{
  SYSTIMER_OBJECT_t *object_ptr;
  /* Get first item of timer list */
  object_ptr = g_timer_list;
  while ((NULL != object_ptr) && (0U == object_ptr->count))
1000485c:	687b      	ldr	r3, [r7, #4]
1000485e:	2b00      	cmp	r3, #0
10004860:	d003      	beq.n	1000486a <SYSTIMER_lTimerHandler+0xae>
10004862:	687b      	ldr	r3, [r7, #4]
10004864:	699b      	ldr	r3, [r3, #24]
10004866:	2b00      	cmp	r3, #0
10004868:	d0af      	beq.n	100047ca <SYSTIMER_lTimerHandler+0xe>
      break;
    }
    /* Get first item of timer list */
    object_ptr = g_timer_list;
  }
}
1000486a:	46bd      	mov	sp, r7
1000486c:	b002      	add	sp, #8
1000486e:	bd80      	pop	{r7, pc}
10004870:	200007b0 	.word	0x200007b0
10004874:	200007b4 	.word	0x200007b4

10004878 <SysTick_Handler>:

/*
 *  SysTick Event Handler.
 */
void SysTick_Handler(void)
{
10004878:	b580      	push	{r7, lr}
1000487a:	b082      	sub	sp, #8
1000487c:	af00      	add	r7, sp, #0
  SYSTIMER_OBJECT_t *object_ptr;
  object_ptr = g_timer_list;
1000487e:	4b0e      	ldr	r3, [pc, #56]	; (100048b8 <SysTick_Handler+0x40>)
10004880:	681b      	ldr	r3, [r3, #0]
10004882:	607b      	str	r3, [r7, #4]
  g_systick_count++;
10004884:	4b0d      	ldr	r3, [pc, #52]	; (100048bc <SysTick_Handler+0x44>)
10004886:	681b      	ldr	r3, [r3, #0]
10004888:	1c5a      	adds	r2, r3, #1
1000488a:	4b0c      	ldr	r3, [pc, #48]	; (100048bc <SysTick_Handler+0x44>)
1000488c:	601a      	str	r2, [r3, #0]

  if (NULL != object_ptr)
1000488e:	687b      	ldr	r3, [r7, #4]
10004890:	2b00      	cmp	r3, #0
10004892:	d00e      	beq.n	100048b2 <SysTick_Handler+0x3a>
  {
    if (object_ptr->count > 1UL)
10004894:	687b      	ldr	r3, [r7, #4]
10004896:	699b      	ldr	r3, [r3, #24]
10004898:	2b01      	cmp	r3, #1
1000489a:	d905      	bls.n	100048a8 <SysTick_Handler+0x30>
    {
      object_ptr->count--;
1000489c:	687b      	ldr	r3, [r7, #4]
1000489e:	699b      	ldr	r3, [r3, #24]
100048a0:	1e5a      	subs	r2, r3, #1
100048a2:	687b      	ldr	r3, [r7, #4]
100048a4:	619a      	str	r2, [r3, #24]
100048a6:	e004      	b.n	100048b2 <SysTick_Handler+0x3a>
    }
    else
    {
      object_ptr->count = 0U;
100048a8:	687b      	ldr	r3, [r7, #4]
100048aa:	2200      	movs	r2, #0
100048ac:	619a      	str	r2, [r3, #24]
      SYSTIMER_lTimerHandler();
100048ae:	f7ff ff85 	bl	100047bc <SYSTIMER_lTimerHandler>
    }
  }
}
100048b2:	46bd      	mov	sp, r7
100048b4:	b002      	add	sp, #8
100048b6:	bd80      	pop	{r7, pc}
100048b8:	200007b0 	.word	0x200007b0
100048bc:	200007b8 	.word	0x200007b8

100048c0 <SYSTIMER_Init>:

/*
 * Initialization function which initializes the SYSTIMER APP, configures SysTick timer and SysTick exception.
 */
SYSTIMER_STATUS_t SYSTIMER_Init(SYSTIMER_t *handle)
{
100048c0:	b580      	push	{r7, lr}
100048c2:	b084      	sub	sp, #16
100048c4:	af00      	add	r7, sp, #0
100048c6:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
100048c8:	230f      	movs	r3, #15
100048ca:	18fb      	adds	r3, r7, r3
100048cc:	2200      	movs	r2, #0
100048ce:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("SYSTIMER_Init: SYSTIMER APP handle pointer uninitialized", (handle != NULL));

  /* Check APP initialization status to ensure whether SYSTIMER_Init called or not, initialize SYSTIMER if
   * SYSTIMER_Init called first time.
   */
  if (false == handle->init_status)
100048d0:	687b      	ldr	r3, [r7, #4]
100048d2:	781b      	ldrb	r3, [r3, #0]
100048d4:	2201      	movs	r2, #1
100048d6:	4053      	eors	r3, r2
100048d8:	b2db      	uxtb	r3, r3
100048da:	2b00      	cmp	r3, #0
100048dc:	d020      	beq.n	10004920 <SYSTIMER_Init+0x60>
  {
    /* Initialize the header of the list */
    g_timer_list = NULL;
100048de:	4b14      	ldr	r3, [pc, #80]	; (10004930 <SYSTIMER_Init+0x70>)
100048e0:	2200      	movs	r2, #0
100048e2:	601a      	str	r2, [r3, #0]
    /* Initialize SysTick timer */
    status = (SYSTIMER_STATUS_t)SysTick_Config((uint32_t)(SYSTIMER_SYSTICK_CLOCK * SYSTIMER_TICK_PERIOD));
100048e4:	23fa      	movs	r3, #250	; 0xfa
100048e6:	01db      	lsls	r3, r3, #7
100048e8:	1c18      	adds	r0, r3, #0
100048ea:	f7ff fe01 	bl	100044f0 <SysTick_Config>
100048ee:	1c02      	adds	r2, r0, #0
100048f0:	230f      	movs	r3, #15
100048f2:	18fb      	adds	r3, r7, r3
100048f4:	701a      	strb	r2, [r3, #0]

    if (SYSTIMER_STATUS_FAILURE == status)
100048f6:	230f      	movs	r3, #15
100048f8:	18fb      	adds	r3, r7, r3
100048fa:	781b      	ldrb	r3, [r3, #0]
100048fc:	2b01      	cmp	r3, #1
100048fe:	d00f      	beq.n	10004920 <SYSTIMER_Init+0x60>
      /* setting of First SW Timer period is always and subpriority value for XMC4000 devices */
      NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(
      NVIC_GetPriorityGrouping(), SYSTIMER_PRIORITY, SYSTIMER_SUBPRIORITY));
#elif (UC_FAMILY == XMC1)
      /* setting of priority value for XMC1000 devices */
      NVIC_SetPriority(SysTick_IRQn, SYSTIMER_PRIORITY);
10004900:	2301      	movs	r3, #1
10004902:	425b      	negs	r3, r3
10004904:	1c18      	adds	r0, r3, #0
10004906:	2103      	movs	r1, #3
10004908:	f7ff fd88 	bl	1000441c <NVIC_SetPriority>
#endif      
      g_timer_tracker = 0U;
1000490c:	4b09      	ldr	r3, [pc, #36]	; (10004934 <SYSTIMER_Init+0x74>)
1000490e:	2200      	movs	r2, #0
10004910:	601a      	str	r2, [r3, #0]
      /* Update the Initialization status of the SYSTIMER APP instance */
      handle->init_status = true;
10004912:	687b      	ldr	r3, [r7, #4]
10004914:	2201      	movs	r2, #1
10004916:	701a      	strb	r2, [r3, #0]
      status = SYSTIMER_STATUS_SUCCESS;
10004918:	230f      	movs	r3, #15
1000491a:	18fb      	adds	r3, r7, r3
1000491c:	2200      	movs	r2, #0
1000491e:	701a      	strb	r2, [r3, #0]
    }
  }

  return (status);
10004920:	230f      	movs	r3, #15
10004922:	18fb      	adds	r3, r7, r3
10004924:	781b      	ldrb	r3, [r3, #0]
}
10004926:	1c18      	adds	r0, r3, #0
10004928:	46bd      	mov	sp, r7
1000492a:	b004      	add	sp, #16
1000492c:	bd80      	pop	{r7, pc}
1000492e:	46c0      	nop			; (mov r8, r8)
10004930:	200007b0 	.word	0x200007b0
10004934:	200007b4 	.word	0x200007b4

10004938 <SYSTIMER_CreateTimer>:
  uint32_t period,
  SYSTIMER_MODE_t mode,
  SYSTIMER_CALLBACK_t callback,
  void  *args
)
{
10004938:	b580      	push	{r7, lr}
1000493a:	b088      	sub	sp, #32
1000493c:	af00      	add	r7, sp, #0
1000493e:	60f8      	str	r0, [r7, #12]
10004940:	607a      	str	r2, [r7, #4]
10004942:	603b      	str	r3, [r7, #0]
10004944:	230b      	movs	r3, #11
10004946:	18fb      	adds	r3, r7, r3
10004948:	1c0a      	adds	r2, r1, #0
1000494a:	701a      	strb	r2, [r3, #0]
  uint32_t id = 0U;
1000494c:	2300      	movs	r3, #0
1000494e:	61fb      	str	r3, [r7, #28]
  uint32_t count = 0U;
10004950:	2300      	movs	r3, #0
10004952:	61bb      	str	r3, [r7, #24]
  uint32_t period_ratio = 0U;
10004954:	2300      	movs	r3, #0
10004956:	617b      	str	r3, [r7, #20]
            ((period >= SYSTIMER_TICK_PERIOD_US) && (period > 0U) && (period <= 0xFFFFFFFFU)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid timer mode",
            ((SYSTIMER_MODE_ONE_SHOT == mode) || (SYSTIMER_MODE_PERIODIC == mode)));
  XMC_ASSERT("SYSTIMER_CreateTimer: Can not create software without user callback", (NULL != callback));
  
  if (period < SYSTIMER_TICK_PERIOD_US)
10004958:	68fb      	ldr	r3, [r7, #12]
1000495a:	4a44      	ldr	r2, [pc, #272]	; (10004a6c <SYSTIMER_CreateTimer+0x134>)
1000495c:	4293      	cmp	r3, r2
1000495e:	d802      	bhi.n	10004966 <SYSTIMER_CreateTimer+0x2e>
  {
    id = 0U;
10004960:	2300      	movs	r3, #0
10004962:	61fb      	str	r3, [r7, #28]
10004964:	e07d      	b.n	10004a62 <SYSTIMER_CreateTimer+0x12a>
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
10004966:	2300      	movs	r3, #0
10004968:	61bb      	str	r3, [r7, #24]
1000496a:	e077      	b.n	10004a5c <SYSTIMER_CreateTimer+0x124>
    {
      /* Check for free timer ID */
      if (0U == (g_timer_tracker & (1U << count)))
1000496c:	69bb      	ldr	r3, [r7, #24]
1000496e:	2201      	movs	r2, #1
10004970:	409a      	lsls	r2, r3
10004972:	4b3f      	ldr	r3, [pc, #252]	; (10004a70 <SYSTIMER_CreateTimer+0x138>)
10004974:	681b      	ldr	r3, [r3, #0]
10004976:	4013      	ands	r3, r2
10004978:	d16d      	bne.n	10004a56 <SYSTIMER_CreateTimer+0x11e>
      {
        /* If yes, assign ID to this timer */
        g_timer_tracker |= (1U << count);
1000497a:	69bb      	ldr	r3, [r7, #24]
1000497c:	2201      	movs	r2, #1
1000497e:	409a      	lsls	r2, r3
10004980:	4b3b      	ldr	r3, [pc, #236]	; (10004a70 <SYSTIMER_CreateTimer+0x138>)
10004982:	681b      	ldr	r3, [r3, #0]
10004984:	431a      	orrs	r2, r3
10004986:	4b3a      	ldr	r3, [pc, #232]	; (10004a70 <SYSTIMER_CreateTimer+0x138>)
10004988:	601a      	str	r2, [r3, #0]
        /* Initialize the timer as per input values */
        g_timer_tbl[count].id     = count;
1000498a:	493a      	ldr	r1, [pc, #232]	; (10004a74 <SYSTIMER_CreateTimer+0x13c>)
1000498c:	69ba      	ldr	r2, [r7, #24]
1000498e:	1c13      	adds	r3, r2, #0
10004990:	00db      	lsls	r3, r3, #3
10004992:	189b      	adds	r3, r3, r2
10004994:	009b      	lsls	r3, r3, #2
10004996:	18cb      	adds	r3, r1, r3
10004998:	3310      	adds	r3, #16
1000499a:	69ba      	ldr	r2, [r7, #24]
1000499c:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].mode   = mode;
1000499e:	4935      	ldr	r1, [pc, #212]	; (10004a74 <SYSTIMER_CreateTimer+0x13c>)
100049a0:	69ba      	ldr	r2, [r7, #24]
100049a2:	1c13      	adds	r3, r2, #0
100049a4:	00db      	lsls	r3, r3, #3
100049a6:	189b      	adds	r3, r3, r2
100049a8:	009b      	lsls	r3, r3, #2
100049aa:	18cb      	adds	r3, r1, r3
100049ac:	3308      	adds	r3, #8
100049ae:	220b      	movs	r2, #11
100049b0:	18ba      	adds	r2, r7, r2
100049b2:	7812      	ldrb	r2, [r2, #0]
100049b4:	711a      	strb	r2, [r3, #4]
        g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
100049b6:	492f      	ldr	r1, [pc, #188]	; (10004a74 <SYSTIMER_CreateTimer+0x13c>)
100049b8:	69ba      	ldr	r2, [r7, #24]
100049ba:	1c13      	adds	r3, r2, #0
100049bc:	00db      	lsls	r3, r3, #3
100049be:	189b      	adds	r3, r3, r2
100049c0:	009b      	lsls	r3, r3, #2
100049c2:	18cb      	adds	r3, r1, r3
100049c4:	3308      	adds	r3, #8
100049c6:	2202      	movs	r2, #2
100049c8:	715a      	strb	r2, [r3, #5]
        period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
100049ca:	68fb      	ldr	r3, [r7, #12]
100049cc:	1c18      	adds	r0, r3, #0
100049ce:	23fa      	movs	r3, #250	; 0xfa
100049d0:	0099      	lsls	r1, r3, #2
100049d2:	f7fe fa4b 	bl	10002e6c <__aeabi_uidiv>
100049d6:	1c03      	adds	r3, r0, #0
100049d8:	617b      	str	r3, [r7, #20]
        g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
100049da:	697b      	ldr	r3, [r7, #20]
100049dc:	1c59      	adds	r1, r3, #1
100049de:	4825      	ldr	r0, [pc, #148]	; (10004a74 <SYSTIMER_CreateTimer+0x13c>)
100049e0:	69ba      	ldr	r2, [r7, #24]
100049e2:	1c13      	adds	r3, r2, #0
100049e4:	00db      	lsls	r3, r3, #3
100049e6:	189b      	adds	r3, r3, r2
100049e8:	009b      	lsls	r3, r3, #2
100049ea:	18c3      	adds	r3, r0, r3
100049ec:	3318      	adds	r3, #24
100049ee:	6019      	str	r1, [r3, #0]
        g_timer_tbl[count].reload  = period_ratio;
100049f0:	4920      	ldr	r1, [pc, #128]	; (10004a74 <SYSTIMER_CreateTimer+0x13c>)
100049f2:	69ba      	ldr	r2, [r7, #24]
100049f4:	1c13      	adds	r3, r2, #0
100049f6:	00db      	lsls	r3, r3, #3
100049f8:	189b      	adds	r3, r3, r2
100049fa:	009b      	lsls	r3, r3, #2
100049fc:	18cb      	adds	r3, r1, r3
100049fe:	3318      	adds	r3, #24
10004a00:	697a      	ldr	r2, [r7, #20]
10004a02:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].callback = callback;
10004a04:	491b      	ldr	r1, [pc, #108]	; (10004a74 <SYSTIMER_CreateTimer+0x13c>)
10004a06:	69ba      	ldr	r2, [r7, #24]
10004a08:	1c13      	adds	r3, r2, #0
10004a0a:	00db      	lsls	r3, r3, #3
10004a0c:	189b      	adds	r3, r3, r2
10004a0e:	009b      	lsls	r3, r3, #2
10004a10:	18cb      	adds	r3, r1, r3
10004a12:	3308      	adds	r3, #8
10004a14:	687a      	ldr	r2, [r7, #4]
10004a16:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].args = args;
10004a18:	4916      	ldr	r1, [pc, #88]	; (10004a74 <SYSTIMER_CreateTimer+0x13c>)
10004a1a:	69ba      	ldr	r2, [r7, #24]
10004a1c:	1c13      	adds	r3, r2, #0
10004a1e:	00db      	lsls	r3, r3, #3
10004a20:	189b      	adds	r3, r3, r2
10004a22:	009b      	lsls	r3, r3, #2
10004a24:	18cb      	adds	r3, r1, r3
10004a26:	3310      	adds	r3, #16
10004a28:	683a      	ldr	r2, [r7, #0]
10004a2a:	601a      	str	r2, [r3, #0]
        g_timer_tbl[count].prev   = NULL;
10004a2c:	4911      	ldr	r1, [pc, #68]	; (10004a74 <SYSTIMER_CreateTimer+0x13c>)
10004a2e:	69ba      	ldr	r2, [r7, #24]
10004a30:	1c13      	adds	r3, r2, #0
10004a32:	00db      	lsls	r3, r3, #3
10004a34:	189b      	adds	r3, r3, r2
10004a36:	009b      	lsls	r3, r3, #2
10004a38:	18cb      	adds	r3, r1, r3
10004a3a:	2200      	movs	r2, #0
10004a3c:	605a      	str	r2, [r3, #4]
        g_timer_tbl[count].next   = NULL;
10004a3e:	490d      	ldr	r1, [pc, #52]	; (10004a74 <SYSTIMER_CreateTimer+0x13c>)
10004a40:	69ba      	ldr	r2, [r7, #24]
10004a42:	1c13      	adds	r3, r2, #0
10004a44:	00db      	lsls	r3, r3, #3
10004a46:	189b      	adds	r3, r3, r2
10004a48:	009b      	lsls	r3, r3, #2
10004a4a:	2200      	movs	r2, #0
10004a4c:	505a      	str	r2, [r3, r1]
        id = count + 1U;
10004a4e:	69bb      	ldr	r3, [r7, #24]
10004a50:	3301      	adds	r3, #1
10004a52:	61fb      	str	r3, [r7, #28]
        break;
10004a54:	e005      	b.n	10004a62 <SYSTIMER_CreateTimer+0x12a>
  {
    id = 0U;
  }
  else
  {
    for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
10004a56:	69bb      	ldr	r3, [r7, #24]
10004a58:	3301      	adds	r3, #1
10004a5a:	61bb      	str	r3, [r7, #24]
10004a5c:	69bb      	ldr	r3, [r7, #24]
10004a5e:	2b07      	cmp	r3, #7
10004a60:	d984      	bls.n	1000496c <SYSTIMER_CreateTimer+0x34>
      }
    }

  }
  
  return (id);
10004a62:	69fb      	ldr	r3, [r7, #28]
}  
10004a64:	1c18      	adds	r0, r3, #0
10004a66:	46bd      	mov	sp, r7
10004a68:	b008      	add	sp, #32
10004a6a:	bd80      	pop	{r7, pc}
10004a6c:	000003e7 	.word	0x000003e7
10004a70:	200007b4 	.word	0x200007b4
10004a74:	20000974 	.word	0x20000974

10004a78 <SYSTIMER_StartTimer>:

/*
 *  API to start the software timer.
 */
SYSTIMER_STATUS_t SYSTIMER_StartTimer(uint32_t id)
{
10004a78:	b580      	push	{r7, lr}
10004a7a:	b084      	sub	sp, #16
10004a7c:	af00      	add	r7, sp, #0
10004a7e:	6078      	str	r0, [r7, #4]
  SYSTIMER_STATUS_t status;
  status = SYSTIMER_STATUS_FAILURE;
10004a80:	230f      	movs	r3, #15
10004a82:	18fb      	adds	r3, r7, r3
10004a84:	2201      	movs	r2, #1
10004a86:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("SYSTIMER_StartTimer: Failure in timer restart operation due to invalid timer ID",
            ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
  XMC_ASSERT("SYSTIMER_StartTimer: Error during start of software timer", (0U != (g_timer_tracker & (1U << (id - 1U)))));
  
  /* Check if timer is running */
  if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
10004a88:	687b      	ldr	r3, [r7, #4]
10004a8a:	1e5a      	subs	r2, r3, #1
10004a8c:	491c      	ldr	r1, [pc, #112]	; (10004b00 <SYSTIMER_StartTimer+0x88>)
10004a8e:	1c13      	adds	r3, r2, #0
10004a90:	00db      	lsls	r3, r3, #3
10004a92:	189b      	adds	r3, r3, r2
10004a94:	009b      	lsls	r3, r3, #2
10004a96:	18cb      	adds	r3, r1, r3
10004a98:	3308      	adds	r3, #8
10004a9a:	795b      	ldrb	r3, [r3, #5]
10004a9c:	2b02      	cmp	r3, #2
10004a9e:	d128      	bne.n	10004af2 <SYSTIMER_StartTimer+0x7a>
  {
    g_timer_tbl[id - 1U].count = (g_timer_tbl[id - 1U].reload + HW_TIMER_ADDITIONAL_CNT);
10004aa0:	687b      	ldr	r3, [r7, #4]
10004aa2:	1e5a      	subs	r2, r3, #1
10004aa4:	687b      	ldr	r3, [r7, #4]
10004aa6:	1e59      	subs	r1, r3, #1
10004aa8:	4815      	ldr	r0, [pc, #84]	; (10004b00 <SYSTIMER_StartTimer+0x88>)
10004aaa:	1c0b      	adds	r3, r1, #0
10004aac:	00db      	lsls	r3, r3, #3
10004aae:	185b      	adds	r3, r3, r1
10004ab0:	009b      	lsls	r3, r3, #2
10004ab2:	18c3      	adds	r3, r0, r3
10004ab4:	3318      	adds	r3, #24
10004ab6:	685b      	ldr	r3, [r3, #4]
10004ab8:	1c59      	adds	r1, r3, #1
10004aba:	4811      	ldr	r0, [pc, #68]	; (10004b00 <SYSTIMER_StartTimer+0x88>)
10004abc:	1c13      	adds	r3, r2, #0
10004abe:	00db      	lsls	r3, r3, #3
10004ac0:	189b      	adds	r3, r3, r2
10004ac2:	009b      	lsls	r3, r3, #2
10004ac4:	18c3      	adds	r3, r0, r3
10004ac6:	3318      	adds	r3, #24
10004ac8:	6019      	str	r1, [r3, #0]
    /* set timer status as SYSTIMER_STATE_RUNNING */
    g_timer_tbl[id - 1U].state = SYSTIMER_STATE_RUNNING;
10004aca:	687b      	ldr	r3, [r7, #4]
10004acc:	1e5a      	subs	r2, r3, #1
10004ace:	490c      	ldr	r1, [pc, #48]	; (10004b00 <SYSTIMER_StartTimer+0x88>)
10004ad0:	1c13      	adds	r3, r2, #0
10004ad2:	00db      	lsls	r3, r3, #3
10004ad4:	189b      	adds	r3, r3, r2
10004ad6:	009b      	lsls	r3, r3, #2
10004ad8:	18cb      	adds	r3, r1, r3
10004ada:	3308      	adds	r3, #8
10004adc:	2201      	movs	r2, #1
10004ade:	715a      	strb	r2, [r3, #5]
    /* Insert this timer into timer list */
    SYSTIMER_lInsertTimerList((id - 1U));
10004ae0:	687b      	ldr	r3, [r7, #4]
10004ae2:	3b01      	subs	r3, #1
10004ae4:	1c18      	adds	r0, r3, #0
10004ae6:	f7ff fd27 	bl	10004538 <SYSTIMER_lInsertTimerList>
    status = SYSTIMER_STATUS_SUCCESS;
10004aea:	230f      	movs	r3, #15
10004aec:	18fb      	adds	r3, r7, r3
10004aee:	2200      	movs	r2, #0
10004af0:	701a      	strb	r2, [r3, #0]
  }

  return (status);
10004af2:	230f      	movs	r3, #15
10004af4:	18fb      	adds	r3, r7, r3
10004af6:	781b      	ldrb	r3, [r3, #0]
}
10004af8:	1c18      	adds	r0, r3, #0
10004afa:	46bd      	mov	sp, r7
10004afc:	b004      	add	sp, #16
10004afe:	bd80      	pop	{r7, pc}
10004b00:	20000974 	.word	0x20000974

10004b04 <XMC_BCCU_StartDimming>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortDimming(), XMC_BCCU_ConcurrentStartDimming()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartDimming (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10004b04:	b580      	push	{r7, lr}
10004b06:	b082      	sub	sp, #8
10004b08:	af00      	add	r7, sp, #0
10004b0a:	6078      	str	r0, [r7, #4]
10004b0c:	6039      	str	r1, [r7, #0]
	bccu->DESTRCON = (uint32_t)(BCCU_DESTRCON_DE0S_Msk << dim_no);
10004b0e:	683b      	ldr	r3, [r7, #0]
10004b10:	2201      	movs	r2, #1
10004b12:	409a      	lsls	r2, r3
10004b14:	687b      	ldr	r3, [r7, #4]
10004b16:	625a      	str	r2, [r3, #36]	; 0x24
}
10004b18:	46bd      	mov	sp, r7
10004b1a:	b002      	add	sp, #8
10004b1c:	bd80      	pop	{r7, pc}
10004b1e:	46c0      	nop			; (mov r8, r8)

10004b20 <PDM_DIMMED_LED_LAMP_Init>:

/**
 * Function which initializes the BCCU peripheral registers using PDM_BCCU & DIM_BCCU APPs
 */
PDM_DIMMED_LED_LAMP_STATUS_t PDM_DIMMED_LED_LAMP_Init(PDM_DIMMED_LED_LAMP_t *handle)
{
10004b20:	b590      	push	{r4, r7, lr}
10004b22:	b087      	sub	sp, #28
10004b24:	af00      	add	r7, sp, #0
10004b26:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
10004b28:	2300      	movs	r3, #0
10004b2a:	617b      	str	r3, [r7, #20]
  uint32_t channel_mask = 0U;
10004b2c:	2300      	movs	r3, #0
10004b2e:	613b      	str	r3, [r7, #16]
  PDM_DIMMED_LED_LAMP_STATUS_t status;
  status = PDM_DIMMED_LED_LAMP_STATUS_SUCCESS;
10004b30:	230f      	movs	r3, #15
10004b32:	18fb      	adds	r3, r7, r3
10004b34:	2200      	movs	r2, #0
10004b36:	701a      	strb	r2, [r3, #0]
            (handle->no_of_leds_used <= 9U))));
#endif

  do
  {
    status = (PDM_DIMMED_LED_LAMP_STATUS_t) PDM_BCCU_Init(handle->led[count]);
10004b38:	687b      	ldr	r3, [r7, #4]
10004b3a:	697a      	ldr	r2, [r7, #20]
10004b3c:	0092      	lsls	r2, r2, #2
10004b3e:	58d3      	ldr	r3, [r2, r3]
10004b40:	220f      	movs	r2, #15
10004b42:	18bc      	adds	r4, r7, r2
10004b44:	1c18      	adds	r0, r3, #0
10004b46:	f000 f8bb 	bl	10004cc0 <PDM_BCCU_Init>
10004b4a:	1c03      	adds	r3, r0, #0
10004b4c:	7023      	strb	r3, [r4, #0]
    channel_mask |= ((uint32_t)1U << handle->led[count]->channel_no);
10004b4e:	687b      	ldr	r3, [r7, #4]
10004b50:	697a      	ldr	r2, [r7, #20]
10004b52:	0092      	lsls	r2, r2, #2
10004b54:	58d3      	ldr	r3, [r2, r3]
10004b56:	69db      	ldr	r3, [r3, #28]
10004b58:	1c1a      	adds	r2, r3, #0
10004b5a:	2301      	movs	r3, #1
10004b5c:	4093      	lsls	r3, r2
10004b5e:	693a      	ldr	r2, [r7, #16]
10004b60:	4313      	orrs	r3, r2
10004b62:	613b      	str	r3, [r7, #16]
    if((PDM_DIMMED_LED_LAMP_CTRL_METHOD_DIRECT_PDM != handle->method) && (PDM_DIMMED_LED_LAMP_STATUS_SUCCESS == status))
    {
      status = PDM_DIMMED_LED_LAMP_lPeakCurCtrlInit(handle, count);
    }
#endif
    count++;
10004b64:	697b      	ldr	r3, [r7, #20]
10004b66:	3301      	adds	r3, #1
10004b68:	617b      	str	r3, [r7, #20]
  } while ((count < (handle->no_of_leds_used)) && (status == PDM_DIMMED_LED_LAMP_STATUS_SUCCESS));
10004b6a:	687b      	ldr	r3, [r7, #4]
10004b6c:	2239      	movs	r2, #57	; 0x39
10004b6e:	5c9b      	ldrb	r3, [r3, r2]
10004b70:	1e1a      	subs	r2, r3, #0
10004b72:	697b      	ldr	r3, [r7, #20]
10004b74:	429a      	cmp	r2, r3
10004b76:	d904      	bls.n	10004b82 <PDM_DIMMED_LED_LAMP_Init+0x62>
10004b78:	230f      	movs	r3, #15
10004b7a:	18fb      	adds	r3, r7, r3
10004b7c:	781b      	ldrb	r3, [r3, #0]
10004b7e:	2b00      	cmp	r3, #0
10004b80:	d0da      	beq.n	10004b38 <PDM_DIMMED_LED_LAMP_Init+0x18>

  if (PDM_DIMMED_LED_LAMP_STATUS_SUCCESS == status)
10004b82:	230f      	movs	r3, #15
10004b84:	18fb      	adds	r3, r7, r3
10004b86:	781b      	ldrb	r3, [r3, #0]
10004b88:	2b00      	cmp	r3, #0
10004b8a:	d117      	bne.n	10004bbc <PDM_DIMMED_LED_LAMP_Init+0x9c>
  {
    /* Updating the channel mask into PDM_DIMMED_LED_LAMP handle */
    handle->led_channel_mask = (uint16_t)channel_mask;
10004b8c:	693b      	ldr	r3, [r7, #16]
10004b8e:	b29a      	uxth	r2, r3
10004b90:	687b      	ldr	r3, [r7, #4]
10004b92:	861a      	strh	r2, [r3, #48]	; 0x30
#if (1U == PDM_DIMMED_LED_LAMP_DIMAPP_USED)
    if (true == handle->dimming_used)
10004b94:	687b      	ldr	r3, [r7, #4]
10004b96:	223a      	movs	r2, #58	; 0x3a
10004b98:	5c9b      	ldrb	r3, [r3, r2]
10004b9a:	2b00      	cmp	r3, #0
10004b9c:	d00e      	beq.n	10004bbc <PDM_DIMMED_LED_LAMP_Init+0x9c>
    {
      status = (PDM_DIMMED_LED_LAMP_STATUS_t) DIM_BCCU_Init (handle->dim_engine);
10004b9e:	687b      	ldr	r3, [r7, #4]
10004ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004ba2:	220f      	movs	r2, #15
10004ba4:	18bc      	adds	r4, r7, r2
10004ba6:	1c18      	adds	r0, r3, #0
10004ba8:	f001 fffa 	bl	10006ba0 <DIM_BCCU_Init>
10004bac:	1c03      	adds	r3, r0, #0
10004bae:	7023      	strb	r3, [r4, #0]
      /* Updating the dimming engine number into PDM_DIMMED_LED_LAMP handle */
      handle->dim_no = (uint8_t)(handle->dim_engine->dim_engine_num);
10004bb0:	687b      	ldr	r3, [r7, #4]
10004bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004bb4:	7b59      	ldrb	r1, [r3, #13]
10004bb6:	687b      	ldr	r3, [r7, #4]
10004bb8:	2238      	movs	r2, #56	; 0x38
10004bba:	5499      	strb	r1, [r3, r2]
    }
#endif
  }
  return (status);
10004bbc:	230f      	movs	r3, #15
10004bbe:	18fb      	adds	r3, r7, r3
10004bc0:	781b      	ldrb	r3, [r3, #0]
}
10004bc2:	1c18      	adds	r0, r3, #0
10004bc4:	46bd      	mov	sp, r7
10004bc6:	b007      	add	sp, #28
10004bc8:	bd90      	pop	{r4, r7, pc}
10004bca:	46c0      	nop			; (mov r8, r8)

10004bcc <PDM_DIMMED_LED_LAMP_SetColor>:
 *
 * @param  handle with pointers to static and dynamic content.
 * @return none.<BR>
 */
void PDM_DIMMED_LED_LAMP_SetColor(PDM_DIMMED_LED_LAMP_t *handle)
{
10004bcc:	b580      	push	{r7, lr}
10004bce:	b084      	sub	sp, #16
10004bd0:	af00      	add	r7, sp, #0
10004bd2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  uint32_t count = 0U;
10004bd4:	2300      	movs	r3, #0
10004bd6:	60fb      	str	r3, [r7, #12]
  BCCU_CH_Type *ch_ptr;
  for (count = 0U; count < handle->no_of_leds_used; count++)
10004bd8:	2300      	movs	r3, #0
10004bda:	60fb      	str	r3, [r7, #12]
10004bdc:	e01b      	b.n	10004c16 <PDM_DIMMED_LED_LAMP_SetColor+0x4a>
  {
    ch_ptr = handle->led[count]->bccu_ch;
10004bde:	687b      	ldr	r3, [r7, #4]
10004be0:	68fa      	ldr	r2, [r7, #12]
10004be2:	0092      	lsls	r2, r2, #2
10004be4:	58d3      	ldr	r3, [r2, r3]
10004be6:	691b      	ldr	r3, [r3, #16]
10004be8:	60bb      	str	r3, [r7, #8]
    XMC_BCCU_CH_SetTargetIntensity(ch_ptr, handle->config->led_intensity[count]);
10004bea:	687b      	ldr	r3, [r7, #4]
10004bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004bee:	68fa      	ldr	r2, [r7, #12]
10004bf0:	0052      	lsls	r2, r2, #1
10004bf2:	5ad3      	ldrh	r3, [r2, r3]
10004bf4:	1c1a      	adds	r2, r3, #0
10004bf6:	68bb      	ldr	r3, [r7, #8]
10004bf8:	1c18      	adds	r0, r3, #0
10004bfa:	1c11      	adds	r1, r2, #0
10004bfc:	f7fe f8d8 	bl	10002db0 <XMC_BCCU_CH_SetTargetIntensity>
    XMC_BCCU_CH_SetLinearWalkPrescaler(ch_ptr, handle->linearwalk_prescaler);
10004c00:	687b      	ldr	r3, [r7, #4]
10004c02:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
10004c04:	1c1a      	adds	r2, r3, #0
10004c06:	68bb      	ldr	r3, [r7, #8]
10004c08:	1c18      	adds	r0, r3, #0
10004c0a:	1c11      	adds	r1, r2, #0
10004c0c:	f7fe f8b8 	bl	10002d80 <XMC_BCCU_CH_SetLinearWalkPrescaler>
void PDM_DIMMED_LED_LAMP_SetColor(PDM_DIMMED_LED_LAMP_t *handle)
{
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  uint32_t count = 0U;
  BCCU_CH_Type *ch_ptr;
  for (count = 0U; count < handle->no_of_leds_used; count++)
10004c10:	68fb      	ldr	r3, [r7, #12]
10004c12:	3301      	adds	r3, #1
10004c14:	60fb      	str	r3, [r7, #12]
10004c16:	687b      	ldr	r3, [r7, #4]
10004c18:	2239      	movs	r2, #57	; 0x39
10004c1a:	5c9b      	ldrb	r3, [r3, r2]
10004c1c:	1e1a      	subs	r2, r3, #0
10004c1e:	68fb      	ldr	r3, [r7, #12]
10004c20:	429a      	cmp	r2, r3
10004c22:	d8dc      	bhi.n	10004bde <PDM_DIMMED_LED_LAMP_SetColor+0x12>
    ch_ptr = handle->led[count]->bccu_ch;
    XMC_BCCU_CH_SetTargetIntensity(ch_ptr, handle->config->led_intensity[count]);
    XMC_BCCU_CH_SetLinearWalkPrescaler(ch_ptr, handle->linearwalk_prescaler);
  }

  XMC_BCCU_ConcurrentStartLinearWalk(handle->led[0]->bccu_regs, handle->led_channel_mask);
10004c24:	687b      	ldr	r3, [r7, #4]
10004c26:	681b      	ldr	r3, [r3, #0]
10004c28:	681a      	ldr	r2, [r3, #0]
10004c2a:	687b      	ldr	r3, [r7, #4]
10004c2c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
10004c2e:	1c10      	adds	r0, r2, #0
10004c30:	1c19      	adds	r1, r3, #0
10004c32:	f7fd ffff 	bl	10002c34 <XMC_BCCU_ConcurrentStartLinearWalk>
}
10004c36:	46bd      	mov	sp, r7
10004c38:	b004      	add	sp, #16
10004c3a:	bd80      	pop	{r7, pc}

10004c3c <PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv>:
 * @param dim_div
 * @param dim_prescaler
 * @return none.<BR>
 */
void PDM_DIMMED_LED_LAMP_SetDimLevelExponentialAdv(PDM_DIMMED_LED_LAMP_t *handle, uint32_t dim_div ,uint32_t dim_prescaler)
{
10004c3c:	b580      	push	{r7, lr}
10004c3e:	b086      	sub	sp, #24
10004c40:	af00      	add	r7, sp, #0
10004c42:	60f8      	str	r0, [r7, #12]
10004c44:	60b9      	str	r1, [r7, #8]
10004c46:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("PDM_DIMMED_LED_LAMP APP handle function pointer uninitialized", (handle != NULL));
  BCCU_Type *global_ptr;
  BCCU_DE_Type *dim_ptr;
  global_ptr = handle->led[0]->bccu_regs;
10004c48:	68fb      	ldr	r3, [r7, #12]
10004c4a:	681b      	ldr	r3, [r3, #0]
10004c4c:	681b      	ldr	r3, [r3, #0]
10004c4e:	617b      	str	r3, [r7, #20]
  dim_ptr = handle->dim_engine->bccu_de_regs;
10004c50:	68fb      	ldr	r3, [r7, #12]
10004c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004c54:	681b      	ldr	r3, [r3, #0]
10004c56:	613b      	str	r3, [r7, #16]

  XMC_BCCU_SetDimClockPrescaler(global_ptr, dim_prescaler);
10004c58:	697a      	ldr	r2, [r7, #20]
10004c5a:	687b      	ldr	r3, [r7, #4]
10004c5c:	1c10      	adds	r0, r2, #0
10004c5e:	1c19      	adds	r1, r3, #0
10004c60:	f7fd ffd0 	bl	10002c04 <XMC_BCCU_SetDimClockPrescaler>
  XMC_BCCU_DIM_SetDimDivider(dim_ptr, dim_div);
10004c64:	693a      	ldr	r2, [r7, #16]
10004c66:	68bb      	ldr	r3, [r7, #8]
10004c68:	1c10      	adds	r0, r2, #0
10004c6a:	1c19      	adds	r1, r3, #0
10004c6c:	f7fe f8c4 	bl	10002df8 <XMC_BCCU_DIM_SetDimDivider>
  XMC_BCCU_DIM_SetTargetDimmingLevel(dim_ptr, handle->config->dim_level);
10004c70:	68fb      	ldr	r3, [r7, #12]
10004c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
10004c74:	8a5b      	ldrh	r3, [r3, #18]
10004c76:	1c1a      	adds	r2, r3, #0
10004c78:	693b      	ldr	r3, [r7, #16]
10004c7a:	1c18      	adds	r0, r3, #0
10004c7c:	1c11      	adds	r1, r2, #0
10004c7e:	f7fe f8af 	bl	10002de0 <XMC_BCCU_DIM_SetTargetDimmingLevel>
  XMC_BCCU_StartDimming(global_ptr, handle->dim_no);
10004c82:	68fb      	ldr	r3, [r7, #12]
10004c84:	2238      	movs	r2, #56	; 0x38
10004c86:	5c9b      	ldrb	r3, [r3, r2]
10004c88:	1c1a      	adds	r2, r3, #0
10004c8a:	697b      	ldr	r3, [r7, #20]
10004c8c:	1c18      	adds	r0, r3, #0
10004c8e:	1c11      	adds	r1, r2, #0
10004c90:	f7ff ff38 	bl	10004b04 <XMC_BCCU_StartDimming>
}
10004c94:	46bd      	mov	sp, r7
10004c96:	b006      	add	sp, #24
10004c98:	bd80      	pop	{r7, pc}
10004c9a:	46c0      	nop			; (mov r8, r8)

10004c9c <XMC_BCCU_StartLinearWalk>:
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortLinearWalk(), XMC_BCCU_CH_SetTargetIntensity(), XMC_BCCU_IsLinearWalkComplete(),
 * XMC_BCCU_ConcurrentStartLinearWalk()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartLinearWalk (XMC_BCCU_t *const bccu, uint32_t chan_no)
{
10004c9c:	b580      	push	{r7, lr}
10004c9e:	b082      	sub	sp, #8
10004ca0:	af00      	add	r7, sp, #0
10004ca2:	6078      	str	r0, [r7, #4]
10004ca4:	6039      	str	r1, [r7, #0]
  bccu->CHSTRCON |= (uint32_t)(BCCU_CHSTRCON_CH0S_Msk << chan_no);
10004ca6:	687b      	ldr	r3, [r7, #4]
10004ca8:	699a      	ldr	r2, [r3, #24]
10004caa:	683b      	ldr	r3, [r7, #0]
10004cac:	2101      	movs	r1, #1
10004cae:	4099      	lsls	r1, r3
10004cb0:	1c0b      	adds	r3, r1, #0
10004cb2:	431a      	orrs	r2, r3
10004cb4:	687b      	ldr	r3, [r7, #4]
10004cb6:	619a      	str	r2, [r3, #24]
}
10004cb8:	46bd      	mov	sp, r7
10004cba:	b002      	add	sp, #8
10004cbc:	bd80      	pop	{r7, pc}
10004cbe:	46c0      	nop			; (mov r8, r8)

10004cc0 <PDM_BCCU_Init>:
 * @brief This function Initializes a  PDM_BCCU APP instances based on user
 *          configuration.
 */

PDM_BCCU_STATUS_t PDM_BCCU_Init(PDM_BCCU_t * handle)
{
10004cc0:	b590      	push	{r4, r7, lr}
10004cc2:	b085      	sub	sp, #20
10004cc4:	af00      	add	r7, sp, #0
10004cc6:	6078      	str	r0, [r7, #4]
            (handle->intensity <= 4095U) && (handle->output_level <= 1) && (handle->trigger_line <= 1))));

  /* Checking for initialization state of the instance */

  /* GLOBAL_BCCU APP Initialization for XMC1000 devices */
  status = (PDM_BCCU_STATUS_t)GLOBAL_BCCU_Init(handle->global_bccu_handleptr);
10004cc8:	687b      	ldr	r3, [r7, #4]
10004cca:	695b      	ldr	r3, [r3, #20]
10004ccc:	220f      	movs	r2, #15
10004cce:	18bc      	adds	r4, r7, r2
10004cd0:	1c18      	adds	r0, r3, #0
10004cd2:	f000 f961 	bl	10004f98 <GLOBAL_BCCU_Init>
10004cd6:	1c03      	adds	r3, r0, #0
10004cd8:	7023      	strb	r3, [r4, #0]
  if (status != PDM_BCCU_STATUS_FAILURE)
10004cda:	230f      	movs	r3, #15
10004cdc:	18fb      	adds	r3, r7, r3
10004cde:	781b      	ldrb	r3, [r3, #0]
10004ce0:	2b01      	cmp	r3, #1
10004ce2:	d100      	bne.n	10004ce6 <PDM_BCCU_Init+0x26>
10004ce4:	e07a      	b.n	10004ddc <PDM_BCCU_Init+0x11c>
  {
    if (true == handle->output_pin_enable)
10004ce6:	687b      	ldr	r3, [r7, #4]
10004ce8:	222d      	movs	r2, #45	; 0x2d
10004cea:	5c9b      	ldrb	r3, [r3, r2]
10004cec:	2b00      	cmp	r3, #0
10004cee:	d00b      	beq.n	10004d08 <PDM_BCCU_Init+0x48>
    {
      /* Hardware initialization based on UI */
      XMC_GPIO_Init(handle->gpio_port, handle->gpio_pin, handle->gpio_config);
10004cf0:	687b      	ldr	r3, [r7, #4]
10004cf2:	68d9      	ldr	r1, [r3, #12]
10004cf4:	687b      	ldr	r3, [r7, #4]
10004cf6:	222c      	movs	r2, #44	; 0x2c
10004cf8:	5c9a      	ldrb	r2, [r3, r2]
10004cfa:	687b      	ldr	r3, [r7, #4]
10004cfc:	689b      	ldr	r3, [r3, #8]
10004cfe:	1c08      	adds	r0, r1, #0
10004d00:	1c11      	adds	r1, r2, #0
10004d02:	1c1a      	adds	r2, r3, #0
10004d04:	f7fd fd56 	bl	100027b4 <XMC_GPIO_Init>
    }
    XMC_BCCU_SetOutputPassiveLevel(handle->bccu_regs, handle->channel_no,
10004d08:	687b      	ldr	r3, [r7, #4]
10004d0a:	6819      	ldr	r1, [r3, #0]
10004d0c:	687b      	ldr	r3, [r7, #4]
10004d0e:	69da      	ldr	r2, [r3, #28]
10004d10:	687b      	ldr	r3, [r7, #4]
10004d12:	7e5b      	ldrb	r3, [r3, #25]
10004d14:	1c08      	adds	r0, r1, #0
10004d16:	1c11      	adds	r1, r2, #0
10004d18:	1c1a      	adds	r2, r3, #0
10004d1a:	f7fd ffab 	bl	10002c74 <XMC_BCCU_SetOutputPassiveLevel>
    		                      (XMC_BCCU_CH_ACTIVE_LEVEL_t)handle->output_level);
    if (true == handle->trap_enable)
10004d1e:	687b      	ldr	r3, [r7, #4]
10004d20:	222e      	movs	r2, #46	; 0x2e
10004d22:	5c9b      	ldrb	r3, [r3, r2]
10004d24:	2b00      	cmp	r3, #0
10004d26:	d007      	beq.n	10004d38 <PDM_BCCU_Init+0x78>
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
10004d28:	687b      	ldr	r3, [r7, #4]
10004d2a:	681a      	ldr	r2, [r3, #0]
10004d2c:	687b      	ldr	r3, [r7, #4]
10004d2e:	69db      	ldr	r3, [r3, #28]
10004d30:	1c10      	adds	r0, r2, #0
10004d32:	1c19      	adds	r1, r3, #0
10004d34:	f7fd ffb2 	bl	10002c9c <XMC_BCCU_EnableTrap>
    }
    if ((bool)true == handle->trigger_en)
10004d38:	687b      	ldr	r3, [r7, #4]
10004d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10004d3c:	2b01      	cmp	r3, #1
10004d3e:	d11d      	bne.n	10004d7c <PDM_BCCU_Init+0xbc>
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004d40:	687b      	ldr	r3, [r7, #4]
10004d42:	691a      	ldr	r2, [r3, #16]
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
10004d44:	687b      	ldr	r3, [r7, #4]
10004d46:	685b      	ldr	r3, [r3, #4]
10004d48:	785b      	ldrb	r3, [r3, #1]
10004d4a:	075b      	lsls	r3, r3, #29
10004d4c:	0fdb      	lsrs	r3, r3, #31
10004d4e:	b2db      	uxtb	r3, r3
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
    }
    if ((bool)true == handle->trigger_en)
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004d50:	1c19      	adds	r1, r3, #0
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
10004d52:	687b      	ldr	r3, [r7, #4]
10004d54:	685b      	ldr	r3, [r3, #4]
10004d56:	785b      	ldrb	r3, [r3, #1]
10004d58:	071b      	lsls	r3, r3, #28
10004d5a:	0fdb      	lsrs	r3, r3, #31
10004d5c:	b2db      	uxtb	r3, r3
    {
      XMC_BCCU_EnableTrap (handle->bccu_regs, handle->channel_no);
    }
    if ((bool)true == handle->trigger_en)
    {
      XMC_BCCU_CH_ConfigTrigger(handle->bccu_ch,
10004d5e:	1c10      	adds	r0, r2, #0
10004d60:	1c1a      	adds	r2, r3, #0
10004d62:	f7fd ffe9 	bl	10002d38 <XMC_BCCU_CH_ConfigTrigger>
                               (XMC_BCCU_CH_TRIG_EDGE_t)handle->config->trig_edge,handle->config->force_trig_en);
      XMC_BCCU_EnableChannelTrigger (handle->bccu_regs, handle->channel_no,
10004d66:	687b      	ldr	r3, [r7, #4]
10004d68:	6819      	ldr	r1, [r3, #0]
10004d6a:	687b      	ldr	r3, [r7, #4]
10004d6c:	69da      	ldr	r2, [r3, #28]
10004d6e:	687b      	ldr	r3, [r7, #4]
10004d70:	7e9b      	ldrb	r3, [r3, #26]
10004d72:	1c08      	adds	r0, r1, #0
10004d74:	1c11      	adds	r1, r2, #0
10004d76:	1c1a      	adds	r2, r3, #0
10004d78:	f7fd ffa2 	bl	10002cc0 <XMC_BCCU_EnableChannelTrigger>
    		                        (XMC_BCCU_CH_TRIGOUT_t)handle->trigger_line);
    }
    XMC_BCCU_CH_Init(handle->bccu_ch, handle->config);
10004d7c:	687b      	ldr	r3, [r7, #4]
10004d7e:	691a      	ldr	r2, [r3, #16]
10004d80:	687b      	ldr	r3, [r7, #4]
10004d82:	685b      	ldr	r3, [r3, #4]
10004d84:	1c10      	adds	r0, r2, #0
10004d86:	1c19      	adds	r1, r3, #0
10004d88:	f7fd ffc2 	bl	10002d10 <XMC_BCCU_CH_Init>

    if (PDM_BCCU_ENABLE_AT_INIT_TRUE == handle->channel_enable_at_init)
10004d8c:	687b      	ldr	r3, [r7, #4]
10004d8e:	7e1b      	ldrb	r3, [r3, #24]
10004d90:	2b01      	cmp	r3, #1
10004d92:	d11f      	bne.n	10004dd4 <PDM_BCCU_Init+0x114>
    {
      /* To set the linear walker prescaler factor of a BCCU channel */
      XMC_BCCU_CH_SetLinearWalkPrescaler(handle->bccu_ch, handle->linear_walk_time);
10004d94:	687b      	ldr	r3, [r7, #4]
10004d96:	691a      	ldr	r2, [r3, #16]
10004d98:	687b      	ldr	r3, [r7, #4]
10004d9a:	6a1b      	ldr	r3, [r3, #32]
10004d9c:	1c10      	adds	r0, r2, #0
10004d9e:	1c19      	adds	r1, r3, #0
10004da0:	f7fd ffee 	bl	10002d80 <XMC_BCCU_CH_SetLinearWalkPrescaler>

      /* Channel Enable at Initialization for XMC1000 devices */
      XMC_BCCU_EnableChannel(handle->bccu_regs, handle->channel_no);
10004da4:	687b      	ldr	r3, [r7, #4]
10004da6:	681a      	ldr	r2, [r3, #0]
10004da8:	687b      	ldr	r3, [r7, #4]
10004daa:	69db      	ldr	r3, [r3, #28]
10004dac:	1c10      	adds	r0, r2, #0
10004dae:	1c19      	adds	r1, r3, #0
10004db0:	f7fd ff4e 	bl	10002c50 <XMC_BCCU_EnableChannel>

      /* To set the set the channel target intensity */
      XMC_BCCU_CH_SetTargetIntensity(handle->bccu_ch, handle->intensity);
10004db4:	687b      	ldr	r3, [r7, #4]
10004db6:	691a      	ldr	r2, [r3, #16]
10004db8:	687b      	ldr	r3, [r7, #4]
10004dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10004dbc:	1c10      	adds	r0, r2, #0
10004dbe:	1c19      	adds	r1, r3, #0
10004dc0:	f7fd fff6 	bl	10002db0 <XMC_BCCU_CH_SetTargetIntensity>

      /* To Start Linear Walk of channel */
      XMC_BCCU_StartLinearWalk(handle->bccu_regs,handle->channel_no);
10004dc4:	687b      	ldr	r3, [r7, #4]
10004dc6:	681a      	ldr	r2, [r3, #0]
10004dc8:	687b      	ldr	r3, [r7, #4]
10004dca:	69db      	ldr	r3, [r3, #28]
10004dcc:	1c10      	adds	r0, r2, #0
10004dce:	1c19      	adds	r1, r3, #0
10004dd0:	f7ff ff64 	bl	10004c9c <XMC_BCCU_StartLinearWalk>
    }
    /* Return status after updation */
    status = PDM_BCCU_STATUS_SUCCESS;
10004dd4:	230f      	movs	r3, #15
10004dd6:	18fb      	adds	r3, r7, r3
10004dd8:	2200      	movs	r2, #0
10004dda:	701a      	strb	r2, [r3, #0]
  }
  return (status);
10004ddc:	230f      	movs	r3, #15
10004dde:	18fb      	adds	r3, r7, r3
10004de0:	781b      	ldrb	r3, [r3, #0]
}
10004de2:	1c18      	adds	r0, r3, #0
10004de4:	46bd      	mov	sp, r7
10004de6:	b005      	add	sp, #20
10004de8:	bd90      	pop	{r4, r7, pc}
10004dea:	46c0      	nop			; (mov r8, r8)

10004dec <PDM_BCCU_SetIntensity>:
}
/**
* @brief API to Set Channel Intensity.
*/
void PDM_BCCU_SetIntensity(PDM_BCCU_t *handle, uint32_t intensity)
{
10004dec:	b580      	push	{r7, lr}
10004dee:	b082      	sub	sp, #8
10004df0:	af00      	add	r7, sp, #0
10004df2:	6078      	str	r0, [r7, #4]
10004df4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("PDM_BCCU_SetIntensity: handler null pointer", handle != NULL);
  XMC_BCCU_CH_SetTargetIntensity(handle->bccu_ch, intensity);
10004df6:	687b      	ldr	r3, [r7, #4]
10004df8:	691a      	ldr	r2, [r3, #16]
10004dfa:	683b      	ldr	r3, [r7, #0]
10004dfc:	1c10      	adds	r0, r2, #0
10004dfe:	1c19      	adds	r1, r3, #0
10004e00:	f7fd ffd6 	bl	10002db0 <XMC_BCCU_CH_SetTargetIntensity>
}
10004e04:	46bd      	mov	sp, r7
10004e06:	b002      	add	sp, #8
10004e08:	bd80      	pop	{r7, pc}
10004e0a:	46c0      	nop			; (mov r8, r8)

10004e0c <PDM_BCCU_SetLinearWalk>:

/**
* @brief API to Set Linear Walk.
*/
void PDM_BCCU_SetLinearWalk(PDM_BCCU_t *handle, uint32_t prescalar)
{
10004e0c:	b580      	push	{r7, lr}
10004e0e:	b082      	sub	sp, #8
10004e10:	af00      	add	r7, sp, #0
10004e12:	6078      	str	r0, [r7, #4]
10004e14:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("PDM_BCCU_SetLinearWalk: handler null pointer", handle != NULL);
  XMC_BCCU_CH_SetLinearWalkPrescaler(handle->bccu_ch, prescalar);
10004e16:	687b      	ldr	r3, [r7, #4]
10004e18:	691a      	ldr	r2, [r3, #16]
10004e1a:	683b      	ldr	r3, [r7, #0]
10004e1c:	1c10      	adds	r0, r2, #0
10004e1e:	1c19      	adds	r1, r3, #0
10004e20:	f7fd ffae 	bl	10002d80 <XMC_BCCU_CH_SetLinearWalkPrescaler>
}
10004e24:	46bd      	mov	sp, r7
10004e26:	b002      	add	sp, #8
10004e28:	bd80      	pop	{r7, pc}
10004e2a:	46c0      	nop			; (mov r8, r8)

10004e2c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10004e2c:	b580      	push	{r7, lr}
10004e2e:	b082      	sub	sp, #8
10004e30:	af00      	add	r7, sp, #0
10004e32:	1c02      	adds	r2, r0, #0
10004e34:	1dfb      	adds	r3, r7, #7
10004e36:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
10004e38:	4b06      	ldr	r3, [pc, #24]	; (10004e54 <NVIC_EnableIRQ+0x28>)
10004e3a:	1dfa      	adds	r2, r7, #7
10004e3c:	7812      	ldrb	r2, [r2, #0]
10004e3e:	1c11      	adds	r1, r2, #0
10004e40:	221f      	movs	r2, #31
10004e42:	400a      	ands	r2, r1
10004e44:	2101      	movs	r1, #1
10004e46:	4091      	lsls	r1, r2
10004e48:	1c0a      	adds	r2, r1, #0
10004e4a:	601a      	str	r2, [r3, #0]
}
10004e4c:	46bd      	mov	sp, r7
10004e4e:	b002      	add	sp, #8
10004e50:	bd80      	pop	{r7, pc}
10004e52:	46c0      	nop			; (mov r8, r8)
10004e54:	e000e100 	.word	0xe000e100

10004e58 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10004e58:	b5b0      	push	{r4, r5, r7, lr}
10004e5a:	b082      	sub	sp, #8
10004e5c:	af00      	add	r7, sp, #0
10004e5e:	1c02      	adds	r2, r0, #0
10004e60:	6039      	str	r1, [r7, #0]
10004e62:	1dfb      	adds	r3, r7, #7
10004e64:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
10004e66:	1dfb      	adds	r3, r7, #7
10004e68:	781b      	ldrb	r3, [r3, #0]
10004e6a:	2b7f      	cmp	r3, #127	; 0x7f
10004e6c:	d92f      	bls.n	10004ece <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004e6e:	4c2d      	ldr	r4, [pc, #180]	; (10004f24 <NVIC_SetPriority+0xcc>)
10004e70:	1dfb      	adds	r3, r7, #7
10004e72:	781b      	ldrb	r3, [r3, #0]
10004e74:	1c1a      	adds	r2, r3, #0
10004e76:	230f      	movs	r3, #15
10004e78:	4013      	ands	r3, r2
10004e7a:	3b08      	subs	r3, #8
10004e7c:	0899      	lsrs	r1, r3, #2
10004e7e:	4a29      	ldr	r2, [pc, #164]	; (10004f24 <NVIC_SetPriority+0xcc>)
10004e80:	1dfb      	adds	r3, r7, #7
10004e82:	781b      	ldrb	r3, [r3, #0]
10004e84:	1c18      	adds	r0, r3, #0
10004e86:	230f      	movs	r3, #15
10004e88:	4003      	ands	r3, r0
10004e8a:	3b08      	subs	r3, #8
10004e8c:	089b      	lsrs	r3, r3, #2
10004e8e:	3306      	adds	r3, #6
10004e90:	009b      	lsls	r3, r3, #2
10004e92:	18d3      	adds	r3, r2, r3
10004e94:	685b      	ldr	r3, [r3, #4]
10004e96:	1dfa      	adds	r2, r7, #7
10004e98:	7812      	ldrb	r2, [r2, #0]
10004e9a:	1c10      	adds	r0, r2, #0
10004e9c:	2203      	movs	r2, #3
10004e9e:	4002      	ands	r2, r0
10004ea0:	00d2      	lsls	r2, r2, #3
10004ea2:	1c10      	adds	r0, r2, #0
10004ea4:	22ff      	movs	r2, #255	; 0xff
10004ea6:	4082      	lsls	r2, r0
10004ea8:	43d2      	mvns	r2, r2
10004eaa:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004eac:	683b      	ldr	r3, [r7, #0]
10004eae:	019b      	lsls	r3, r3, #6
10004eb0:	20ff      	movs	r0, #255	; 0xff
10004eb2:	4003      	ands	r3, r0
10004eb4:	1df8      	adds	r0, r7, #7
10004eb6:	7800      	ldrb	r0, [r0, #0]
10004eb8:	1c05      	adds	r5, r0, #0
10004eba:	2003      	movs	r0, #3
10004ebc:	4028      	ands	r0, r5
10004ebe:	00c0      	lsls	r0, r0, #3
10004ec0:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004ec2:	431a      	orrs	r2, r3
10004ec4:	1d8b      	adds	r3, r1, #6
10004ec6:	009b      	lsls	r3, r3, #2
10004ec8:	18e3      	adds	r3, r4, r3
10004eca:	605a      	str	r2, [r3, #4]
10004ecc:	e026      	b.n	10004f1c <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004ece:	4c16      	ldr	r4, [pc, #88]	; (10004f28 <NVIC_SetPriority+0xd0>)
10004ed0:	1dfb      	adds	r3, r7, #7
10004ed2:	781b      	ldrb	r3, [r3, #0]
10004ed4:	b25b      	sxtb	r3, r3
10004ed6:	089b      	lsrs	r3, r3, #2
10004ed8:	4913      	ldr	r1, [pc, #76]	; (10004f28 <NVIC_SetPriority+0xd0>)
10004eda:	1dfa      	adds	r2, r7, #7
10004edc:	7812      	ldrb	r2, [r2, #0]
10004ede:	b252      	sxtb	r2, r2
10004ee0:	0892      	lsrs	r2, r2, #2
10004ee2:	32c0      	adds	r2, #192	; 0xc0
10004ee4:	0092      	lsls	r2, r2, #2
10004ee6:	5852      	ldr	r2, [r2, r1]
10004ee8:	1df9      	adds	r1, r7, #7
10004eea:	7809      	ldrb	r1, [r1, #0]
10004eec:	1c08      	adds	r0, r1, #0
10004eee:	2103      	movs	r1, #3
10004ef0:	4001      	ands	r1, r0
10004ef2:	00c9      	lsls	r1, r1, #3
10004ef4:	1c08      	adds	r0, r1, #0
10004ef6:	21ff      	movs	r1, #255	; 0xff
10004ef8:	4081      	lsls	r1, r0
10004efa:	43c9      	mvns	r1, r1
10004efc:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10004efe:	683a      	ldr	r2, [r7, #0]
10004f00:	0192      	lsls	r2, r2, #6
10004f02:	20ff      	movs	r0, #255	; 0xff
10004f04:	4002      	ands	r2, r0
10004f06:	1df8      	adds	r0, r7, #7
10004f08:	7800      	ldrb	r0, [r0, #0]
10004f0a:	1c05      	adds	r5, r0, #0
10004f0c:	2003      	movs	r0, #3
10004f0e:	4028      	ands	r0, r5
10004f10:	00c0      	lsls	r0, r0, #3
10004f12:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10004f14:	430a      	orrs	r2, r1
10004f16:	33c0      	adds	r3, #192	; 0xc0
10004f18:	009b      	lsls	r3, r3, #2
10004f1a:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10004f1c:	46bd      	mov	sp, r7
10004f1e:	b002      	add	sp, #8
10004f20:	bdb0      	pop	{r4, r5, r7, pc}
10004f22:	46c0      	nop			; (mov r8, r8)
10004f24:	e000ed00 	.word	0xe000ed00
10004f28:	e000e100 	.word	0xe000e100

10004f2c <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
10004f2c:	b580      	push	{r7, lr}
10004f2e:	b082      	sub	sp, #8
10004f30:	af00      	add	r7, sp, #0
10004f32:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
10004f34:	687b      	ldr	r3, [r7, #4]
10004f36:	781b      	ldrb	r3, [r3, #0]
10004f38:	b25b      	sxtb	r3, r3
10004f3a:	1c18      	adds	r0, r3, #0
10004f3c:	f7ff ff76 	bl	10004e2c <NVIC_EnableIRQ>
}
10004f40:	46bd      	mov	sp, r7
10004f42:	b002      	add	sp, #8
10004f44:	bd80      	pop	{r7, pc}
10004f46:	46c0      	nop			; (mov r8, r8)

10004f48 <INTERRUPT_Init>:

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
10004f48:	b580      	push	{r7, lr}
10004f4a:	b082      	sub	sp, #8
10004f4c:	af00      	add	r7, sp, #0
10004f4e:	6078      	str	r0, [r7, #4]
    INTERRUPT_Enable(handler);
  }
#endif

#if(UC_FAMILY == XMC1)
  NVIC_SetPriority(handler->node, handler->priority);
10004f50:	687b      	ldr	r3, [r7, #4]
10004f52:	781a      	ldrb	r2, [r3, #0]
10004f54:	687b      	ldr	r3, [r7, #4]
10004f56:	785b      	ldrb	r3, [r3, #1]
10004f58:	1c19      	adds	r1, r3, #0
10004f5a:	b253      	sxtb	r3, r2
10004f5c:	1c18      	adds	r0, r3, #0
10004f5e:	f7ff ff7b 	bl	10004e58 <NVIC_SetPriority>
#if (UC_SERIES == XMC14)
  XMC_SCU_SetInterruptControl((uint8_t)handler->node, (XMC_SCU_IRQCTRL_t)((handler->node << 8) | handler->irqctrl));
#endif

  /* Enable the interrupt if enable_at_init is enabled */
  if (handler->enable_at_init == true)
10004f62:	687b      	ldr	r3, [r7, #4]
10004f64:	789b      	ldrb	r3, [r3, #2]
10004f66:	2b00      	cmp	r3, #0
10004f68:	d003      	beq.n	10004f72 <INTERRUPT_Init+0x2a>
  {
    INTERRUPT_Enable(handler);
10004f6a:	687b      	ldr	r3, [r7, #4]
10004f6c:	1c18      	adds	r0, r3, #0
10004f6e:	f7ff ffdd 	bl	10004f2c <INTERRUPT_Enable>
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
10004f72:	2300      	movs	r3, #0
}
10004f74:	1c18      	adds	r0, r3, #0
10004f76:	46bd      	mov	sp, r7
10004f78:	b002      	add	sp, #8
10004f7a:	bd80      	pop	{r7, pc}

10004f7c <XMC_BCCU_EnableInterrupt>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_DisableInterrupt()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_EnableInterrupt (XMC_BCCU_t *const bccu, uint32_t event)
{
10004f7c:	b580      	push	{r7, lr}
10004f7e:	b082      	sub	sp, #8
10004f80:	af00      	add	r7, sp, #0
10004f82:	6078      	str	r0, [r7, #4]
10004f84:	6039      	str	r1, [r7, #0]
  bccu->EVIER |= event;
10004f86:	687b      	ldr	r3, [r7, #4]
10004f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
10004f8a:	683b      	ldr	r3, [r7, #0]
10004f8c:	431a      	orrs	r2, r3
10004f8e:	687b      	ldr	r3, [r7, #4]
10004f90:	62da      	str	r2, [r3, #44]	; 0x2c
}
10004f92:	46bd      	mov	sp, r7
10004f94:	b002      	add	sp, #8
10004f96:	bd80      	pop	{r7, pc}

10004f98 <GLOBAL_BCCU_Init>:
/**
 * @brief   This function Initializes a GLOBAL_BCCU APP instances based on
 *          user configuration.
 */
GLOBAL_BCCU_STATUS_t GLOBAL_BCCU_Init(GLOBAL_BCCU_t *handle)
{
10004f98:	b580      	push	{r7, lr}
10004f9a:	b084      	sub	sp, #16
10004f9c:	af00      	add	r7, sp, #0
10004f9e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_BCCU APP handle function pointer uninitialized", (((handle != NULL) &&
  			(handle->bccuregs != NULL)) && ((handle->config != NULL) && (handle->enable_events <= 31U) &&
  	        (handle->trap_source <= 15))));

  /* Checking for initialization state of the instance */
  if (false == handle->init_status)
10004fa0:	687b      	ldr	r3, [r7, #4]
10004fa2:	7b9b      	ldrb	r3, [r3, #14]
10004fa4:	2201      	movs	r2, #1
10004fa6:	4053      	eors	r3, r2
10004fa8:	b2db      	uxtb	r3, r3
10004faa:	2b00      	cmp	r3, #0
10004fac:	d02b      	beq.n	10005006 <GLOBAL_BCCU_Init+0x6e>
  {
    /* Configure Trap input source */
    XMC_BCCU_SelectTrapInput(handle->bccuregs,handle->trap_source);
10004fae:	687b      	ldr	r3, [r7, #4]
10004fb0:	681a      	ldr	r2, [r3, #0]
10004fb2:	687b      	ldr	r3, [r7, #4]
10004fb4:	7b1b      	ldrb	r3, [r3, #12]
10004fb6:	1c10      	adds	r0, r2, #0
10004fb8:	1c19      	adds	r1, r3, #0
10004fba:	f7fd fdef 	bl	10002b9c <XMC_BCCU_SelectTrapInput>
    /* Configure Trap input edge*/
    XMC_BCCU_SetTrapEdge(handle->bccuregs,handle->trap_edge);
10004fbe:	687b      	ldr	r3, [r7, #4]
10004fc0:	681a      	ldr	r2, [r3, #0]
10004fc2:	687b      	ldr	r3, [r7, #4]
10004fc4:	7b5b      	ldrb	r3, [r3, #13]
10004fc6:	1c10      	adds	r0, r2, #0
10004fc8:	1c19      	adds	r1, r3, #0
10004fca:	f7fd fe01 	bl	10002bd0 <XMC_BCCU_SetTrapEdge>
    /* Hardware initialization based on UI */
    XMC_BCCU_GlobalInit(handle->bccuregs, handle->config);
10004fce:	687b      	ldr	r3, [r7, #4]
10004fd0:	681a      	ldr	r2, [r3, #0]
10004fd2:	687b      	ldr	r3, [r7, #4]
10004fd4:	685b      	ldr	r3, [r3, #4]
10004fd6:	1c10      	adds	r0, r2, #0
10004fd8:	1c19      	adds	r1, r3, #0
10004fda:	f7fd fdc7 	bl	10002b6c <XMC_BCCU_GlobalInit>
	/**< Initialize all the interrupt configurations */
    if (0U != handle->enable_events)
10004fde:	687b      	ldr	r3, [r7, #4]
10004fe0:	689b      	ldr	r3, [r3, #8]
10004fe2:	2b00      	cmp	r3, #0
10004fe4:	d007      	beq.n	10004ff6 <GLOBAL_BCCU_Init+0x5e>
    {
      XMC_BCCU_EnableInterrupt(handle->bccuregs, handle->enable_events);
10004fe6:	687b      	ldr	r3, [r7, #4]
10004fe8:	681a      	ldr	r2, [r3, #0]
10004fea:	687b      	ldr	r3, [r7, #4]
10004fec:	689b      	ldr	r3, [r3, #8]
10004fee:	1c10      	adds	r0, r2, #0
10004ff0:	1c19      	adds	r1, r3, #0
10004ff2:	f7ff ffc3 	bl	10004f7c <XMC_BCCU_EnableInterrupt>
    }
    /* Return status after initialization */
    status = GLOBAL_BCCU_STATUS_SUCCESS;
10004ff6:	230f      	movs	r3, #15
10004ff8:	18fb      	adds	r3, r7, r3
10004ffa:	2200      	movs	r2, #0
10004ffc:	701a      	strb	r2, [r3, #0]

    /* Update the Initialization status of the GLOBAL_BCCU APP instance */
    handle->init_status = true;
10004ffe:	687b      	ldr	r3, [r7, #4]
10005000:	2201      	movs	r2, #1
10005002:	739a      	strb	r2, [r3, #14]
10005004:	e003      	b.n	1000500e <GLOBAL_BCCU_Init+0x76>
  }
  else
  {
    /* Return the status if instance is already initialized */
    status = GLOBAL_BCCU_STATUS_SUCCESS;
10005006:	230f      	movs	r3, #15
10005008:	18fb      	adds	r3, r7, r3
1000500a:	2200      	movs	r2, #0
1000500c:	701a      	strb	r2, [r3, #0]
  }
  return (status);
1000500e:	230f      	movs	r3, #15
10005010:	18fb      	adds	r3, r7, r3
10005012:	781b      	ldrb	r3, [r3, #0]
}
10005014:	1c18      	adds	r0, r3, #0
10005016:	46bd      	mov	sp, r7
10005018:	b004      	add	sp, #16
1000501a:	bd80      	pop	{r7, pc}

1000501c <XMC_VADC_GLOBAL_DisablePostCalibration>:
 * XMC_VADC_GLOBAL_DisablePostCalibration()<BR>
 * None
 */

__STATIC_INLINE void XMC_VADC_GLOBAL_DisablePostCalibration(XMC_VADC_GLOBAL_t *const global_ptr, uint32_t group_number)
{
1000501c:	b580      	push	{r7, lr}
1000501e:	b082      	sub	sp, #8
10005020:	af00      	add	r7, sp, #0
10005022:	6078      	str	r0, [r7, #4]
10005024:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GLOBAL_DisablePostCalibration:Wrong Module Pointer", (global_ptr == VADC))

  global_ptr->GLOBCFG |= (uint32_t)((uint32_t)1 << ((uint32_t)VADC_GLOBCFG_DPCAL0_Pos + group_number));
10005026:	687b      	ldr	r3, [r7, #4]
10005028:	2280      	movs	r2, #128	; 0x80
1000502a:	589a      	ldr	r2, [r3, r2]
1000502c:	683b      	ldr	r3, [r7, #0]
1000502e:	3310      	adds	r3, #16
10005030:	1c19      	adds	r1, r3, #0
10005032:	2301      	movs	r3, #1
10005034:	408b      	lsls	r3, r1
10005036:	431a      	orrs	r2, r3
10005038:	687b      	ldr	r3, [r7, #4]
1000503a:	2180      	movs	r1, #128	; 0x80
1000503c:	505a      	str	r2, [r3, r1]
}
1000503e:	46bd      	mov	sp, r7
10005040:	b002      	add	sp, #8
10005042:	bd80      	pop	{r7, pc}

10005044 <GLOBAL_ADC_Init>:
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/**
 * This function initializes all instances of the ADC Global APP and low level app.
 */
GLOBAL_ADC_STATUS_t GLOBAL_ADC_Init(GLOBAL_ADC_t *const handle_ptr)
{
10005044:	b580      	push	{r7, lr}
10005046:	b084      	sub	sp, #16
10005048:	af00      	add	r7, sp, #0
1000504a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_ADC_Init:Invalid handle_ptr", (handle_ptr != NULL))
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
  uint32_t group_index;
#endif

  if (GLOBAL_ADC_UNINITIALIZED == handle_ptr->init_state)
1000504c:	687b      	ldr	r3, [r7, #4]
1000504e:	7d1b      	ldrb	r3, [r3, #20]
10005050:	2b02      	cmp	r3, #2
10005052:	d152      	bne.n	100050fa <GLOBAL_ADC_Init+0xb6>
  {  
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);
10005054:	687b      	ldr	r3, [r7, #4]
10005056:	68da      	ldr	r2, [r3, #12]
10005058:	687b      	ldr	r3, [r7, #4]
1000505a:	689b      	ldr	r3, [r3, #8]
1000505c:	1c10      	adds	r0, r2, #0
1000505e:	1c19      	adds	r1, r3, #0
10005060:	f7fe f9f4 	bl	1000344c <XMC_VADC_GLOBAL_Init>

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
10005064:	2300      	movs	r3, #0
10005066:	60fb      	str	r3, [r7, #12]
10005068:	e038      	b.n	100050dc <GLOBAL_ADC_Init+0x98>
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
1000506a:	687b      	ldr	r3, [r7, #4]
1000506c:	68fa      	ldr	r2, [r7, #12]
1000506e:	0092      	lsls	r2, r2, #2
10005070:	58d3      	ldr	r3, [r2, r3]
10005072:	6819      	ldr	r1, [r3, #0]
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);
10005074:	687b      	ldr	r3, [r7, #4]
10005076:	68fa      	ldr	r2, [r7, #12]
10005078:	0092      	lsls	r2, r2, #2
1000507a:	58d3      	ldr	r3, [r2, r3]
    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
    {
      /*Initialize Group*/
      XMC_VADC_GROUP_Init(handle_ptr->group_ptrs_array[group_index]->group_handle,
1000507c:	685b      	ldr	r3, [r3, #4]
1000507e:	1c08      	adds	r0, r1, #0
10005080:	1c19      	adds	r1, r3, #0
10005082:	f7fe fa49 	bl	10003518 <XMC_VADC_GROUP_Init>
    		            handle_ptr->group_ptrs_array[group_index]->group_config_handle);

      /* Switch on the converter of the Group[group_index]*/
      XMC_VADC_GROUP_SetPowerMode(handle_ptr->group_ptrs_array[group_index]->group_handle,
10005086:	687b      	ldr	r3, [r7, #4]
10005088:	68fa      	ldr	r2, [r7, #12]
1000508a:	0092      	lsls	r2, r2, #2
1000508c:	58d3      	ldr	r3, [r2, r3]
1000508e:	681b      	ldr	r3, [r3, #0]
10005090:	1c18      	adds	r0, r3, #0
10005092:	2103      	movs	r1, #3
10005094:	f7fe fae8 	bl	10003668 <XMC_VADC_GROUP_SetPowerMode>
                                  XMC_VADC_GROUP_POWERMODE_NORMAL);

      /* Disable the post calibration option for the respective group*/
      if ((bool)false == handle_ptr->group_ptrs_array[group_index]->post_calibration)
10005098:	687b      	ldr	r3, [r7, #4]
1000509a:	68fa      	ldr	r2, [r7, #12]
1000509c:	0092      	lsls	r2, r2, #2
1000509e:	58d3      	ldr	r3, [r2, r3]
100050a0:	7a1b      	ldrb	r3, [r3, #8]
100050a2:	2201      	movs	r2, #1
100050a4:	4053      	eors	r3, r2
100050a6:	b2db      	uxtb	r3, r3
100050a8:	2b00      	cmp	r3, #0
100050aa:	d006      	beq.n	100050ba <GLOBAL_ADC_Init+0x76>
      {
        XMC_VADC_GLOBAL_DisablePostCalibration(handle_ptr->module_ptr,group_index);
100050ac:	687b      	ldr	r3, [r7, #4]
100050ae:	68da      	ldr	r2, [r3, #12]
100050b0:	68fb      	ldr	r3, [r7, #12]
100050b2:	1c10      	adds	r0, r2, #0
100050b4:	1c19      	adds	r1, r3, #0
100050b6:	f7ff ffb1 	bl	1000501c <XMC_VADC_GLOBAL_DisablePostCalibration>
      }

#if(XMC_VADC_SHS_AVAILABLE == 1U)
      XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode(handle_ptr->global_shs_ptr, (XMC_VADC_GROUP_INDEX_t)group_index);
100050ba:	687b      	ldr	r3, [r7, #4]
100050bc:	691a      	ldr	r2, [r3, #16]
100050be:	68fb      	ldr	r3, [r7, #12]
100050c0:	b2db      	uxtb	r3, r3
100050c2:	1c10      	adds	r0, r2, #0
100050c4:	1c19      	adds	r1, r3, #0
100050c6:	f7fe fb2f 	bl	10003728 <XMC_VADC_GLOBAL_SHS_EnableAcceleratedMode>
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
100050ca:	687b      	ldr	r3, [r7, #4]
100050cc:	68fa      	ldr	r2, [r7, #12]
100050ce:	0092      	lsls	r2, r2, #2
100050d0:	58d3      	ldr	r3, [r2, r3]
100050d2:	2200      	movs	r2, #0
100050d4:	725a      	strb	r2, [r3, #9]
    /* Initialize an instance of Global hardware */
    XMC_VADC_GLOBAL_Init(handle_ptr->module_ptr, handle_ptr->global_config_handle);

    /* Initialize all the Groups */
#if (XMC_VADC_GROUP_AVAILABLE == 1U)
    for(group_index = (uint32_t)0; group_index < XMC_VADC_MAXIMUM_NUM_GROUPS; group_index++)
100050d6:	68fb      	ldr	r3, [r7, #12]
100050d8:	3301      	adds	r3, #1
100050da:	60fb      	str	r3, [r7, #12]
100050dc:	68fb      	ldr	r3, [r7, #12]
100050de:	2b01      	cmp	r3, #1
100050e0:	d9c3      	bls.n	1000506a <GLOBAL_ADC_Init+0x26>
#endif

      handle_ptr->group_ptrs_array[group_index]->state = GLOBAL_ADC_SUCCESS;
    }
#endif /* _XMC_VADC_GROUP_AVAILABLE_ */
    if((bool)true == handle_ptr->enable_startup_calibration)
100050e2:	687b      	ldr	r3, [r7, #4]
100050e4:	7d5b      	ldrb	r3, [r3, #21]
100050e6:	2b00      	cmp	r3, #0
100050e8:	d004      	beq.n	100050f4 <GLOBAL_ADC_Init+0xb0>
    {
    	XMC_VADC_GLOBAL_StartupCalibration(handle_ptr->module_ptr);
100050ea:	687b      	ldr	r3, [r7, #4]
100050ec:	68db      	ldr	r3, [r3, #12]
100050ee:	1c18      	adds	r0, r3, #0
100050f0:	f7fe f9d8 	bl	100034a4 <XMC_VADC_GLOBAL_StartupCalibration>
    }
    handle_ptr->init_state = GLOBAL_ADC_SUCCESS;
100050f4:	687b      	ldr	r3, [r7, #4]
100050f6:	2200      	movs	r2, #0
100050f8:	751a      	strb	r2, [r3, #20]
  }
  return (handle_ptr->init_state);
100050fa:	687b      	ldr	r3, [r7, #4]
100050fc:	7d1b      	ldrb	r3, [r3, #20]
}
100050fe:	1c18      	adds	r0, r3, #0
10005100:	46bd      	mov	sp, r7
10005102:	b004      	add	sp, #16
10005104:	bd80      	pop	{r7, pc}
10005106:	46c0      	nop			; (mov r8, r8)

10005108 <XMC_FLASH_SetHardReadLevel>:
 * \par<b>Related APIs:</b><BR>
 * None 
 *
 */
__STATIC_INLINE void XMC_FLASH_SetHardReadLevel(XMC_FLASH_HARDREAD_LEVEL_t level)
{
10005108:	b580      	push	{r7, lr}
1000510a:	b082      	sub	sp, #8
1000510c:	af00      	add	r7, sp, #0
1000510e:	1c02      	adds	r2, r0, #0
10005110:	1dfb      	adds	r3, r7, #7
10005112:	701a      	strb	r2, [r3, #0]
  NVM->NVMCONF &= (uint16_t)(~(uint16_t)NVM_NVMCONF_HRLEV_Msk);
10005114:	4a0b      	ldr	r2, [pc, #44]	; (10005144 <XMC_FLASH_SetHardReadLevel+0x3c>)
10005116:	4b0b      	ldr	r3, [pc, #44]	; (10005144 <XMC_FLASH_SetHardReadLevel+0x3c>)
10005118:	891b      	ldrh	r3, [r3, #8]
1000511a:	b29b      	uxth	r3, r3
1000511c:	2106      	movs	r1, #6
1000511e:	438b      	bics	r3, r1
10005120:	b29b      	uxth	r3, r3
10005122:	8113      	strh	r3, [r2, #8]
  NVM->NVMCONF |= (uint16_t)(level<< (uint16_t)NVM_NVMCONF_HRLEV_Pos);
10005124:	4907      	ldr	r1, [pc, #28]	; (10005144 <XMC_FLASH_SetHardReadLevel+0x3c>)
10005126:	4b07      	ldr	r3, [pc, #28]	; (10005144 <XMC_FLASH_SetHardReadLevel+0x3c>)
10005128:	891b      	ldrh	r3, [r3, #8]
1000512a:	b29a      	uxth	r2, r3
1000512c:	1dfb      	adds	r3, r7, #7
1000512e:	781b      	ldrb	r3, [r3, #0]
10005130:	b29b      	uxth	r3, r3
10005132:	18db      	adds	r3, r3, r3
10005134:	b29b      	uxth	r3, r3
10005136:	4313      	orrs	r3, r2
10005138:	b29b      	uxth	r3, r3
1000513a:	810b      	strh	r3, [r1, #8]
}
1000513c:	46bd      	mov	sp, r7
1000513e:	b002      	add	sp, #8
10005140:	bd80      	pop	{r7, pc}
10005142:	46c0      	nop			; (mov r8, r8)
10005144:	40050000 	.word	0x40050000

10005148 <E_EEPROM_XMC1_Init>:
 * 
 * Description     : Driver Module Initialization function. This service shall initialize the Flash EEPROM Emulation 
 *                   module using the values provided by configuration set.
 */
E_EEPROM_XMC1_STATUS_t E_EEPROM_XMC1_Init(E_EEPROM_XMC1_t *const handle_ptr)
{
10005148:	b580      	push	{r7, lr}
1000514a:	b086      	sub	sp, #24
1000514c:	af00      	add	r7, sp, #0
1000514e:	6078      	str	r0, [r7, #4]
  uint32_t marker_state;

  XMC_ASSERT("E_EEPROM_XMC1_Write:Invalid Buffer Pointer", (handle_ptr != NULL))

  /* Check if the E_EEPROM_XMC1_Init API is called once*/
  if (handle_ptr->state != E_EEPROM_XMC1_STATUS_SUCCESS)
10005150:	687b      	ldr	r3, [r7, #4]
10005152:	7a1b      	ldrb	r3, [r3, #8]
10005154:	2b00      	cmp	r3, #0
10005156:	d100      	bne.n	1000515a <E_EEPROM_XMC1_Init+0x12>
10005158:	e084      	b.n	10005264 <E_EEPROM_XMC1_Init+0x11c>
    }
    else
    #endif
    {
      /* Initialize the cache variables for the User defined Block configuration list */
      indx = 0U;
1000515a:	2300      	movs	r3, #0
1000515c:	617b      	str	r3, [r7, #20]
      do
      {
        E_EEPROM_XMC1_CACHE_t * block_ptr;
        block_ptr = &(handle_ptr->data_ptr->block_info[indx]);
1000515e:	687b      	ldr	r3, [r7, #4]
10005160:	685a      	ldr	r2, [r3, #4]
10005162:	697b      	ldr	r3, [r7, #20]
10005164:	00db      	lsls	r3, r3, #3
10005166:	18d3      	adds	r3, r2, r3
10005168:	613b      	str	r3, [r7, #16]

        block_ptr->address = 0U;
1000516a:	693b      	ldr	r3, [r7, #16]
1000516c:	2200      	movs	r2, #0
1000516e:	601a      	str	r2, [r3, #0]
        block_ptr->status.consistent = 0U;
10005170:	693b      	ldr	r3, [r7, #16]
10005172:	791a      	ldrb	r2, [r3, #4]
10005174:	2102      	movs	r1, #2
10005176:	438a      	bics	r2, r1
10005178:	711a      	strb	r2, [r3, #4]
        block_ptr->status.valid = 1U;
1000517a:	693b      	ldr	r3, [r7, #16]
1000517c:	791a      	ldrb	r2, [r3, #4]
1000517e:	2101      	movs	r1, #1
10005180:	430a      	orrs	r2, r1
10005182:	711a      	strb	r2, [r3, #4]
        block_ptr->status.copied = 0U;
10005184:	693b      	ldr	r3, [r7, #16]
10005186:	791a      	ldrb	r2, [r3, #4]
10005188:	2104      	movs	r1, #4
1000518a:	438a      	bics	r2, r1
1000518c:	711a      	strb	r2, [r3, #4]
        block_ptr->status.crc = 0U;
1000518e:	693b      	ldr	r3, [r7, #16]
10005190:	791a      	ldrb	r2, [r3, #4]
10005192:	2108      	movs	r1, #8
10005194:	438a      	bics	r2, r1
10005196:	711a      	strb	r2, [r3, #4]
        indx++;
10005198:	697b      	ldr	r3, [r7, #20]
1000519a:	3301      	adds	r3, #1
1000519c:	617b      	str	r3, [r7, #20]
      } while (indx < handle_ptr->block_count);
1000519e:	687b      	ldr	r3, [r7, #4]
100051a0:	7a5b      	ldrb	r3, [r3, #9]
100051a2:	1e1a      	subs	r2, r3, #0
100051a4:	697b      	ldr	r3, [r7, #20]
100051a6:	429a      	cmp	r2, r3
100051a8:	d8d9      	bhi.n	1000515e <E_EEPROM_XMC1_Init+0x16>

      /********* Initialize all global variables *****************/
      handle_ptr->data_ptr->updated_cache_index = 0U;
100051aa:	687b      	ldr	r3, [r7, #4]
100051ac:	685a      	ldr	r2, [r3, #4]
100051ae:	23c2      	movs	r3, #194	; 0xc2
100051b0:	005b      	lsls	r3, r3, #1
100051b2:	2100      	movs	r1, #0
100051b4:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->cache_state = E_EEPROM_XMC1_CACHE_IDLE;
100051b6:	687b      	ldr	r3, [r7, #4]
100051b8:	685a      	ldr	r2, [r3, #4]
100051ba:	23c0      	movs	r3, #192	; 0xc0
100051bc:	005b      	lsls	r3, r3, #1
100051be:	2100      	movs	r1, #0
100051c0:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->gc_state = E_EEPROM_XMC1_GC_UNINT;
100051c2:	687b      	ldr	r3, [r7, #4]
100051c4:	685a      	ldr	r2, [r3, #4]
100051c6:	23ba      	movs	r3, #186	; 0xba
100051c8:	005b      	lsls	r3, r3, #1
100051ca:	2100      	movs	r1, #0
100051cc:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->init_gc_state = 0U;
100051ce:	687b      	ldr	r3, [r7, #4]
100051d0:	685a      	ldr	r2, [r3, #4]
100051d2:	23bc      	movs	r3, #188	; 0xbc
100051d4:	005b      	lsls	r3, r3, #1
100051d6:	2100      	movs	r1, #0
100051d8:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->gc_log_block_count = 0U;
100051da:	687b      	ldr	r3, [r7, #4]
100051dc:	685a      	ldr	r2, [r3, #4]
100051de:	23be      	movs	r3, #190	; 0xbe
100051e0:	005b      	lsls	r3, r3, #1
100051e2:	2100      	movs	r1, #0
100051e4:	50d1      	str	r1, [r2, r3]
      handle_ptr->data_ptr->crc_buffer = 0U;
100051e6:	687b      	ldr	r3, [r7, #4]
100051e8:	685b      	ldr	r3, [r3, #4]
100051ea:	2200      	movs	r2, #0
100051ec:	66da      	str	r2, [r3, #108]	; 0x6c

      handle_ptr->data_ptr->written_block_counter = (uint32_t)0;
100051ee:	687b      	ldr	r3, [r7, #4]
100051f0:	685b      	ldr	r3, [r3, #4]
100051f2:	2200      	movs	r2, #0
100051f4:	659a      	str	r2, [r3, #88]	; 0x58
      handle_ptr->data_ptr->curr_bank_src_addr = 0U;
100051f6:	687b      	ldr	r3, [r7, #4]
100051f8:	685b      	ldr	r3, [r3, #4]
100051fa:	2200      	movs	r2, #0
100051fc:	651a      	str	r2, [r3, #80]	; 0x50
      handle_ptr->data_ptr->gc_src_addr = 0U;
100051fe:	687b      	ldr	r3, [r7, #4]
10005200:	685b      	ldr	r3, [r3, #4]
10005202:	2200      	movs	r2, #0
10005204:	641a      	str	r2, [r3, #64]	; 0x40
      handle_ptr->data_ptr->gc_dest_addr = 0U;
10005206:	687b      	ldr	r3, [r7, #4]
10005208:	685b      	ldr	r3, [r3, #4]
1000520a:	2200      	movs	r2, #0
1000520c:	63da      	str	r2, [r3, #60]	; 0x3c
      handle_ptr->data_ptr->next_free_block_addr = 0U;
1000520e:	687b      	ldr	r3, [r7, #4]
10005210:	685b      	ldr	r3, [r3, #4]
10005212:	2200      	movs	r2, #0
10005214:	64da      	str	r2, [r3, #76]	; 0x4c
      handle_ptr->data_ptr->gc_block_counter = (uint32_t)0;
10005216:	687b      	ldr	r3, [r7, #4]
10005218:	685b      	ldr	r3, [r3, #4]
1000521a:	2200      	movs	r2, #0
1000521c:	655a      	str	r2, [r3, #84]	; 0x54
      handle_ptr->data_ptr->user_write_bytes_count = 0U;
1000521e:	687b      	ldr	r3, [r7, #4]
10005220:	685a      	ldr	r2, [r3, #4]
10005222:	23b8      	movs	r3, #184	; 0xb8
10005224:	005b      	lsls	r3, r3, #1
10005226:	2100      	movs	r1, #0
10005228:	50d1      	str	r1, [r2, r3]

      handle_ptr->data_ptr->current_bank = 0U;
1000522a:	687b      	ldr	r3, [r7, #4]
1000522c:	685b      	ldr	r3, [r3, #4]
1000522e:	2200      	movs	r2, #0
10005230:	639a      	str	r2, [r3, #56]	; 0x38

      XMC_FLASH_SetHardReadLevel(XMC_FLASH_HARDREAD_LEVEL_WRITTEN);
10005232:	2001      	movs	r0, #1
10005234:	f7ff ff68 	bl	10005108 <XMC_FLASH_SetHardReadLevel>

      /* Read the marker blocks from flash and decide the MARKER STATES */
      marker_state = E_EEPROM_XMC1_lReadMarkerBlocks();
10005238:	f001 f81a 	bl	10006270 <E_EEPROM_XMC1_lReadMarkerBlocks>
1000523c:	1c03      	adds	r3, r0, #0
1000523e:	60fb      	str	r3, [r7, #12]

      /*
       * Call INIT-GC state machine function to take decision on current MARKER STATE available.
       * Progress to GC state machine or PrepareDFLASH State machine after completing  the Cache update
       */
      E_EEPROM_XMC1_lInitGc(marker_state);
10005240:	68fb      	ldr	r3, [r7, #12]
10005242:	1c18      	adds	r0, r3, #0
10005244:	f000 f8d4 	bl	100053f0 <E_EEPROM_XMC1_lInitGc>

      /* If Initialization is done without any errors, set the INIT API called state into Initialized once */
      if (handle_ptr->data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
10005248:	687b      	ldr	r3, [r7, #4]
1000524a:	685a      	ldr	r2, [r3, #4]
1000524c:	23ba      	movs	r3, #186	; 0xba
1000524e:	005b      	lsls	r3, r3, #1
10005250:	58d3      	ldr	r3, [r2, r3]
10005252:	2b0a      	cmp	r3, #10
10005254:	d103      	bne.n	1000525e <E_EEPROM_XMC1_Init+0x116>
      {
        handle_ptr->state = E_EEPROM_XMC1_STATUS_SUCCESS;
10005256:	687b      	ldr	r3, [r7, #4]
10005258:	2200      	movs	r2, #0
1000525a:	721a      	strb	r2, [r3, #8]
1000525c:	e002      	b.n	10005264 <E_EEPROM_XMC1_Init+0x11c>
      }
      else
      {
        handle_ptr->state = E_EEPROM_XMC1_STATUS_FAILURE;
1000525e:	687b      	ldr	r3, [r7, #4]
10005260:	2201      	movs	r2, #1
10005262:	721a      	strb	r2, [r3, #8]
      }
    }
  }
  return (handle_ptr->state);
10005264:	687b      	ldr	r3, [r7, #4]
10005266:	7a1b      	ldrb	r3, [r3, #8]
}
10005268:	1c18      	adds	r0, r3, #0
1000526a:	46bd      	mov	sp, r7
1000526c:	b006      	add	sp, #24
1000526e:	bd80      	pop	{r7, pc}

10005270 <E_EEPROM_XMC1_Write>:
 * Return value   : E_EEPROM_XMC1_OPERATION_STATUS_t
 * 
 * Description    : This function shall write user data block into flash.
 */
E_EEPROM_XMC1_OPERATION_STATUS_t E_EEPROM_XMC1_Write(uint8_t block_number, uint8_t *data_buffer_ptr)
{
10005270:	b580      	push	{r7, lr}
10005272:	b084      	sub	sp, #16
10005274:	af00      	add	r7, sp, #0
10005276:	1c02      	adds	r2, r0, #0
10005278:	6039      	str	r1, [r7, #0]
1000527a:	1dfb      	adds	r3, r7, #7
1000527c:	701a      	strb	r2, [r3, #0]
  E_EEPROM_XMC1_OPERATION_STATUS_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000527e:	4b10      	ldr	r3, [pc, #64]	; (100052c0 <E_EEPROM_XMC1_Write+0x50>)
10005280:	685b      	ldr	r3, [r3, #4]
10005282:	60bb      	str	r3, [r7, #8]
  
  XMC_ASSERT("E_EEPROM_XMC1_Write:Wrong Block Number", (E_EEPROM_XMC1_lGetUsrBlockIndex(block_number) !=
                                                        E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND))
  XMC_ASSERT("E_EEPROM_XMC1_Write:Invalid Buffer Pointer", (data_buffer_ptr != NULL))
  
  status = E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
10005284:	230f      	movs	r3, #15
10005286:	18fb      	adds	r3, r7, r3
10005288:	2205      	movs	r2, #5
1000528a:	701a      	strb	r2, [r3, #0]

  /* Execute only if there is no previous pending request and the GC process is in IDLE state */
  if (data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
1000528c:	68ba      	ldr	r2, [r7, #8]
1000528e:	23ba      	movs	r3, #186	; 0xba
10005290:	005b      	lsls	r3, r3, #1
10005292:	58d3      	ldr	r3, [r2, r3]
10005294:	2b0a      	cmp	r3, #10
10005296:	d10b      	bne.n	100052b0 <E_EEPROM_XMC1_Write+0x40>
  {
    /* Call local function to write the specified block of data into flash */
    status = (E_EEPROM_XMC1_OPERATION_STATUS_t)E_EEPROM_XMC1_lLocalWrite(block_number, data_buffer_ptr, 0U);
10005298:	1dfb      	adds	r3, r7, #7
1000529a:	781a      	ldrb	r2, [r3, #0]
1000529c:	683b      	ldr	r3, [r7, #0]
1000529e:	1c10      	adds	r0, r2, #0
100052a0:	1c19      	adds	r1, r3, #0
100052a2:	2200      	movs	r2, #0
100052a4:	f001 f932 	bl	1000650c <E_EEPROM_XMC1_lLocalWrite>
100052a8:	1c02      	adds	r2, r0, #0
100052aa:	230f      	movs	r3, #15
100052ac:	18fb      	adds	r3, r7, r3
100052ae:	701a      	strb	r2, [r3, #0]
  }

  return((E_EEPROM_XMC1_OPERATION_STATUS_t)status);
100052b0:	230f      	movs	r3, #15
100052b2:	18fb      	adds	r3, r7, r3
100052b4:	781b      	ldrb	r3, [r3, #0]
}
100052b6:	1c18      	adds	r0, r3, #0
100052b8:	46bd      	mov	sp, r7
100052ba:	b004      	add	sp, #16
100052bc:	bd80      	pop	{r7, pc}
100052be:	46c0      	nop			; (mov r8, r8)
100052c0:	20000718 	.word	0x20000718

100052c4 <E_EEPROM_XMC1_Read>:
 */
E_EEPROM_XMC1_OPERATION_STATUS_t E_EEPROM_XMC1_Read(uint8_t block_number,
                                                    uint32_t offset,
                                                    uint8_t *data_buffer_ptr,
                                                    uint32_t length)
{
100052c4:	b580      	push	{r7, lr}
100052c6:	b088      	sub	sp, #32
100052c8:	af00      	add	r7, sp, #0
100052ca:	60b9      	str	r1, [r7, #8]
100052cc:	607a      	str	r2, [r7, #4]
100052ce:	603b      	str	r3, [r7, #0]
100052d0:	230f      	movs	r3, #15
100052d2:	18fb      	adds	r3, r7, r3
100052d4:	1c02      	adds	r2, r0, #0
100052d6:	701a      	strb	r2, [r3, #0]
  uint32_t block_size;
  uint32_t user_block_index;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_OPERATION_STATUS_t status;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100052d8:	4b31      	ldr	r3, [pc, #196]	; (100053a0 <E_EEPROM_XMC1_Read+0xdc>)
100052da:	685b      	ldr	r3, [r3, #4]
100052dc:	61bb      	str	r3, [r7, #24]
  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
100052de:	230f      	movs	r3, #15
100052e0:	18fb      	adds	r3, r7, r3
100052e2:	781b      	ldrb	r3, [r3, #0]
100052e4:	1c18      	adds	r0, r3, #0
100052e6:	f000 ff1b 	bl	10006120 <E_EEPROM_XMC1_lGetUsrBlockIndex>
100052ea:	1c03      	adds	r3, r0, #0
100052ec:	617b      	str	r3, [r7, #20]
  block_size = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[user_block_index].size;
100052ee:	4b2c      	ldr	r3, [pc, #176]	; (100053a0 <E_EEPROM_XMC1_Read+0xdc>)
100052f0:	681a      	ldr	r2, [r3, #0]
100052f2:	697b      	ldr	r3, [r7, #20]
100052f4:	00db      	lsls	r3, r3, #3
100052f6:	18d3      	adds	r3, r2, r3
100052f8:	685b      	ldr	r3, [r3, #4]
100052fa:	613b      	str	r3, [r7, #16]
  
  XMC_ASSERT("E_EEPROM_XMC1_Read:Wrong Block Number", (user_block_index  != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND))
  XMC_ASSERT("E_EEPROM_XMC1_Read:Invalid Buffer Pointer", (data_buffer_ptr != NULL))

  status = E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
100052fc:	231f      	movs	r3, #31
100052fe:	18fb      	adds	r3, r7, r3
10005300:	2205      	movs	r2, #5
10005302:	701a      	strb	r2, [r3, #0]

  /*Execute only if GC process is in IDLE state */
  if ((data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE) && (((uint32_t)offset + length) <= block_size))
10005304:	69ba      	ldr	r2, [r7, #24]
10005306:	23ba      	movs	r3, #186	; 0xba
10005308:	005b      	lsls	r3, r3, #1
1000530a:	58d3      	ldr	r3, [r2, r3]
1000530c:	2b0a      	cmp	r3, #10
1000530e:	d140      	bne.n	10005392 <E_EEPROM_XMC1_Read+0xce>
10005310:	68ba      	ldr	r2, [r7, #8]
10005312:	683b      	ldr	r3, [r7, #0]
10005314:	18d2      	adds	r2, r2, r3
10005316:	693b      	ldr	r3, [r7, #16]
10005318:	429a      	cmp	r2, r3
1000531a:	d83a      	bhi.n	10005392 <E_EEPROM_XMC1_Read+0xce>
  {
    if (data_ptr->block_info[user_block_index].status.valid == 0U) /* If cache says Inconsistent */
1000531c:	69ba      	ldr	r2, [r7, #24]
1000531e:	697b      	ldr	r3, [r7, #20]
10005320:	00db      	lsls	r3, r3, #3
10005322:	18d3      	adds	r3, r2, r3
10005324:	791b      	ldrb	r3, [r3, #4]
10005326:	07db      	lsls	r3, r3, #31
10005328:	0fdb      	lsrs	r3, r3, #31
1000532a:	b2db      	uxtb	r3, r3
1000532c:	2b00      	cmp	r3, #0
1000532e:	d104      	bne.n	1000533a <E_EEPROM_XMC1_Read+0x76>
    {
      status = E_EEPROM_XMC1_OPERATION_STATUS_INVALID_BLOCK;
10005330:	231f      	movs	r3, #31
10005332:	18fb      	adds	r3, r7, r3
10005334:	2203      	movs	r2, #3
10005336:	701a      	strb	r2, [r3, #0]
10005338:	e02b      	b.n	10005392 <E_EEPROM_XMC1_Read+0xce>
    }
    else if (data_ptr->block_info[user_block_index].status.consistent == 0U) /* If cache says Invalid */
1000533a:	69ba      	ldr	r2, [r7, #24]
1000533c:	697b      	ldr	r3, [r7, #20]
1000533e:	00db      	lsls	r3, r3, #3
10005340:	18d3      	adds	r3, r2, r3
10005342:	791b      	ldrb	r3, [r3, #4]
10005344:	079b      	lsls	r3, r3, #30
10005346:	0fdb      	lsrs	r3, r3, #31
10005348:	b2db      	uxtb	r3, r3
1000534a:	2b00      	cmp	r3, #0
1000534c:	d104      	bne.n	10005358 <E_EEPROM_XMC1_Read+0x94>
    {
      status = E_EEPROM_XMC1_OPERATION_STATUS_INCONSISTENT_BLOCK;
1000534e:	231f      	movs	r3, #31
10005350:	18fb      	adds	r3, r7, r3
10005352:	2202      	movs	r2, #2
10005354:	701a      	strb	r2, [r3, #0]
10005356:	e01c      	b.n	10005392 <E_EEPROM_XMC1_Read+0xce>
    }
    else
    {
      data_ptr->read_start_address = data_ptr->block_info[user_block_index].address;
10005358:	69bb      	ldr	r3, [r7, #24]
1000535a:	697a      	ldr	r2, [r7, #20]
1000535c:	00d2      	lsls	r2, r2, #3
1000535e:	58d1      	ldr	r1, [r2, r3]
10005360:	69ba      	ldr	r2, [r7, #24]
10005362:	23c6      	movs	r3, #198	; 0xc6
10005364:	005b      	lsls	r3, r3, #1
10005366:	50d1      	str	r1, [r2, r3]
      status = (E_EEPROM_XMC1_OPERATION_STATUS_t)E_EEPROM_XMC1_lReadBlockContents(data_buffer_ptr , length , offset);
10005368:	6879      	ldr	r1, [r7, #4]
1000536a:	683a      	ldr	r2, [r7, #0]
1000536c:	68bb      	ldr	r3, [r7, #8]
1000536e:	1c08      	adds	r0, r1, #0
10005370:	1c11      	adds	r1, r2, #0
10005372:	1c1a      	adds	r2, r3, #0
10005374:	f001 fb32 	bl	100069dc <E_EEPROM_XMC1_lReadBlockContents>
10005378:	1c02      	adds	r2, r0, #0
1000537a:	231f      	movs	r3, #31
1000537c:	18fb      	adds	r3, r7, r3
1000537e:	701a      	strb	r2, [r3, #0]

      if ((uint32_t)status != 0U)
10005380:	231f      	movs	r3, #31
10005382:	18fb      	adds	r3, r7, r3
10005384:	781b      	ldrb	r3, [r3, #0]
10005386:	2b00      	cmp	r3, #0
10005388:	d003      	beq.n	10005392 <E_EEPROM_XMC1_Read+0xce>
      {
         status = E_EEPROM_XMC1_OPERATION_STATUS_FAILURE;
1000538a:	231f      	movs	r3, #31
1000538c:	18fb      	adds	r3, r7, r3
1000538e:	2201      	movs	r2, #1
10005390:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  return((E_EEPROM_XMC1_OPERATION_STATUS_t)status);
10005392:	231f      	movs	r3, #31
10005394:	18fb      	adds	r3, r7, r3
10005396:	781b      	ldrb	r3, [r3, #0]
}
10005398:	1c18      	adds	r0, r3, #0
1000539a:	46bd      	mov	sp, r7
1000539c:	b008      	add	sp, #32
1000539e:	bd80      	pop	{r7, pc}
100053a0:	20000718 	.word	0x20000718

100053a4 <E_EEPROM_XMC1_GetStatus>:
 * Return value    : E_EEPROM_XMC1_STATUS_t
 *
 * Description     : This function shall return the status of the APP
 */
E_EEPROM_XMC1_STATUS_t E_EEPROM_XMC1_GetStatus(void)
{
100053a4:	b580      	push	{r7, lr}
100053a6:	b082      	sub	sp, #8
100053a8:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_STATUS_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100053aa:	4b10      	ldr	r3, [pc, #64]	; (100053ec <E_EEPROM_XMC1_GetStatus+0x48>)
100053ac:	685b      	ldr	r3, [r3, #4]
100053ae:	603b      	str	r3, [r7, #0]
  
  /* If the GC/InitGC has failed */
  if (data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE)
100053b0:	683a      	ldr	r2, [r7, #0]
100053b2:	23ba      	movs	r3, #186	; 0xba
100053b4:	005b      	lsls	r3, r3, #1
100053b6:	58d3      	ldr	r3, [r2, r3]
100053b8:	2b0a      	cmp	r3, #10
100053ba:	d103      	bne.n	100053c4 <E_EEPROM_XMC1_GetStatus+0x20>
  {
     status = E_EEPROM_XMC1_STATUS_IDLE;
100053bc:	1dfb      	adds	r3, r7, #7
100053be:	2203      	movs	r2, #3
100053c0:	701a      	strb	r2, [r3, #0]
100053c2:	e00c      	b.n	100053de <E_EEPROM_XMC1_GetStatus+0x3a>
  }
  else if (data_ptr->gc_state == E_EEPROM_XMC1_GC_FAIL)
100053c4:	683a      	ldr	r2, [r7, #0]
100053c6:	23ba      	movs	r3, #186	; 0xba
100053c8:	005b      	lsls	r3, r3, #1
100053ca:	58d3      	ldr	r3, [r2, r3]
100053cc:	2b09      	cmp	r3, #9
100053ce:	d103      	bne.n	100053d8 <E_EEPROM_XMC1_GetStatus+0x34>
  {
     status = E_EEPROM_XMC1_STATUS_FAILURE;
100053d0:	1dfb      	adds	r3, r7, #7
100053d2:	2201      	movs	r2, #1
100053d4:	701a      	strb	r2, [r3, #0]
100053d6:	e002      	b.n	100053de <E_EEPROM_XMC1_GetStatus+0x3a>
  }
  else
  {
     status = E_EEPROM_XMC1_STATUS_BUSY;
100053d8:	1dfb      	adds	r3, r7, #7
100053da:	2204      	movs	r2, #4
100053dc:	701a      	strb	r2, [r3, #0]
  }
  
  return (status);
100053de:	1dfb      	adds	r3, r7, #7
100053e0:	781b      	ldrb	r3, [r3, #0]
}
100053e2:	1c18      	adds	r0, r3, #0
100053e4:	46bd      	mov	sp, r7
100053e6:	b002      	add	sp, #8
100053e8:	bd80      	pop	{r7, pc}
100053ea:	46c0      	nop			; (mov r8, r8)
100053ec:	20000718 	.word	0x20000718

100053f0 <E_EEPROM_XMC1_lInitGc>:
 * Description     : This function shall detect if there was any interruption in the ongoing running state
 *                   (Read/Write/GC). If yes, then this routine shall decide to run a state machine to bring back the 
 *                   emulation to normal state
 */
static void E_EEPROM_XMC1_lInitGc(const uint32_t marker_dirty_state)
{
100053f0:	b580      	push	{r7, lr}
100053f2:	b084      	sub	sp, #16
100053f4:	af00      	add	r7, sp, #0
100053f6:	6078      	str	r0, [r7, #4]
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100053f8:	4b25      	ldr	r3, [pc, #148]	; (10005490 <E_EEPROM_XMC1_lInitGc+0xa0>)
100053fa:	685b      	ldr	r3, [r3, #4]
100053fc:	60fb      	str	r3, [r7, #12]
  
  if ( marker_dirty_state == E_EEPROM_XMC1_BOTH_BANKS_INVALID )  /* If both Bank state markers are in dirty state */
100053fe:	687b      	ldr	r3, [r7, #4]
10005400:	2b03      	cmp	r3, #3
10005402:	d107      	bne.n	10005414 <E_EEPROM_XMC1_lInitGc+0x24>
  {
    data_ptr->init_gc_state = E_EEPROM_XMC1_MB_DIRTY;
10005404:	68fa      	ldr	r2, [r7, #12]
10005406:	23bc      	movs	r3, #188	; 0xbc
10005408:	005b      	lsls	r3, r3, #1
1000540a:	21dd      	movs	r1, #221	; 0xdd
1000540c:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitllegalStateMachine();
1000540e:	f000 f841 	bl	10005494 <E_EEPROM_XMC1_lInitllegalStateMachine>
10005412:	e039      	b.n	10005488 <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else if ( marker_dirty_state == E_EEPROM_XMC1_BANK0_INVALID )  /* If Only Bank0 state marker is in dirty state */
10005414:	687b      	ldr	r3, [r7, #4]
10005416:	2b01      	cmp	r3, #1
10005418:	d118      	bne.n	1000544c <E_EEPROM_XMC1_lInitGc+0x5c>
  {
    data_ptr->init_gc_state &= E_EEPROM_XMC1_INIT_STATE_0F;
1000541a:	68fa      	ldr	r2, [r7, #12]
1000541c:	23bc      	movs	r3, #188	; 0xbc
1000541e:	005b      	lsls	r3, r3, #1
10005420:	58d3      	ldr	r3, [r2, r3]
10005422:	220f      	movs	r2, #15
10005424:	4013      	ands	r3, r2
10005426:	1c19      	adds	r1, r3, #0
10005428:	68fa      	ldr	r2, [r7, #12]
1000542a:	23bc      	movs	r3, #188	; 0xbc
1000542c:	005b      	lsls	r3, r3, #1
1000542e:	50d1      	str	r1, [r2, r3]
    data_ptr->init_gc_state |= E_EEPROM_XMC1_INIT_STATE_D0;
10005430:	68fa      	ldr	r2, [r7, #12]
10005432:	23bc      	movs	r3, #188	; 0xbc
10005434:	005b      	lsls	r3, r3, #1
10005436:	58d3      	ldr	r3, [r2, r3]
10005438:	22d0      	movs	r2, #208	; 0xd0
1000543a:	431a      	orrs	r2, r3
1000543c:	1c11      	adds	r1, r2, #0
1000543e:	68fa      	ldr	r2, [r7, #12]
10005440:	23bc      	movs	r3, #188	; 0xbc
10005442:	005b      	lsls	r3, r3, #1
10005444:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitDirtyStateMachine();
10005446:	f000 f841 	bl	100054cc <E_EEPROM_XMC1_lInitDirtyStateMachine>
1000544a:	e01d      	b.n	10005488 <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else if ( marker_dirty_state == E_EEPROM_XMC1_BANK1_INVALID )  /* If Only Bank1 state marker is in dirty state */
1000544c:	687b      	ldr	r3, [r7, #4]
1000544e:	2b02      	cmp	r3, #2
10005450:	d118      	bne.n	10005484 <E_EEPROM_XMC1_lInitGc+0x94>
  {
    data_ptr->init_gc_state &= E_EEPROM_XMC1_INIT_STATE_F0;
10005452:	68fa      	ldr	r2, [r7, #12]
10005454:	23bc      	movs	r3, #188	; 0xbc
10005456:	005b      	lsls	r3, r3, #1
10005458:	58d3      	ldr	r3, [r2, r3]
1000545a:	22f0      	movs	r2, #240	; 0xf0
1000545c:	4013      	ands	r3, r2
1000545e:	1c19      	adds	r1, r3, #0
10005460:	68fa      	ldr	r2, [r7, #12]
10005462:	23bc      	movs	r3, #188	; 0xbc
10005464:	005b      	lsls	r3, r3, #1
10005466:	50d1      	str	r1, [r2, r3]
    data_ptr->init_gc_state |= E_EEPROM_XMC1_INIT_STATE_0D;
10005468:	68fa      	ldr	r2, [r7, #12]
1000546a:	23bc      	movs	r3, #188	; 0xbc
1000546c:	005b      	lsls	r3, r3, #1
1000546e:	58d3      	ldr	r3, [r2, r3]
10005470:	220d      	movs	r2, #13
10005472:	431a      	orrs	r2, r3
10005474:	1c11      	adds	r1, r2, #0
10005476:	68fa      	ldr	r2, [r7, #12]
10005478:	23bc      	movs	r3, #188	; 0xbc
1000547a:	005b      	lsls	r3, r3, #1
1000547c:	50d1      	str	r1, [r2, r3]
    E_EEPROM_XMC1_lInitDirtyStateMachine();
1000547e:	f000 f825 	bl	100054cc <E_EEPROM_XMC1_lInitDirtyStateMachine>
10005482:	e001      	b.n	10005488 <E_EEPROM_XMC1_lInitGc+0x98>
  }
  else                                      /* If both Bank state markers have valid state */
  {
    E_EEPROM_XMC1_lInitNormalStateMachine();
10005484:	f000 f876 	bl	10005574 <E_EEPROM_XMC1_lInitNormalStateMachine>
  }
}
10005488:	46bd      	mov	sp, r7
1000548a:	b004      	add	sp, #16
1000548c:	bd80      	pop	{r7, pc}
1000548e:	46c0      	nop			; (mov r8, r8)
10005490:	20000718 	.word	0x20000718

10005494 <E_EEPROM_XMC1_lInitllegalStateMachine>:
 * Return value    : void
 *
 * Description     : This function shall erase all flash and start from fresh depending upon the user configuration
 */
static void E_EEPROM_XMC1_lInitllegalStateMachine(void)
{
10005494:	b580      	push	{r7, lr}
10005496:	b082      	sub	sp, #8
10005498:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000549a:	4b0b      	ldr	r3, [pc, #44]	; (100054c8 <E_EEPROM_XMC1_lInitllegalStateMachine+0x34>)
1000549c:	685b      	ldr	r3, [r3, #4]
1000549e:	607b      	str	r3, [r7, #4]
  
  /*
   * Any state apart from the normal states is considered as Illegal state. Next operation = Start Prepare DFlash
   * (Only if the configuration option Erase all is 1U) IF Configuration Option is 0U, Next Operation = Fail State
   */
  if (E_EEPROM_XMC1_HANDLE_PTR->erase_all_auto_recovery == 1U)
100054a0:	4b09      	ldr	r3, [pc, #36]	; (100054c8 <E_EEPROM_XMC1_lInitllegalStateMachine+0x34>)
100054a2:	7a9b      	ldrb	r3, [r3, #10]
100054a4:	2b01      	cmp	r3, #1
100054a6:	d107      	bne.n	100054b8 <E_EEPROM_XMC1_lInitllegalStateMachine+0x24>
  {
    /* Change the current Bank to Bank0 */
    data_ptr->current_bank = 0U;
100054a8:	687b      	ldr	r3, [r7, #4]
100054aa:	2200      	movs	r2, #0
100054ac:	639a      	str	r2, [r3, #56]	; 0x38
    E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_PREPFLASH_FF, 1U);
100054ae:	2001      	movs	r0, #1
100054b0:	2101      	movs	r1, #1
100054b2:	f000 f957 	bl	10005764 <E_EEPROM_XMC1_lInitGcNormalStates>
100054b6:	e004      	b.n	100054c2 <E_EEPROM_XMC1_lInitllegalStateMachine+0x2e>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
100054b8:	687a      	ldr	r2, [r7, #4]
100054ba:	23ba      	movs	r3, #186	; 0xba
100054bc:	005b      	lsls	r3, r3, #1
100054be:	2109      	movs	r1, #9
100054c0:	50d1      	str	r1, [r2, r3]
  }
}
100054c2:	46bd      	mov	sp, r7
100054c4:	b002      	add	sp, #8
100054c6:	bd80      	pop	{r7, pc}
100054c8:	20000718 	.word	0x20000718

100054cc <E_EEPROM_XMC1_lInitDirtyStateMachine>:
 * Return value   : void
 *
 * Description    : This function shall address the dirty state recovery mechanism by erasing and rewriting states
 */
static void E_EEPROM_XMC1_lInitDirtyStateMachine(void)
{
100054cc:	b580      	push	{r7, lr}
100054ce:	b082      	sub	sp, #8
100054d0:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100054d2:	4b27      	ldr	r3, [pc, #156]	; (10005570 <E_EEPROM_XMC1_lInitDirtyStateMachine+0xa4>)
100054d4:	685b      	ldr	r3, [r3, #4]
100054d6:	607b      	str	r3, [r7, #4]
  switch (data_ptr->init_gc_state)
100054d8:	687a      	ldr	r2, [r7, #4]
100054da:	23bc      	movs	r3, #188	; 0xbc
100054dc:	005b      	lsls	r3, r3, #1
100054de:	58d3      	ldr	r3, [r2, r3]
100054e0:	2bad      	cmp	r3, #173	; 0xad
100054e2:	d01a      	beq.n	1000551a <E_EEPROM_XMC1_lInitDirtyStateMachine+0x4e>
100054e4:	d804      	bhi.n	100054f0 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x24>
100054e6:	2b0d      	cmp	r3, #13
100054e8:	d029      	beq.n	1000553e <E_EEPROM_XMC1_lInitDirtyStateMachine+0x72>
100054ea:	2b2d      	cmp	r3, #45	; 0x2d
100054ec:	d007      	beq.n	100054fe <E_EEPROM_XMC1_lInitDirtyStateMachine+0x32>
100054ee:	e038      	b.n	10005562 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x96>
100054f0:	2bd2      	cmp	r3, #210	; 0xd2
100054f2:	d00b      	beq.n	1000550c <E_EEPROM_XMC1_lInitDirtyStateMachine+0x40>
100054f4:	2bda      	cmp	r3, #218	; 0xda
100054f6:	d019      	beq.n	1000552c <E_EEPROM_XMC1_lInitDirtyStateMachine+0x60>
100054f8:	2bd0      	cmp	r3, #208	; 0xd0
100054fa:	d029      	beq.n	10005550 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x84>
100054fc:	e031      	b.n	10005562 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x96>
  {
    case E_EEPROM_XMC1_INIT_STATE_2D:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E  */
      data_ptr->current_bank = 0U;
100054fe:	687b      	ldr	r3, [r7, #4]
10005500:	2200      	movs	r2, #0
10005502:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : 2D -> 2F -> 2E */
      E_EEPROM_XMC1_lErasedDirtyStateRecovery( E_EEPROM_XMC1_END_ERASE_OFFSET );
10005504:	2030      	movs	r0, #48	; 0x30
10005506:	f000 f999 	bl	1000583c <E_EEPROM_XMC1_lErasedDirtyStateRecovery>
      break;
1000550a:	e02d      	b.n	10005568 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_D2:
      /* Change the current Bank to Bank1 and recover from the dirty state to E2 */
      data_ptr->current_bank = 1U;
1000550c:	687b      	ldr	r3, [r7, #4]
1000550e:	2201      	movs	r2, #1
10005510:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D2 -> F2 -> E2 */
      E_EEPROM_XMC1_lErasedDirtyStateRecovery( E_EEPROM_XMC1_END_ERASE_OFFSET );
10005512:	2030      	movs	r0, #48	; 0x30
10005514:	f000 f992 	bl	1000583c <E_EEPROM_XMC1_lErasedDirtyStateRecovery>
      break;
10005518:	e026      	b.n	10005568 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_AD:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E */
      data_ptr->current_bank = 0U;
1000551a:	687b      	ldr	r3, [r7, #4]
1000551c:	2200      	movs	r2, #0
1000551e:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : AD -> A0 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
10005520:	2000      	movs	r0, #0
10005522:	2107      	movs	r1, #7
10005524:	2201      	movs	r2, #1
10005526:	f000 f9c3 	bl	100058b0 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
1000552a:	e01d      	b.n	10005568 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_DA:
      /* Change the current Bank to Bank1  and recover from the dirty state to E2*/
      data_ptr->current_bank = 1U;
1000552c:	687b      	ldr	r3, [r7, #4]
1000552e:	2201      	movs	r2, #1
10005530:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : DA -> 0A -> GC PROCESS -> E2 */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
10005532:	2000      	movs	r0, #0
10005534:	2107      	movs	r1, #7
10005536:	2201      	movs	r2, #1
10005538:	f000 f9ba 	bl	100058b0 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
1000553c:	e014      	b.n	10005568 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_0D:
      /* Change the current Bank to Bank1 and recover from the dirty state to E2 */
      data_ptr->current_bank = 1U;
1000553e:	687b      	ldr	r3, [r7, #4]
10005540:	2201      	movs	r2, #1
10005542:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : 0D -> 02 -> GC PROCESS -> E2 */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
10005544:	2020      	movs	r0, #32
10005546:	2103      	movs	r1, #3
10005548:	2200      	movs	r2, #0
1000554a:	f000 f9b1 	bl	100058b0 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
1000554e:	e00b      	b.n	10005568 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    case E_EEPROM_XMC1_INIT_STATE_D0:
      /* Change the current Bank to Bank0 and recover from the dirty state to 2E */
      data_ptr->current_bank = 0U;
10005550:	687b      	ldr	r3, [r7, #4]
10005552:	2200      	movs	r2, #0
10005554:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D0 -> 20 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
10005556:	2020      	movs	r0, #32
10005558:	2103      	movs	r1, #3
1000555a:	2200      	movs	r2, #0
1000555c:	f000 f9a8 	bl	100058b0 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
      E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
10005560:	e002      	b.n	10005568 <E_EEPROM_XMC1_lInitDirtyStateMachine+0x9c>
    default:
      /* Any state apart from the normal states is considered as Illegal state */
      /* Transition states : Illegal -> PREPARE DFLASH -> 2E */
      E_EEPROM_XMC1_lInitllegalStateMachine();
10005562:	f7ff ff97 	bl	10005494 <E_EEPROM_XMC1_lInitllegalStateMachine>
      break;
10005566:	46c0      	nop			; (mov r8, r8)
  }
}
10005568:	46bd      	mov	sp, r7
1000556a:	b002      	add	sp, #8
1000556c:	bd80      	pop	{r7, pc}
1000556e:	46c0      	nop			; (mov r8, r8)
10005570:	20000718 	.word	0x20000718

10005574 <E_EEPROM_XMC1_lInitNormalStateMachine>:
* Return value   : void
*
* Description    : Check which normal bank state machine process has executed.
*/
static void E_EEPROM_XMC1_lInitNormalStateMachine(void)
{
10005574:	b580      	push	{r7, lr}
10005576:	af00      	add	r7, sp, #0
  /* Check if the state matches with any of the normal marker states with active bank as bank-0*/
  if (E_EEPROM_XMC1_lInitBank0NormalStateMachine() == 0U)
10005578:	f000 f80e 	bl	10005598 <E_EEPROM_XMC1_lInitBank0NormalStateMachine>
1000557c:	1e03      	subs	r3, r0, #0
1000557e:	d109      	bne.n	10005594 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
  {
    /* Check if the state matches with any of the normal marker states with active bank as bank-1*/
    if (E_EEPROM_XMC1_lInitBank1NormalStateMachine() == 0U)
10005580:	f000 f856 	bl	10005630 <E_EEPROM_XMC1_lInitBank1NormalStateMachine>
10005584:	1e03      	subs	r3, r0, #0
10005586:	d105      	bne.n	10005594 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
    {
      /* Check if the state matches with any other intermediate states from where a recover is possible  */
      if (E_EEPROM_XMC1_lInitOtherNormalStateMachine() == 0U)
10005588:	f000 f89e 	bl	100056c8 <E_EEPROM_XMC1_lInitOtherNormalStateMachine>
1000558c:	1e03      	subs	r3, r0, #0
1000558e:	d101      	bne.n	10005594 <E_EEPROM_XMC1_lInitNormalStateMachine+0x20>
      {
        /* If no matches found then go to illegal state and try to recover by erasing complete DFLASH */
        E_EEPROM_XMC1_lInitllegalStateMachine();
10005590:	f7ff ff80 	bl	10005494 <E_EEPROM_XMC1_lInitllegalStateMachine>
      }
    }
  }
}
10005594:	46bd      	mov	sp, r7
10005596:	bd80      	pop	{r7, pc}

10005598 <E_EEPROM_XMC1_lInitBank0NormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute bank 0 state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitBank0NormalStateMachine(void)
{
10005598:	b580      	push	{r7, lr}
1000559a:	b082      	sub	sp, #8
1000559c:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000559e:	4b23      	ldr	r3, [pc, #140]	; (1000562c <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x94>)
100055a0:	685b      	ldr	r3, [r3, #4]
100055a2:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
100055a4:	2301      	movs	r3, #1
100055a6:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
100055a8:	683a      	ldr	r2, [r7, #0]
100055aa:	23bc      	movs	r3, #188	; 0xbc
100055ac:	005b      	lsls	r3, r3, #1
100055ae:	58d3      	ldr	r3, [r2, r3]
100055b0:	2b2e      	cmp	r3, #46	; 0x2e
100055b2:	d00a      	beq.n	100055ca <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x32>
100055b4:	d804      	bhi.n	100055c0 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x28>
100055b6:	2b20      	cmp	r3, #32
100055b8:	d01f      	beq.n	100055fa <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x62>
100055ba:	2b2a      	cmp	r3, #42	; 0x2a
100055bc:	d00d      	beq.n	100055da <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x42>
100055be:	e02c      	b.n	1000561a <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x82>
100055c0:	2b2f      	cmp	r3, #47	; 0x2f
100055c2:	d022      	beq.n	1000560a <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x72>
100055c4:	2ba0      	cmp	r3, #160	; 0xa0
100055c6:	d010      	beq.n	100055ea <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x52>
100055c8:	e027      	b.n	1000561a <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x82>
    /*
     * Normal Data write in Bank-0 interrupted (2E), Next step = Cache Update and get ready to accept new request
     * Transition states : Nothing
     */
    case E_EEPROM_XMC1_INIT_NORMAL1:
    data_ptr->current_bank = 0U;
100055ca:	683b      	ldr	r3, [r7, #0]
100055cc:	2200      	movs	r2, #0
100055ce:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_IDLE, E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE);
100055d0:	200a      	movs	r0, #10
100055d2:	2100      	movs	r1, #0
100055d4:	f000 f8c6 	bl	10005764 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100055d8:	e022      	b.n	10005620 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Data copy from Bank0 to Bank1 interrupted (2A), Next step = Erasing Bank-1 and restart copy from Bank-0
     * Transition states : (2A) -> ERASE_BANK0 (2F) -> 2E -> GC_PROCESS (2A -> 0A -> 20 -> F2 -> E2)
     */
    case E_EEPROM_XMC1_INIT_DATA_COPY1:
      data_ptr->current_bank = 0U;
100055da:	683b      	ldr	r3, [r7, #0]
100055dc:	2200      	movs	r2, #0
100055de:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcDataCopyState( E_EEPROM_XMC1_GC_REQUESTED, E_EEPROM_XMC1_END_ERASE_OFFSET);
100055e0:	2004      	movs	r0, #4
100055e2:	2130      	movs	r1, #48	; 0x30
100055e4:	f000 f8ee 	bl	100057c4 <E_EEPROM_XMC1_lInitGcDataCopyState>
      break;
100055e8:	e01a      	b.n	10005620 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after copy completion from Bank1 to Bank0 (A0),Next step = Writing Valid state into Bank-0
     * Transition states : (A0) -> (20) -> GC_PROCESS (2F -> 2E)
     */
    case E_EEPROM_XMC1_INIT_COPY_DONE1:
      data_ptr->current_bank = 0U;
100055ea:	683b      	ldr	r3, [r7, #0]
100055ec:	2200      	movs	r2, #0
100055ee:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_EXECUTE_GC_STATE);
100055f0:	2007      	movs	r0, #7
100055f2:	2102      	movs	r1, #2
100055f4:	f000 f8b6 	bl	10005764 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100055f8:	e012      	b.n	10005620 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after writing valid state to Bank0 (20), Next step = Erase of old redundant Bank-1 (2F)
     * Transition states : (20) -> (2F) -> GC_PROCESS (2E)
     */
    case E_EEPROM_XMC1_INIT_NEXT_VALID1:
      data_ptr->current_bank = 0U;
100055fa:	683b      	ldr	r3, [r7, #0]
100055fc:	2200      	movs	r2, #0
100055fe:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005600:	2003      	movs	r0, #3
10005602:	2102      	movs	r1, #2
10005604:	f000 f8ae 	bl	10005764 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005608:	e00a      	b.n	10005620 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    /*
     * Interrupted after erase of old bank completed(2F), Next step = Mark erased Bank-1 with Formated state(2E)
     * Transition states : (2F) -> GC_PROCESS (2E)
     */
    case E_EEPROM_XMC1_INIT_END_ERASE1:
      data_ptr->current_bank = 0U;
1000560a:	683b      	ldr	r3, [r7, #0]
1000560c:	2200      	movs	r2, #0
1000560e:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005610:	2008      	movs	r0, #8
10005612:	2102      	movs	r1, #2
10005614:	f000 f8a6 	bl	10005764 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005618:	e002      	b.n	10005620 <E_EEPROM_XMC1_lInitBank0NormalStateMachine+0x88>
    
    default:
      state_found = 0U;
1000561a:	2300      	movs	r3, #0
1000561c:	607b      	str	r3, [r7, #4]
      break;
1000561e:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
10005620:	687b      	ldr	r3, [r7, #4]
}
10005622:	1c18      	adds	r0, r3, #0
10005624:	46bd      	mov	sp, r7
10005626:	b002      	add	sp, #8
10005628:	bd80      	pop	{r7, pc}
1000562a:	46c0      	nop			; (mov r8, r8)
1000562c:	20000718 	.word	0x20000718

10005630 <E_EEPROM_XMC1_lInitBank1NormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute bank 1 state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitBank1NormalStateMachine(void)
{
10005630:	b580      	push	{r7, lr}
10005632:	b082      	sub	sp, #8
10005634:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005636:	4b23      	ldr	r3, [pc, #140]	; (100056c4 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x94>)
10005638:	685b      	ldr	r3, [r3, #4]
1000563a:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
1000563c:	2301      	movs	r3, #1
1000563e:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
10005640:	683a      	ldr	r2, [r7, #0]
10005642:	23bc      	movs	r3, #188	; 0xbc
10005644:	005b      	lsls	r3, r3, #1
10005646:	58d3      	ldr	r3, [r2, r3]
10005648:	2ba2      	cmp	r3, #162	; 0xa2
1000564a:	d012      	beq.n	10005672 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x42>
1000564c:	d804      	bhi.n	10005658 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x28>
1000564e:	2b02      	cmp	r3, #2
10005650:	d01f      	beq.n	10005692 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x62>
10005652:	2b0a      	cmp	r3, #10
10005654:	d015      	beq.n	10005682 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x52>
10005656:	e02c      	b.n	100056b2 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x82>
10005658:	2be2      	cmp	r3, #226	; 0xe2
1000565a:	d002      	beq.n	10005662 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x32>
1000565c:	2bf2      	cmp	r3, #242	; 0xf2
1000565e:	d020      	beq.n	100056a2 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x72>
10005660:	e027      	b.n	100056b2 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x82>
    /*
     * Normal Data write in Bank-1 interrupted (E2), Next step = Cache Update and get ready to accept new request
     * Transition states : Nothing
     */
    case E_EEPROM_XMC1_INIT_NORMAL2:
      data_ptr->current_bank = 1U;
10005662:	683b      	ldr	r3, [r7, #0]
10005664:	2201      	movs	r2, #1
10005666:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_IDLE, E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE);
10005668:	200a      	movs	r0, #10
1000566a:	2100      	movs	r1, #0
1000566c:	f000 f87a 	bl	10005764 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005670:	e022      	b.n	100056b8 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Data copy from Bank1 to Bank0 interrupted (A2), Next step = Erasing Bank-0 and restart copy from Bank-1
     * Transition states : (A2) -> ERASE_BANK0 (F2) -> E2 -> GC_PROCESS (A2 -> A0 -> 20 -> 2F -> 2E)
     */
    case E_EEPROM_XMC1_INIT_DATA_COPY2:
      data_ptr->current_bank = 1U;
10005672:	683b      	ldr	r3, [r7, #0]
10005674:	2201      	movs	r2, #1
10005676:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcDataCopyState( E_EEPROM_XMC1_GC_REQUESTED, E_EEPROM_XMC1_END_ERASE_OFFSET);
10005678:	2004      	movs	r0, #4
1000567a:	2130      	movs	r1, #48	; 0x30
1000567c:	f000 f8a2 	bl	100057c4 <E_EEPROM_XMC1_lInitGcDataCopyState>
      break;
10005680:	e01a      	b.n	100056b8 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after copy completion from Bank0 to Bank1 (0A),Next step = Writing Valid state into Bank-1
     * Transition states : (0A) -> (02) -> GC_PROCESS (F2 -> E2)
     */
    case E_EEPROM_XMC1_INIT_COPY_DONE2:
      data_ptr->current_bank = 1U;
10005682:	683b      	ldr	r3, [r7, #0]
10005684:	2201      	movs	r2, #1
10005686:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005688:	2007      	movs	r0, #7
1000568a:	2102      	movs	r1, #2
1000568c:	f000 f86a 	bl	10005764 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005690:	e012      	b.n	100056b8 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after writing valid state to Bank1 (02), Next step = Erase of old redundant Bank-0 (F2)
     * Transition states : (02) -> (F2) -> GC_PROCESS (E2)
     */
    case E_EEPROM_XMC1_INIT_NEXT_VALID2:
      data_ptr->current_bank = 1U;
10005692:	683b      	ldr	r3, [r7, #0]
10005694:	2201      	movs	r2, #1
10005696:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_EXECUTE_GC_STATE);
10005698:	2003      	movs	r0, #3
1000569a:	2102      	movs	r1, #2
1000569c:	f000 f862 	bl	10005764 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100056a0:	e00a      	b.n	100056b8 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    /*
     * Interrupted after erase of old bank completed(F2), Next step = Mark erased Bank-0 with Formated state(E2)
     * Transition states : (F2) -> GC_PROCESS (E2)
     */
    case E_EEPROM_XMC1_INIT_END_ERASE2:
      data_ptr->current_bank = 1U;
100056a2:	683b      	ldr	r3, [r7, #0]
100056a4:	2201      	movs	r2, #1
100056a6:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_EXECUTE_GC_STATE);
100056a8:	2008      	movs	r0, #8
100056aa:	2102      	movs	r1, #2
100056ac:	f000 f85a 	bl	10005764 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
100056b0:	e002      	b.n	100056b8 <E_EEPROM_XMC1_lInitBank1NormalStateMachine+0x88>
    
    default:
      state_found = 0U;
100056b2:	2300      	movs	r3, #0
100056b4:	607b      	str	r3, [r7, #4]
      break;
100056b6:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
100056b8:	687b      	ldr	r3, [r7, #4]
}
100056ba:	1c18      	adds	r0, r3, #0
100056bc:	46bd      	mov	sp, r7
100056be:	b002      	add	sp, #8
100056c0:	bd80      	pop	{r7, pc}
100056c2:	46c0      	nop			; (mov r8, r8)
100056c4:	20000718 	.word	0x20000718

100056c8 <E_EEPROM_XMC1_lInitOtherNormalStateMachine>:
* Return value    : uint32_t : ( 1= state_found / 0 = State not found )
*
* Description     : Execute other state machine process and return the found states.
*/
static uint32_t E_EEPROM_XMC1_lInitOtherNormalStateMachine(void)
{
100056c8:	b580      	push	{r7, lr}
100056ca:	b082      	sub	sp, #8
100056cc:	af00      	add	r7, sp, #0
  uint32_t state_found;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100056ce:	4b24      	ldr	r3, [pc, #144]	; (10005760 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x98>)
100056d0:	685b      	ldr	r3, [r3, #4]
100056d2:	603b      	str	r3, [r7, #0]
  
  state_found = 1U;
100056d4:	2301      	movs	r3, #1
100056d6:	607b      	str	r3, [r7, #4]
  
  switch (data_ptr->init_gc_state)
100056d8:	683a      	ldr	r2, [r7, #0]
100056da:	23bc      	movs	r3, #188	; 0xbc
100056dc:	005b      	lsls	r3, r3, #1
100056de:	58d3      	ldr	r3, [r2, r3]
100056e0:	2bf0      	cmp	r3, #240	; 0xf0
100056e2:	d02c      	beq.n	1000573e <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x76>
100056e4:	d804      	bhi.n	100056f0 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x28>
100056e6:	2b0f      	cmp	r3, #15
100056e8:	d020      	beq.n	1000572c <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x64>
100056ea:	2baf      	cmp	r3, #175	; 0xaf
100056ec:	d00c      	beq.n	10005708 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x40>
100056ee:	e02f      	b.n	10005750 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x88>
100056f0:	2bfa      	cmp	r3, #250	; 0xfa
100056f2:	d012      	beq.n	1000571a <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x52>
100056f4:	2bff      	cmp	r3, #255	; 0xff
100056f6:	d12b      	bne.n	10005750 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x88>
  {
    /* Interrupted after erase of both banks completed (FF), Next step = Start Prepare DFlash  */
    case E_EEPROM_XMC1_INIT_ALL_ERASED:
      /* Change the current Bank to Bank0 */
      data_ptr->current_bank = 0U;
100056f8:	683b      	ldr	r3, [r7, #0]
100056fa:	2200      	movs	r2, #0
100056fc:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : FF ->  PREPARE_DFLASH (2F) -> 2E */
      E_EEPROM_XMC1_lInitGcNormalStates( E_EEPROM_XMC1_PREPFLASH_FF, E_EEPROM_XMC1_EXECUTE_PREP_FLASH);
100056fe:	2001      	movs	r0, #1
10005700:	2101      	movs	r1, #1
10005702:	f000 f82f 	bl	10005764 <E_EEPROM_XMC1_lInitGcNormalStates>
      break;
10005706:	e026      	b.n	10005756 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
     * Interrupted after erase of Bank1 during previous recovery(AF), Next step = Bank0 marker Page program (A0)
     * Transition states : AF -> A0 -> GC PROCESS -> 20 -> 2F -> 2E
     */
    case E_EEPROM_XMC1_INIT_STATE_AF:
      /* Change the current Bank to Bank1 */
      data_ptr->current_bank = 0U;
10005708:	683b      	ldr	r3, [r7, #0]
1000570a:	2200      	movs	r2, #0
1000570c:	639a      	str	r2, [r3, #56]	; 0x38
    
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
1000570e:	2000      	movs	r0, #0
10005710:	2107      	movs	r1, #7
10005712:	2201      	movs	r2, #1
10005714:	f000 f8cc 	bl	100058b0 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
10005718:	e01d      	b.n	10005756 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    /*
     * Interrupted after erase of Bank0 during previous recovery(FA), Next step = Bank1 marker Page program (0A)
     * Transition states : FA -> 0A -> GC PROCESS -> 02 -> F2 -> E2
     */
    case E_EEPROM_XMC1_INIT_STATE_FA:
      data_ptr->current_bank = 1U;
1000571a:	683b      	ldr	r3, [r7, #0]
1000571c:	2201      	movs	r2, #1
1000571e:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_COPY_COMPLETED ,
10005720:	2000      	movs	r0, #0
10005722:	2107      	movs	r1, #7
10005724:	2201      	movs	r2, #1
10005726:	f000 f8c3 	bl	100058b0 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_NEXT_BANK_VALID , 1U);
      break;
1000572a:	e014      	b.n	10005756 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    /*
     * Interrupted after erase of Bank1 during previous recover(0F), Next step = Bank1 marker Page program (02)
     * Transition states : 0F -> 02 -> GC PROCESS -> F2 -> E2
     */
    case E_EEPROM_XMC1_INIT_STATE_0F:
      data_ptr->current_bank = 1U;
1000572c:	683b      	ldr	r3, [r7, #0]
1000572e:	2201      	movs	r2, #1
10005730:	639a      	str	r2, [r3, #56]	; 0x38
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
10005732:	2020      	movs	r0, #32
10005734:	2103      	movs	r1, #3
10005736:	2200      	movs	r2, #0
10005738:	f000 f8ba 	bl	100058b0 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
1000573c:	e00b      	b.n	10005756 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
     * Interrupted after erase of Bank1 during previous recover(F0), Next step = Bank1 marker Page program (20)
     * Transition states : F0 -> 20 -> GC PROCESS -> 2F -> 2E
     */
    case E_EEPROM_XMC1_INIT_STATE_F0:
      /* Change the current Bank to Bank0 */
      data_ptr->current_bank = 0U;
1000573e:	683b      	ldr	r3, [r7, #0]
10005740:	2200      	movs	r2, #0
10005742:	639a      	str	r2, [r3, #56]	; 0x38
      /* Transition states : D0 -> 20 -> GC PROCESS -> 2E */
      E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( E_EEPROM_XMC1_VALID_STATE ,
10005744:	2020      	movs	r0, #32
10005746:	2103      	movs	r1, #3
10005748:	2200      	movs	r2, #0
1000574a:	f000 f8b1 	bl	100058b0 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>
                                                    E_EEPROM_XMC1_GC_ERASE_PREV_BANK , 0U);
      break;
1000574e:	e002      	b.n	10005756 <E_EEPROM_XMC1_lInitOtherNormalStateMachine+0x8e>
    
    default:
      state_found = 0U;
10005750:	2300      	movs	r3, #0
10005752:	607b      	str	r3, [r7, #4]
      break;
10005754:	46c0      	nop			; (mov r8, r8)
  }
  return (state_found);
10005756:	687b      	ldr	r3, [r7, #4]
}
10005758:	1c18      	adds	r0, r3, #0
1000575a:	46bd      	mov	sp, r7
1000575c:	b002      	add	sp, #8
1000575e:	bd80      	pop	{r7, pc}
10005760:	20000718 	.word	0x20000718

10005764 <E_EEPROM_XMC1_lInitGcNormalStates>:
* Return value    : void
*
* Description     : Executes normal Garbage collection state machine sub process
*/
static void E_EEPROM_XMC1_lInitGcNormalStates(uint32_t current_state, uint32_t next_process)
{
10005764:	b580      	push	{r7, lr}
10005766:	b084      	sub	sp, #16
10005768:	af00      	add	r7, sp, #0
1000576a:	6078      	str	r0, [r7, #4]
1000576c:	6039      	str	r1, [r7, #0]
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000576e:	4b14      	ldr	r3, [pc, #80]	; (100057c0 <E_EEPROM_XMC1_lInitGcNormalStates+0x5c>)
10005770:	685b      	ldr	r3, [r3, #4]
10005772:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005774:	f000 fd46 	bl	10006204 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  if (next_process == E_EEPROM_XMC1_EXECUTE_PREP_FLASH)
10005778:	683b      	ldr	r3, [r7, #0]
1000577a:	2b01      	cmp	r3, #1
1000577c:	d109      	bne.n	10005792 <E_EEPROM_XMC1_lInitGcNormalStates+0x2e>
  {
    /* Update the GC state*/
    data_ptr->gc_state = current_state;
1000577e:	68fa      	ldr	r2, [r7, #12]
10005780:	23ba      	movs	r3, #186	; 0xba
10005782:	005b      	lsls	r3, r3, #1
10005784:	6879      	ldr	r1, [r7, #4]
10005786:	50d1      	str	r1, [r2, r3]
    /* Start Prepare DFlash routine to build FEE base  */
    E_EEPROM_XMC1_lPrepareDFlash();
10005788:	f000 fab0 	bl	10005cec <E_EEPROM_XMC1_lPrepareDFlash>
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
1000578c:	f000 fb2e 	bl	10005dec <E_EEPROM_XMC1_lUpdateCache>
10005790:	e013      	b.n	100057ba <E_EEPROM_XMC1_lInitGcNormalStates+0x56>
  }  
  else if (next_process == E_EEPROM_XMC1_EXECUTE_GC_STATE)
10005792:	683b      	ldr	r3, [r7, #0]
10005794:	2b02      	cmp	r3, #2
10005796:	d109      	bne.n	100057ac <E_EEPROM_XMC1_lInitGcNormalStates+0x48>
  {
    /* Update the GC state */
    data_ptr->gc_state = current_state;
10005798:	68fa      	ldr	r2, [r7, #12]
1000579a:	23ba      	movs	r3, #186	; 0xba
1000579c:	005b      	lsls	r3, r3, #1
1000579e:	6879      	ldr	r1, [r7, #4]
100057a0:	50d1      	str	r1, [r2, r3]
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
100057a2:	f000 fb23 	bl	10005dec <E_EEPROM_XMC1_lUpdateCache>
    /* Start Garbage Collection */
    E_EEPROM_XMC1_lGarbageCollection();
100057a6:	f000 f8c3 	bl	10005930 <E_EEPROM_XMC1_lGarbageCollection>
100057aa:	e006      	b.n	100057ba <E_EEPROM_XMC1_lInitGcNormalStates+0x56>
  }
  else /* if ( next_process == E_EEPROM_XMC1_EXECUTE_CACHE_UPDATE ) */
  {
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
100057ac:	f000 fb1e 	bl	10005dec <E_EEPROM_XMC1_lUpdateCache>
    /* Update the GC state as Bank-0 Erase Completed state */
    data_ptr->gc_state = current_state;
100057b0:	68fa      	ldr	r2, [r7, #12]
100057b2:	23ba      	movs	r3, #186	; 0xba
100057b4:	005b      	lsls	r3, r3, #1
100057b6:	6879      	ldr	r1, [r7, #4]
100057b8:	50d1      	str	r1, [r2, r3]
  }
}
100057ba:	46bd      	mov	sp, r7
100057bc:	b004      	add	sp, #16
100057be:	bd80      	pop	{r7, pc}
100057c0:	20000718 	.word	0x20000718

100057c4 <E_EEPROM_XMC1_lInitGcDataCopyState>:
* Return value    : void
*
* Description     : Executes data copy state GC state machine sub process.
*/
static void E_EEPROM_XMC1_lInitGcDataCopyState(uint32_t current_state, uint32_t marker_offset)
{
100057c4:	b580      	push	{r7, lr}
100057c6:	b084      	sub	sp, #16
100057c8:	af00      	add	r7, sp, #0
100057ca:	6078      	str	r0, [r7, #4]
100057cc:	6039      	str	r1, [r7, #0]
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100057ce:	4b1a      	ldr	r3, [pc, #104]	; (10005838 <E_EEPROM_XMC1_lInitGcDataCopyState+0x74>)
100057d0:	685b      	ldr	r3, [r3, #4]
100057d2:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
100057d4:	f000 fd16 	bl	10006204 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Update the GC state as restart copy process */
  data_ptr->gc_state = current_state ;
100057d8:	68fa      	ldr	r2, [r7, #12]
100057da:	23ba      	movs	r3, #186	; 0xba
100057dc:	005b      	lsls	r3, r3, #1
100057de:	6879      	ldr	r1, [r7, #4]
100057e0:	50d1      	str	r1, [r2, r3]
  
  /* Update the RAM Cache Table with */
  E_EEPROM_XMC1_lUpdateCache();
100057e2:	f000 fb03 	bl	10005dec <E_EEPROM_XMC1_lUpdateCache>
  
  /* Erase the previous redundant bank */
  status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
100057e6:	68fb      	ldr	r3, [r7, #12]
100057e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100057ea:	1c18      	adds	r0, r3, #0
100057ec:	f000 fe48 	bl	10006480 <E_EEPROM_XMC1_lEraseBank>
100057f0:	1c03      	adds	r3, r0, #0
100057f2:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
100057f4:	68bb      	ldr	r3, [r7, #8]
100057f6:	2b00      	cmp	r3, #0
100057f8:	d116      	bne.n	10005828 <E_EEPROM_XMC1_lInitGcDataCopyState+0x64>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
100057fa:	f000 fddf 	bl	100063bc <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    
    /* Write formatted state to the erased bank (2E)  */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + marker_offset));
100057fe:	68fb      	ldr	r3, [r7, #12]
10005800:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005802:	683b      	ldr	r3, [r7, #0]
10005804:	18d3      	adds	r3, r2, r3
10005806:	1c18      	adds	r0, r3, #0
10005808:	f000 fe64 	bl	100064d4 <E_EEPROM_XMC1_lGCWrite>
1000580c:	1c03      	adds	r3, r0, #0
1000580e:	60bb      	str	r3, [r7, #8]
    
    if (status == 0U)
10005810:	68bb      	ldr	r3, [r7, #8]
10005812:	2b00      	cmp	r3, #0
10005814:	d102      	bne.n	1000581c <E_EEPROM_XMC1_lInitGcDataCopyState+0x58>
    {
      /* Start Garbage Collection */
      E_EEPROM_XMC1_lGarbageCollection();
10005816:	f000 f88b 	bl	10005930 <E_EEPROM_XMC1_lGarbageCollection>
1000581a:	e00a      	b.n	10005832 <E_EEPROM_XMC1_lInitGcDataCopyState+0x6e>
    }
    else
    {
      data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
1000581c:	68fa      	ldr	r2, [r7, #12]
1000581e:	23ba      	movs	r3, #186	; 0xba
10005820:	005b      	lsls	r3, r3, #1
10005822:	2109      	movs	r1, #9
10005824:	50d1      	str	r1, [r2, r3]
10005826:	e004      	b.n	10005832 <E_EEPROM_XMC1_lInitGcDataCopyState+0x6e>
    }
    
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005828:	68fa      	ldr	r2, [r7, #12]
1000582a:	23ba      	movs	r3, #186	; 0xba
1000582c:	005b      	lsls	r3, r3, #1
1000582e:	2109      	movs	r1, #9
10005830:	50d1      	str	r1, [r2, r3]
  }
  
}
10005832:	46bd      	mov	sp, r7
10005834:	b004      	add	sp, #16
10005836:	bd80      	pop	{r7, pc}
10005838:	20000718 	.word	0x20000718

1000583c <E_EEPROM_XMC1_lErasedDirtyStateRecovery>:
 * Return value    : void
 *
 * Description     : Executes state machine sub process for erase dirty states to recover.
 */
static void E_EEPROM_XMC1_lErasedDirtyStateRecovery( uint32_t marker_offset)
{
1000583c:	b580      	push	{r7, lr}
1000583e:	b084      	sub	sp, #16
10005840:	af00      	add	r7, sp, #0
10005842:	6078      	str	r0, [r7, #4]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005844:	4b19      	ldr	r3, [pc, #100]	; (100058ac <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x70>)
10005846:	685b      	ldr	r3, [r3, #4]
10005848:	60fb      	str	r3, [r7, #12]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
1000584a:	f000 fcdb 	bl	10006204 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Erase the previous redundant bank */
  status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
1000584e:	68fb      	ldr	r3, [r7, #12]
10005850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005852:	1c18      	adds	r0, r3, #0
10005854:	f000 fe14 	bl	10006480 <E_EEPROM_XMC1_lEraseBank>
10005858:	1c03      	adds	r3, r0, #0
1000585a:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
1000585c:	68bb      	ldr	r3, [r7, #8]
1000585e:	2b00      	cmp	r3, #0
10005860:	d11b      	bne.n	1000589a <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x5e>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005862:	f000 fdab 	bl	100063bc <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    
    /* Write formatted state to the erased bank */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + marker_offset));
10005866:	68fb      	ldr	r3, [r7, #12]
10005868:	6bda      	ldr	r2, [r3, #60]	; 0x3c
1000586a:	687b      	ldr	r3, [r7, #4]
1000586c:	18d3      	adds	r3, r2, r3
1000586e:	1c18      	adds	r0, r3, #0
10005870:	f000 fe30 	bl	100064d4 <E_EEPROM_XMC1_lGCWrite>
10005874:	1c03      	adds	r3, r0, #0
10005876:	60bb      	str	r3, [r7, #8]
    if (status == 0U)
10005878:	68bb      	ldr	r3, [r7, #8]
1000587a:	2b00      	cmp	r3, #0
1000587c:	d107      	bne.n	1000588e <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x52>
    {
      /* Update the RAM Cache Table with the written blocks of data.*/
      E_EEPROM_XMC1_lUpdateCache();
1000587e:	f000 fab5 	bl	10005dec <E_EEPROM_XMC1_lUpdateCache>
      
      data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
10005882:	68fa      	ldr	r2, [r7, #12]
10005884:	23ba      	movs	r3, #186	; 0xba
10005886:	005b      	lsls	r3, r3, #1
10005888:	210a      	movs	r1, #10
1000588a:	50d1      	str	r1, [r2, r3]
1000588c:	e00a      	b.n	100058a4 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x68>
    }
    else
    {
      data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
1000588e:	68fa      	ldr	r2, [r7, #12]
10005890:	23ba      	movs	r3, #186	; 0xba
10005892:	005b      	lsls	r3, r3, #1
10005894:	2109      	movs	r1, #9
10005896:	50d1      	str	r1, [r2, r3]
10005898:	e004      	b.n	100058a4 <E_EEPROM_XMC1_lErasedDirtyStateRecovery+0x68>
    }
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
1000589a:	68fa      	ldr	r2, [r7, #12]
1000589c:	23ba      	movs	r3, #186	; 0xba
1000589e:	005b      	lsls	r3, r3, #1
100058a0:	2109      	movs	r1, #9
100058a2:	50d1      	str	r1, [r2, r3]
  }
}
100058a4:	46bd      	mov	sp, r7
100058a6:	b004      	add	sp, #16
100058a8:	bd80      	pop	{r7, pc}
100058aa:	46c0      	nop			; (mov r8, r8)
100058ac:	20000718 	.word	0x20000718

100058b0 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery>:
 * Description     : Recovers from any copy process dirty state.
 */
static void E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery( uint32_t current_state,
                                                          uint32_t next_state,
                                                          uint32_t page_addr_select)
{
100058b0:	b580      	push	{r7, lr}
100058b2:	b086      	sub	sp, #24
100058b4:	af00      	add	r7, sp, #0
100058b6:	60f8      	str	r0, [r7, #12]
100058b8:	60b9      	str	r1, [r7, #8]
100058ba:	607a      	str	r2, [r7, #4]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100058bc:	4b1b      	ldr	r3, [pc, #108]	; (1000592c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x7c>)
100058be:	685b      	ldr	r3, [r3, #4]
100058c0:	617b      	str	r3, [r7, #20]
  
  /* Update the Bank related global variables */
  E_EEPROM_XMC1_lUpdateCurrBankInfo();
100058c2:	f000 fc9f 	bl	10006204 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
  
  /* Set the marker blocks with copy completed state */
  E_EEPROM_XMC1_lSetMarkerPageBuffer(current_state);
100058c6:	68fb      	ldr	r3, [r7, #12]
100058c8:	1c18      	adds	r0, r3, #0
100058ca:	f000 fd95 	bl	100063f8 <E_EEPROM_XMC1_lSetMarkerPageBuffer>
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
100058ce:	f7fc fe93 	bl	100025f8 <XMC_FLASH_ClearStatus>
  
  /* Decide the bank from page_addr_select and Erase the marker page + Program with the current state + Verify */
  if (page_addr_select == 1U)
100058d2:	687b      	ldr	r3, [r7, #4]
100058d4:	2b01      	cmp	r3, #1
100058d6:	d108      	bne.n	100058ea <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x3a>
  {
    E_EEPROM_XMC1_lWriteSinglePage(data_ptr->gc_dest_addr, (uint32_t*)(void*)data_ptr->page_write_buffer);
100058d8:	697b      	ldr	r3, [r7, #20]
100058da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
100058dc:	697b      	ldr	r3, [r7, #20]
100058de:	3370      	adds	r3, #112	; 0x70
100058e0:	1c10      	adds	r0, r2, #0
100058e2:	1c19      	adds	r1, r3, #0
100058e4:	f001 f916 	bl	10006b14 <E_EEPROM_XMC1_lWriteSinglePage>
100058e8:	e007      	b.n	100058fa <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x4a>
  }
  else
  {
    E_EEPROM_XMC1_lWriteSinglePage(data_ptr->gc_src_addr, (uint32_t*)(void*)data_ptr->page_write_buffer);
100058ea:	697b      	ldr	r3, [r7, #20]
100058ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
100058ee:	697b      	ldr	r3, [r7, #20]
100058f0:	3370      	adds	r3, #112	; 0x70
100058f2:	1c10      	adds	r0, r2, #0
100058f4:	1c19      	adds	r1, r3, #0
100058f6:	f001 f90d 	bl	10006b14 <E_EEPROM_XMC1_lWriteSinglePage>
  }
  
  status = E_EEPROM_XMC1_lGetFlashStatus();
100058fa:	f001 f925 	bl	10006b48 <E_EEPROM_XMC1_lGetFlashStatus>
100058fe:	1c03      	adds	r3, r0, #0
10005900:	613b      	str	r3, [r7, #16]
  
  if (status == 0U)
10005902:	693b      	ldr	r3, [r7, #16]
10005904:	2b00      	cmp	r3, #0
10005906:	d109      	bne.n	1000591c <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x6c>
  {
    /* Update the GC state as write next bank valid */
    data_ptr->gc_state = next_state ;
10005908:	697a      	ldr	r2, [r7, #20]
1000590a:	23ba      	movs	r3, #186	; 0xba
1000590c:	005b      	lsls	r3, r3, #1
1000590e:	68b9      	ldr	r1, [r7, #8]
10005910:	50d1      	str	r1, [r2, r3]
    /* Update the RAM Cache Table */
    E_EEPROM_XMC1_lUpdateCache();
10005912:	f000 fa6b 	bl	10005dec <E_EEPROM_XMC1_lUpdateCache>
    /* Start Garbage Collection */
    E_EEPROM_XMC1_lGarbageCollection();
10005916:	f000 f80b 	bl	10005930 <E_EEPROM_XMC1_lGarbageCollection>
1000591a:	e004      	b.n	10005926 <E_EEPROM_XMC1_lCopyProcessDirtyStateRecovery+0x76>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
1000591c:	697a      	ldr	r2, [r7, #20]
1000591e:	23ba      	movs	r3, #186	; 0xba
10005920:	005b      	lsls	r3, r3, #1
10005922:	2109      	movs	r1, #9
10005924:	50d1      	str	r1, [r2, r3]
  }
}
10005926:	46bd      	mov	sp, r7
10005928:	b006      	add	sp, #24
1000592a:	bd80      	pop	{r7, pc}
1000592c:	20000718 	.word	0x20000718

10005930 <E_EEPROM_XMC1_lGarbageCollection>:
 * Return value    : void
 *
 * Description     : This function execute's the garbage collection state machine.
 */
static void E_EEPROM_XMC1_lGarbageCollection(void)
{
10005930:	b580      	push	{r7, lr}
10005932:	b082      	sub	sp, #8
10005934:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005936:	4b24      	ldr	r3, [pc, #144]	; (100059c8 <E_EEPROM_XMC1_lGarbageCollection+0x98>)
10005938:	685b      	ldr	r3, [r3, #4]
1000593a:	607b      	str	r3, [r7, #4]
  
  do
  {
    switch (data_ptr->gc_state)
1000593c:	687a      	ldr	r2, [r7, #4]
1000593e:	23ba      	movs	r3, #186	; 0xba
10005940:	005b      	lsls	r3, r3, #1
10005942:	58d3      	ldr	r3, [r2, r3]
10005944:	2b08      	cmp	r3, #8
10005946:	d82c      	bhi.n	100059a2 <E_EEPROM_XMC1_lGarbageCollection+0x72>
10005948:	009a      	lsls	r2, r3, #2
1000594a:	4b20      	ldr	r3, [pc, #128]	; (100059cc <E_EEPROM_XMC1_lGarbageCollection+0x9c>)
1000594c:	18d3      	adds	r3, r2, r3
1000594e:	681b      	ldr	r3, [r3, #0]
10005950:	469f      	mov	pc, r3
    {
      case E_EEPROM_XMC1_GC_COPY_START:
        E_EEPROM_XMC1_lHandleGcStartCopy();
10005952:	f000 f881 	bl	10005a58 <E_EEPROM_XMC1_lHandleGcStartCopy>
        break;
10005956:	e027      	b.n	100059a8 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_COPY_WRITE:
        E_EEPROM_XMC1_lHandleGcCopyWrite();
10005958:	f000 f8e8 	bl	10005b2c <E_EEPROM_XMC1_lHandleGcCopyWrite>
        break;
1000595c:	e024      	b.n	100059a8 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_READ_NXTBLOCK:
        XMC_FLASH_ClearStatus();
1000595e:	f7fc fe4b 	bl	100025f8 <XMC_FLASH_ClearStatus>
        E_EEPROM_XMC1_lReadSingleBlock(data_ptr->gc_src_addr ,(uint32_t*)(void*)data_ptr->read_write_buffer);
10005962:	687b      	ldr	r3, [r7, #4]
10005964:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10005966:	687b      	ldr	r3, [r7, #4]
10005968:	335c      	adds	r3, #92	; 0x5c
1000596a:	1c10      	adds	r0, r2, #0
1000596c:	1c19      	adds	r1, r3, #0
1000596e:	f001 f8c1 	bl	10006af4 <E_EEPROM_XMC1_lReadSingleBlock>
        data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_WRITE;
10005972:	687a      	ldr	r2, [r7, #4]
10005974:	23ba      	movs	r3, #186	; 0xba
10005976:	005b      	lsls	r3, r3, #1
10005978:	2105      	movs	r1, #5
1000597a:	50d1      	str	r1, [r2, r3]
        break;
1000597c:	e014      	b.n	100059a8 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_COPY_END:
        E_EEPROM_XMC1_lHandleGcEndOfCopy();
1000597e:	f000 f94b 	bl	10005c18 <E_EEPROM_XMC1_lHandleGcEndOfCopy>
        break;
10005982:	e011      	b.n	100059a8 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_NEXT_BANK_VALID:
        E_EEPROM_XMC1_lHandleGcOtherStates(E_EEPROM_XMC1_GC_NEXT_BANK_VALID, E_EEPROM_XMC1_GC_ERASE_PREV_BANK);
10005984:	2007      	movs	r0, #7
10005986:	2103      	movs	r1, #3
10005988:	f000 f972 	bl	10005c70 <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
1000598c:	e00c      	b.n	100059a8 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_ERASE_PREV_BANK:
        E_EEPROM_XMC1_lHandleGcOtherStates( E_EEPROM_XMC1_GC_ERASE_PREV_BANK, E_EEPROM_XMC1_GC_MARK_END_ERASE1);
1000598e:	2003      	movs	r0, #3
10005990:	2108      	movs	r1, #8
10005992:	f000 f96d 	bl	10005c70 <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
10005996:	e007      	b.n	100059a8 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      case E_EEPROM_XMC1_GC_MARK_END_ERASE1:
        E_EEPROM_XMC1_lHandleGcOtherStates(E_EEPROM_XMC1_GC_MARK_END_ERASE1, E_EEPROM_XMC1_GC_IDLE);
10005998:	2008      	movs	r0, #8
1000599a:	210a      	movs	r1, #10
1000599c:	f000 f968 	bl	10005c70 <E_EEPROM_XMC1_lHandleGcOtherStates>
        break;
100059a0:	e002      	b.n	100059a8 <E_EEPROM_XMC1_lGarbageCollection+0x78>
      
      default:
        E_EEPROM_XMC1_lHandleGcRequested(); /* E_EEPROM_XMC1_GC_REQUESTED state*/
100059a2:	f000 f815 	bl	100059d0 <E_EEPROM_XMC1_lHandleGcRequested>
      break;
100059a6:	46c0      	nop			; (mov r8, r8)
    }
    
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
100059a8:	687a      	ldr	r2, [r7, #4]
100059aa:	23ba      	movs	r3, #186	; 0xba
100059ac:	005b      	lsls	r3, r3, #1
100059ae:	58d3      	ldr	r3, [r2, r3]
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
100059b0:	2b0a      	cmp	r3, #10
100059b2:	d005      	beq.n	100059c0 <E_EEPROM_XMC1_lGarbageCollection+0x90>
100059b4:	687a      	ldr	r2, [r7, #4]
100059b6:	23ba      	movs	r3, #186	; 0xba
100059b8:	005b      	lsls	r3, r3, #1
100059ba:	58d3      	ldr	r3, [r2, r3]
      default:
        E_EEPROM_XMC1_lHandleGcRequested(); /* E_EEPROM_XMC1_GC_REQUESTED state*/
      break;
    }
    
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
100059bc:	2b09      	cmp	r3, #9
100059be:	d1bd      	bne.n	1000593c <E_EEPROM_XMC1_lGarbageCollection+0xc>
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
}
100059c0:	46bd      	mov	sp, r7
100059c2:	b002      	add	sp, #8
100059c4:	bd80      	pop	{r7, pc}
100059c6:	46c0      	nop			; (mov r8, r8)
100059c8:	20000718 	.word	0x20000718
100059cc:	100095f4 	.word	0x100095f4

100059d0 <E_EEPROM_XMC1_lHandleGcRequested>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC REQUESTED state
 */
static void E_EEPROM_XMC1_lHandleGcRequested(void)
{
100059d0:	b580      	push	{r7, lr}
100059d2:	b084      	sub	sp, #16
100059d4:	af00      	add	r7, sp, #0
  uint32_t status;
  uint32_t block_count;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100059d6:	4b1f      	ldr	r3, [pc, #124]	; (10005a54 <E_EEPROM_XMC1_lHandleGcRequested+0x84>)
100059d8:	685b      	ldr	r3, [r3, #4]
100059da:	607b      	str	r3, [r7, #4]
  
  E_EEPROM_XMC1_lSetMarkerBlockBuffer();
100059dc:	f000 fcee 	bl	100063bc <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
  /* Write Copy start state to new bank  (2A) or (A2) */
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + E_EEPROM_XMC1_BEGIN_OFFSET));
100059e0:	687b      	ldr	r3, [r7, #4]
100059e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100059e4:	3310      	adds	r3, #16
100059e6:	1c18      	adds	r0, r3, #0
100059e8:	f000 fd74 	bl	100064d4 <E_EEPROM_XMC1_lGCWrite>
100059ec:	1c03      	adds	r3, r0, #0
100059ee:	603b      	str	r3, [r7, #0]
  if (status == 0U)
100059f0:	683b      	ldr	r3, [r7, #0]
100059f2:	2b00      	cmp	r3, #0
100059f4:	d125      	bne.n	10005a42 <E_EEPROM_XMC1_lHandleGcRequested+0x72>
  {
    /* Initialize the copied status for all the logical blocks */
    cache_ptr = data_ptr->block_info;
100059f6:	687b      	ldr	r3, [r7, #4]
100059f8:	60bb      	str	r3, [r7, #8]
    block_count = 0U;
100059fa:	2300      	movs	r3, #0
100059fc:	60fb      	str	r3, [r7, #12]
    do
    {
      cache_ptr->status.copied = 0U;
100059fe:	68bb      	ldr	r3, [r7, #8]
10005a00:	791a      	ldrb	r2, [r3, #4]
10005a02:	2104      	movs	r1, #4
10005a04:	438a      	bics	r2, r1
10005a06:	711a      	strb	r2, [r3, #4]
      block_count++;
10005a08:	68fb      	ldr	r3, [r7, #12]
10005a0a:	3301      	adds	r3, #1
10005a0c:	60fb      	str	r3, [r7, #12]
      cache_ptr++;
10005a0e:	68bb      	ldr	r3, [r7, #8]
10005a10:	3308      	adds	r3, #8
10005a12:	60bb      	str	r3, [r7, #8]
    } while (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count);
10005a14:	4b0f      	ldr	r3, [pc, #60]	; (10005a54 <E_EEPROM_XMC1_lHandleGcRequested+0x84>)
10005a16:	7a5b      	ldrb	r3, [r3, #9]
10005a18:	1e1a      	subs	r2, r3, #0
10005a1a:	68fb      	ldr	r3, [r7, #12]
10005a1c:	429a      	cmp	r2, r3
10005a1e:	d1ee      	bne.n	100059fe <E_EEPROM_XMC1_lHandleGcRequested+0x2e>
    
    data_ptr->gc_log_block_count = 0U;
10005a20:	687a      	ldr	r2, [r7, #4]
10005a22:	23be      	movs	r3, #190	; 0xbe
10005a24:	005b      	lsls	r3, r3, #1
10005a26:	2100      	movs	r1, #0
10005a28:	50d1      	str	r1, [r2, r3]
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_START;
10005a2a:	687a      	ldr	r2, [r7, #4]
10005a2c:	23ba      	movs	r3, #186	; 0xba
10005a2e:	005b      	lsls	r3, r3, #1
10005a30:	2101      	movs	r1, #1
10005a32:	50d1      	str	r1, [r2, r3]
    data_ptr->gc_dest_addr = data_ptr->gc_dest_addr + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005a34:	687b      	ldr	r3, [r7, #4]
10005a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005a38:	1c5a      	adds	r2, r3, #1
10005a3a:	32ff      	adds	r2, #255	; 0xff
10005a3c:	687b      	ldr	r3, [r7, #4]
10005a3e:	63da      	str	r2, [r3, #60]	; 0x3c
10005a40:	e004      	b.n	10005a4c <E_EEPROM_XMC1_lHandleGcRequested+0x7c>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005a42:	687a      	ldr	r2, [r7, #4]
10005a44:	23ba      	movs	r3, #186	; 0xba
10005a46:	005b      	lsls	r3, r3, #1
10005a48:	2109      	movs	r1, #9
10005a4a:	50d1      	str	r1, [r2, r3]
  }
}
10005a4c:	46bd      	mov	sp, r7
10005a4e:	b004      	add	sp, #16
10005a50:	bd80      	pop	{r7, pc}
10005a52:	46c0      	nop			; (mov r8, r8)
10005a54:	20000718 	.word	0x20000718

10005a58 <E_EEPROM_XMC1_lHandleGcStartCopy>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC START COPY state
 */
static void E_EEPROM_XMC1_lHandleGcStartCopy(void)
{
10005a58:	b580      	push	{r7, lr}
10005a5a:	b084      	sub	sp, #16
10005a5c:	af00      	add	r7, sp, #0
  uint32_t state_flag;
  uint32_t block_count;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005a5e:	4b32      	ldr	r3, [pc, #200]	; (10005b28 <E_EEPROM_XMC1_lHandleGcStartCopy+0xd0>)
10005a60:	685b      	ldr	r3, [r3, #4]
10005a62:	603b      	str	r3, [r7, #0]
  
  state_flag = 0U;
10005a64:	2300      	movs	r3, #0
10005a66:	60fb      	str	r3, [r7, #12]
  /* initialize the copied status for all the logical blocks */
  block_count = data_ptr->gc_log_block_count;
10005a68:	683a      	ldr	r2, [r7, #0]
10005a6a:	23be      	movs	r3, #190	; 0xbe
10005a6c:	005b      	lsls	r3, r3, #1
10005a6e:	58d3      	ldr	r3, [r2, r3]
10005a70:	60bb      	str	r3, [r7, #8]
  cache_ptr = data_ptr->block_info + block_count;
10005a72:	68bb      	ldr	r3, [r7, #8]
10005a74:	00db      	lsls	r3, r3, #3
10005a76:	683a      	ldr	r2, [r7, #0]
10005a78:	18d3      	adds	r3, r2, r3
10005a7a:	607b      	str	r3, [r7, #4]
  /*
   * Check all available blocks in cache table for Copy process. Condition breaks on either the current block is
   * consistent or all blocks check for consistency is finished
   */
  while ((state_flag == 0U) && (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count))
10005a7c:	e01a      	b.n	10005ab4 <E_EEPROM_XMC1_lHandleGcStartCopy+0x5c>
  {
    /* If block is consistent set state flag for copy enable*/
    if (((cache_ptr->address != 0U) && (cache_ptr->status.consistent == 1U)) && (cache_ptr->status.copied == 0U))
10005a7e:	687b      	ldr	r3, [r7, #4]
10005a80:	681b      	ldr	r3, [r3, #0]
10005a82:	2b00      	cmp	r3, #0
10005a84:	d010      	beq.n	10005aa8 <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
10005a86:	687b      	ldr	r3, [r7, #4]
10005a88:	791b      	ldrb	r3, [r3, #4]
10005a8a:	2202      	movs	r2, #2
10005a8c:	4013      	ands	r3, r2
10005a8e:	b2db      	uxtb	r3, r3
10005a90:	2b00      	cmp	r3, #0
10005a92:	d009      	beq.n	10005aa8 <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
10005a94:	687b      	ldr	r3, [r7, #4]
10005a96:	791b      	ldrb	r3, [r3, #4]
10005a98:	2204      	movs	r2, #4
10005a9a:	4013      	ands	r3, r2
10005a9c:	b2db      	uxtb	r3, r3
10005a9e:	2b00      	cmp	r3, #0
10005aa0:	d102      	bne.n	10005aa8 <E_EEPROM_XMC1_lHandleGcStartCopy+0x50>
    {
      state_flag = 1U;
10005aa2:	2301      	movs	r3, #1
10005aa4:	60fb      	str	r3, [r7, #12]
10005aa6:	e005      	b.n	10005ab4 <E_EEPROM_XMC1_lHandleGcStartCopy+0x5c>
    }
    /* If block is inconsistent ignore the block from copy and try next block*/
    else
    {
      block_count++;
10005aa8:	68bb      	ldr	r3, [r7, #8]
10005aaa:	3301      	adds	r3, #1
10005aac:	60bb      	str	r3, [r7, #8]
      cache_ptr++;
10005aae:	687b      	ldr	r3, [r7, #4]
10005ab0:	3308      	adds	r3, #8
10005ab2:	607b      	str	r3, [r7, #4]
  cache_ptr = data_ptr->block_info + block_count;
  /*
   * Check all available blocks in cache table for Copy process. Condition breaks on either the current block is
   * consistent or all blocks check for consistency is finished
   */
  while ((state_flag == 0U) && (block_count != E_EEPROM_XMC1_HANDLE_PTR->block_count))
10005ab4:	68fb      	ldr	r3, [r7, #12]
10005ab6:	2b00      	cmp	r3, #0
10005ab8:	d105      	bne.n	10005ac6 <E_EEPROM_XMC1_lHandleGcStartCopy+0x6e>
10005aba:	4b1b      	ldr	r3, [pc, #108]	; (10005b28 <E_EEPROM_XMC1_lHandleGcStartCopy+0xd0>)
10005abc:	7a5b      	ldrb	r3, [r3, #9]
10005abe:	1e1a      	subs	r2, r3, #0
10005ac0:	68bb      	ldr	r3, [r7, #8]
10005ac2:	429a      	cmp	r2, r3
10005ac4:	d1db      	bne.n	10005a7e <E_EEPROM_XMC1_lHandleGcStartCopy+0x26>
      cache_ptr++;
    }
  } /* end of while */
  
  /* If block is consistent */
  if (state_flag == 1U)
10005ac6:	68fb      	ldr	r3, [r7, #12]
10005ac8:	2b01      	cmp	r3, #1
10005aca:	d116      	bne.n	10005afa <E_EEPROM_XMC1_lHandleGcStartCopy+0xa2>
  {
    data_ptr->gc_src_addr = cache_ptr->address;
10005acc:	687b      	ldr	r3, [r7, #4]
10005ace:	681a      	ldr	r2, [r3, #0]
10005ad0:	683b      	ldr	r3, [r7, #0]
10005ad2:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_block_counter = 0U;
10005ad4:	683b      	ldr	r3, [r7, #0]
10005ad6:	2200      	movs	r2, #0
10005ad8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Clear all error status flags before flash operation*/
    XMC_FLASH_ClearStatus();
10005ada:	f7fc fd8d 	bl	100025f8 <XMC_FLASH_ClearStatus>
    
    E_EEPROM_XMC1_lReadSingleBlock(data_ptr->gc_src_addr,(uint32_t*)(void*)data_ptr->read_write_buffer);
10005ade:	683b      	ldr	r3, [r7, #0]
10005ae0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10005ae2:	683b      	ldr	r3, [r7, #0]
10005ae4:	335c      	adds	r3, #92	; 0x5c
10005ae6:	1c10      	adds	r0, r2, #0
10005ae8:	1c19      	adds	r1, r3, #0
10005aea:	f001 f803 	bl	10006af4 <E_EEPROM_XMC1_lReadSingleBlock>
    
    /* Return value above is ignored as parameters passed from FEE are correct */
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_WRITE;
10005aee:	683a      	ldr	r2, [r7, #0]
10005af0:	23ba      	movs	r3, #186	; 0xba
10005af2:	005b      	lsls	r3, r3, #1
10005af4:	2105      	movs	r1, #5
10005af6:	50d1      	str	r1, [r2, r3]
10005af8:	e00e      	b.n	10005b18 <E_EEPROM_XMC1_lHandleGcStartCopy+0xc0>
  }
  /* Finished copying all the logical blocks */
  else
  {
    /* Update the next free block pointer */
    data_ptr->next_free_block_addr = data_ptr->gc_dest_addr;
10005afa:	683b      	ldr	r3, [r7, #0]
10005afc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005afe:	683b      	ldr	r3, [r7, #0]
10005b00:	64da      	str	r2, [r3, #76]	; 0x4c
    data_ptr->gc_src_addr = data_ptr->curr_bank_src_addr;
10005b02:	683b      	ldr	r3, [r7, #0]
10005b04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005b06:	683b      	ldr	r3, [r7, #0]
10005b08:	641a      	str	r2, [r3, #64]	; 0x40
    E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005b0a:	f000 fb7b 	bl	10006204 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
    data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_END;
10005b0e:	683a      	ldr	r2, [r7, #0]
10005b10:	23ba      	movs	r3, #186	; 0xba
10005b12:	005b      	lsls	r3, r3, #1
10005b14:	2106      	movs	r1, #6
10005b16:	50d1      	str	r1, [r2, r3]
  }
  data_ptr->gc_log_block_count = block_count;
10005b18:	683a      	ldr	r2, [r7, #0]
10005b1a:	23be      	movs	r3, #190	; 0xbe
10005b1c:	005b      	lsls	r3, r3, #1
10005b1e:	68b9      	ldr	r1, [r7, #8]
10005b20:	50d1      	str	r1, [r2, r3]
}
10005b22:	46bd      	mov	sp, r7
10005b24:	b004      	add	sp, #16
10005b26:	bd80      	pop	{r7, pc}
10005b28:	20000718 	.word	0x20000718

10005b2c <E_EEPROM_XMC1_lHandleGcCopyWrite>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC START COPY WRITE state.
 */
static void E_EEPROM_XMC1_lHandleGcCopyWrite(void)
{
10005b2c:	b580      	push	{r7, lr}
10005b2e:	b086      	sub	sp, #24
10005b30:	af00      	add	r7, sp, #0
  uint32_t block_count;
  uint32_t flash_physical_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005b32:	4b38      	ldr	r3, [pc, #224]	; (10005c14 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xe8>)
10005b34:	685b      	ldr	r3, [r3, #4]
10005b36:	613b      	str	r3, [r7, #16]
  
  /* initialize the copied status for all the logical blocks */
  block_count = data_ptr->gc_log_block_count;
10005b38:	693a      	ldr	r2, [r7, #16]
10005b3a:	23be      	movs	r3, #190	; 0xbe
10005b3c:	005b      	lsls	r3, r3, #1
10005b3e:	58d3      	ldr	r3, [r2, r3]
10005b40:	617b      	str	r3, [r7, #20]
  cache_ptr = data_ptr->block_info + block_count;
10005b42:	697b      	ldr	r3, [r7, #20]
10005b44:	00db      	lsls	r3, r3, #3
10005b46:	693a      	ldr	r2, [r7, #16]
10005b48:	18d3      	adds	r3, r2, r3
10005b4a:	60fb      	str	r3, [r7, #12]
  
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr));
10005b4c:	693b      	ldr	r3, [r7, #16]
10005b4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005b50:	1c18      	adds	r0, r3, #0
10005b52:	f000 fcbf 	bl	100064d4 <E_EEPROM_XMC1_lGCWrite>
10005b56:	1c03      	adds	r3, r0, #0
10005b58:	60bb      	str	r3, [r7, #8]
  if (status == 0U)
10005b5a:	68bb      	ldr	r3, [r7, #8]
10005b5c:	2b00      	cmp	r3, #0
10005b5e:	d14b      	bne.n	10005bf8 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xcc>
  {      
    (data_ptr->gc_block_counter)++;
10005b60:	693b      	ldr	r3, [r7, #16]
10005b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10005b64:	1c5a      	adds	r2, r3, #1
10005b66:	693b      	ldr	r3, [r7, #16]
10005b68:	655a      	str	r2, [r3, #84]	; 0x54
    size = (E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[block_count].size);
10005b6a:	4b2a      	ldr	r3, [pc, #168]	; (10005c14 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xe8>)
10005b6c:	681a      	ldr	r2, [r3, #0]
10005b6e:	697b      	ldr	r3, [r7, #20]
10005b70:	00db      	lsls	r3, r3, #3
10005b72:	18d3      	adds	r3, r2, r3
10005b74:	685b      	ldr	r3, [r3, #4]
10005b76:	607b      	str	r3, [r7, #4]
    flash_physical_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(size);
10005b78:	687b      	ldr	r3, [r7, #4]
10005b7a:	1c18      	adds	r0, r3, #0
10005b7c:	f000 fb00 	bl	10006180 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
10005b80:	1c03      	adds	r3, r0, #0
10005b82:	603b      	str	r3, [r7, #0]
    /* If all the blocks of the logical block are copied */
    if ((data_ptr->gc_block_counter == flash_physical_blocks) || (cache_ptr->status.valid == 0U))
10005b84:	693b      	ldr	r3, [r7, #16]
10005b86:	6d5a      	ldr	r2, [r3, #84]	; 0x54
10005b88:	683b      	ldr	r3, [r7, #0]
10005b8a:	429a      	cmp	r2, r3
10005b8c:	d006      	beq.n	10005b9c <E_EEPROM_XMC1_lHandleGcCopyWrite+0x70>
10005b8e:	68fb      	ldr	r3, [r7, #12]
10005b90:	791b      	ldrb	r3, [r3, #4]
10005b92:	2201      	movs	r2, #1
10005b94:	4013      	ands	r3, r2
10005b96:	b2db      	uxtb	r3, r3
10005b98:	2b00      	cmp	r3, #0
10005b9a:	d11b      	bne.n	10005bd4 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xa8>
    {
      cache_ptr->status.copied = 1U;
10005b9c:	68fb      	ldr	r3, [r7, #12]
10005b9e:	791a      	ldrb	r2, [r3, #4]
10005ba0:	2104      	movs	r1, #4
10005ba2:	430a      	orrs	r2, r1
10005ba4:	711a      	strb	r2, [r3, #4]
      block_count++;
10005ba6:	697b      	ldr	r3, [r7, #20]
10005ba8:	3301      	adds	r3, #1
10005baa:	617b      	str	r3, [r7, #20]
      data_ptr->gc_state = E_EEPROM_XMC1_GC_COPY_START;
10005bac:	693a      	ldr	r2, [r7, #16]
10005bae:	23ba      	movs	r3, #186	; 0xba
10005bb0:	005b      	lsls	r3, r3, #1
10005bb2:	2101      	movs	r1, #1
10005bb4:	50d1      	str	r1, [r2, r3]
      data_ptr->gc_dest_addr += E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005bb6:	693b      	ldr	r3, [r7, #16]
10005bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005bba:	3310      	adds	r3, #16
10005bbc:	1c1a      	adds	r2, r3, #0
10005bbe:	693b      	ldr	r3, [r7, #16]
10005bc0:	63da      	str	r2, [r3, #60]	; 0x3c
      cache_ptr->address = data_ptr->gc_dest_addr - (E_EEPROM_XMC1_FLASH_BLOCK_SIZE * data_ptr->gc_block_counter);
10005bc2:	693b      	ldr	r3, [r7, #16]
10005bc4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
10005bc6:	693b      	ldr	r3, [r7, #16]
10005bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10005bca:	011b      	lsls	r3, r3, #4
10005bcc:	1ad2      	subs	r2, r2, r3
10005bce:	68fb      	ldr	r3, [r7, #12]
10005bd0:	601a      	str	r2, [r3, #0]
10005bd2:	e016      	b.n	10005c02 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xd6>
    }
    else
    {
      data_ptr->gc_src_addr = data_ptr->gc_src_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005bd4:	693b      	ldr	r3, [r7, #16]
10005bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005bd8:	3310      	adds	r3, #16
10005bda:	1c1a      	adds	r2, r3, #0
10005bdc:	693b      	ldr	r3, [r7, #16]
10005bde:	641a      	str	r2, [r3, #64]	; 0x40
      data_ptr->gc_dest_addr = data_ptr->gc_dest_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005be0:	693b      	ldr	r3, [r7, #16]
10005be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005be4:	3310      	adds	r3, #16
10005be6:	1c1a      	adds	r2, r3, #0
10005be8:	693b      	ldr	r3, [r7, #16]
10005bea:	63da      	str	r2, [r3, #60]	; 0x3c
      data_ptr->gc_state = E_EEPROM_XMC1_GC_READ_NXTBLOCK;
10005bec:	693a      	ldr	r2, [r7, #16]
10005bee:	23ba      	movs	r3, #186	; 0xba
10005bf0:	005b      	lsls	r3, r3, #1
10005bf2:	2102      	movs	r1, #2
10005bf4:	50d1      	str	r1, [r2, r3]
10005bf6:	e004      	b.n	10005c02 <E_EEPROM_XMC1_lHandleGcCopyWrite+0xd6>
    }
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005bf8:	693a      	ldr	r2, [r7, #16]
10005bfa:	23ba      	movs	r3, #186	; 0xba
10005bfc:	005b      	lsls	r3, r3, #1
10005bfe:	2109      	movs	r1, #9
10005c00:	50d1      	str	r1, [r2, r3]
  }
  data_ptr->gc_log_block_count = block_count;
10005c02:	693a      	ldr	r2, [r7, #16]
10005c04:	23be      	movs	r3, #190	; 0xbe
10005c06:	005b      	lsls	r3, r3, #1
10005c08:	6979      	ldr	r1, [r7, #20]
10005c0a:	50d1      	str	r1, [r2, r3]
}
10005c0c:	46bd      	mov	sp, r7
10005c0e:	b006      	add	sp, #24
10005c10:	bd80      	pop	{r7, pc}
10005c12:	46c0      	nop			; (mov r8, r8)
10005c14:	20000718 	.word	0x20000718

10005c18 <E_EEPROM_XMC1_lHandleGcEndOfCopy>:
 * Return value    : void
 *
 * Description     : This function handles Garbage Collection GC END OF COPY state
 */
static void E_EEPROM_XMC1_lHandleGcEndOfCopy(void)
{
10005c18:	b580      	push	{r7, lr}
10005c1a:	b082      	sub	sp, #8
10005c1c:	af00      	add	r7, sp, #0
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005c1e:	4b13      	ldr	r3, [pc, #76]	; (10005c6c <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x54>)
10005c20:	685b      	ldr	r3, [r3, #4]
10005c22:	607b      	str	r3, [r7, #4]
  
  E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005c24:	f000 fbca 	bl	100063bc <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
  /* Write Copy completed state to old bank (0A) or (A0) */
  status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_src_addr + E_EEPROM_XMC1_END_OF_COPY_OFFSET));
10005c28:	687b      	ldr	r3, [r7, #4]
10005c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005c2c:	3320      	adds	r3, #32
10005c2e:	1c18      	adds	r0, r3, #0
10005c30:	f000 fc50 	bl	100064d4 <E_EEPROM_XMC1_lGCWrite>
10005c34:	1c03      	adds	r3, r0, #0
10005c36:	603b      	str	r3, [r7, #0]
  if (status == 0U)
10005c38:	683b      	ldr	r3, [r7, #0]
10005c3a:	2b00      	cmp	r3, #0
10005c3c:	d10d      	bne.n	10005c5a <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x42>
  {
    /* Update the current bank to next bank */
    data_ptr->current_bank = data_ptr->current_bank ^ 1U;
10005c3e:	687b      	ldr	r3, [r7, #4]
10005c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10005c42:	2201      	movs	r2, #1
10005c44:	405a      	eors	r2, r3
10005c46:	687b      	ldr	r3, [r7, #4]
10005c48:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Update the Bank related global variables */
    E_EEPROM_XMC1_lUpdateCurrBankInfo();
10005c4a:	f000 fadb 	bl	10006204 <E_EEPROM_XMC1_lUpdateCurrBankInfo>
    data_ptr->gc_state = E_EEPROM_XMC1_GC_NEXT_BANK_VALID;
10005c4e:	687a      	ldr	r2, [r7, #4]
10005c50:	23ba      	movs	r3, #186	; 0xba
10005c52:	005b      	lsls	r3, r3, #1
10005c54:	2107      	movs	r1, #7
10005c56:	50d1      	str	r1, [r2, r3]
10005c58:	e004      	b.n	10005c64 <E_EEPROM_XMC1_lHandleGcEndOfCopy+0x4c>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005c5a:	687a      	ldr	r2, [r7, #4]
10005c5c:	23ba      	movs	r3, #186	; 0xba
10005c5e:	005b      	lsls	r3, r3, #1
10005c60:	2109      	movs	r1, #9
10005c62:	50d1      	str	r1, [r2, r3]
  }
}
10005c64:	46bd      	mov	sp, r7
10005c66:	b002      	add	sp, #8
10005c68:	bd80      	pop	{r7, pc}
10005c6a:	46c0      	nop			; (mov r8, r8)
10005c6c:	20000718 	.word	0x20000718

10005c70 <E_EEPROM_XMC1_lHandleGcOtherStates>:
 *
 * Description     : This function handles Garbage Collection GC NEXT BANk VALID, ERASE PREV BANK and GC COMPLETED IDLE
 *                   state
*/
static void E_EEPROM_XMC1_lHandleGcOtherStates( uint32_t current_state, uint32_t next_state)
{
10005c70:	b580      	push	{r7, lr}
10005c72:	b084      	sub	sp, #16
10005c74:	af00      	add	r7, sp, #0
10005c76:	6078      	str	r0, [r7, #4]
10005c78:	6039      	str	r1, [r7, #0]
  uint32_t  status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005c7a:	4b1b      	ldr	r3, [pc, #108]	; (10005ce8 <E_EEPROM_XMC1_lHandleGcOtherStates+0x78>)
10005c7c:	685b      	ldr	r3, [r3, #4]
10005c7e:	60bb      	str	r3, [r7, #8]
  
  if (current_state == E_EEPROM_XMC1_GC_NEXT_BANK_VALID)
10005c80:	687b      	ldr	r3, [r7, #4]
10005c82:	2b07      	cmp	r3, #7
10005c84:	d109      	bne.n	10005c9a <E_EEPROM_XMC1_lHandleGcOtherStates+0x2a>
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005c86:	f000 fb99 	bl	100063bc <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    /* Write next bank to valid state  (02) or (20) */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_src_addr + E_EEPROM_XMC1_NEXT_VALID_OFFSET));
10005c8a:	68bb      	ldr	r3, [r7, #8]
10005c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10005c8e:	1c18      	adds	r0, r3, #0
10005c90:	f000 fc20 	bl	100064d4 <E_EEPROM_XMC1_lGCWrite>
10005c94:	1c03      	adds	r3, r0, #0
10005c96:	60fb      	str	r3, [r7, #12]
10005c98:	e014      	b.n	10005cc4 <E_EEPROM_XMC1_lHandleGcOtherStates+0x54>
  }
  else if (current_state == E_EEPROM_XMC1_GC_ERASE_PREV_BANK)
10005c9a:	687b      	ldr	r3, [r7, #4]
10005c9c:	2b03      	cmp	r3, #3
10005c9e:	d107      	bne.n	10005cb0 <E_EEPROM_XMC1_lHandleGcOtherStates+0x40>
  {
    /* Erase the previous redundant bank (F2) or (2F) */
    status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
10005ca0:	68bb      	ldr	r3, [r7, #8]
10005ca2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005ca4:	1c18      	adds	r0, r3, #0
10005ca6:	f000 fbeb 	bl	10006480 <E_EEPROM_XMC1_lEraseBank>
10005caa:	1c03      	adds	r3, r0, #0
10005cac:	60fb      	str	r3, [r7, #12]
10005cae:	e009      	b.n	10005cc4 <E_EEPROM_XMC1_lHandleGcOtherStates+0x54>
  }
  else
  {
    E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005cb0:	f000 fb84 	bl	100063bc <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
    /* Write formatted state to the old erased bank (E2) or (2E) */
    status = E_EEPROM_XMC1_lGCWrite((uint32_t)(data_ptr->gc_dest_addr + E_EEPROM_XMC1_END_ERASE_OFFSET));
10005cb4:	68bb      	ldr	r3, [r7, #8]
10005cb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10005cb8:	3330      	adds	r3, #48	; 0x30
10005cba:	1c18      	adds	r0, r3, #0
10005cbc:	f000 fc0a 	bl	100064d4 <E_EEPROM_XMC1_lGCWrite>
10005cc0:	1c03      	adds	r3, r0, #0
10005cc2:	60fb      	str	r3, [r7, #12]
  }
  
  if (status == 0U)
10005cc4:	68fb      	ldr	r3, [r7, #12]
10005cc6:	2b00      	cmp	r3, #0
10005cc8:	d105      	bne.n	10005cd6 <E_EEPROM_XMC1_lHandleGcOtherStates+0x66>
  {
    data_ptr->gc_state = next_state;
10005cca:	68ba      	ldr	r2, [r7, #8]
10005ccc:	23ba      	movs	r3, #186	; 0xba
10005cce:	005b      	lsls	r3, r3, #1
10005cd0:	6839      	ldr	r1, [r7, #0]
10005cd2:	50d1      	str	r1, [r2, r3]
10005cd4:	e004      	b.n	10005ce0 <E_EEPROM_XMC1_lHandleGcOtherStates+0x70>
  }
  else
  {
    data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005cd6:	68ba      	ldr	r2, [r7, #8]
10005cd8:	23ba      	movs	r3, #186	; 0xba
10005cda:	005b      	lsls	r3, r3, #1
10005cdc:	2109      	movs	r1, #9
10005cde:	50d1      	str	r1, [r2, r3]
  }
}
10005ce0:	46bd      	mov	sp, r7
10005ce2:	b004      	add	sp, #16
10005ce4:	bd80      	pop	{r7, pc}
10005ce6:	46c0      	nop			; (mov r8, r8)
10005ce8:	20000718 	.word	0x20000718

10005cec <E_EEPROM_XMC1_lPrepareDFlash>:
 * Return value   : void
 *
 * Description    : This function executes the prepare data flash to bring the state machine to default state (2E).
 */
static void E_EEPROM_XMC1_lPrepareDFlash(void)
{
10005cec:	b580      	push	{r7, lr}
10005cee:	b082      	sub	sp, #8
10005cf0:	af00      	add	r7, sp, #0
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005cf2:	4b3b      	ldr	r3, [pc, #236]	; (10005de0 <E_EEPROM_XMC1_lPrepareDFlash+0xf4>)
10005cf4:	685b      	ldr	r3, [r3, #4]
10005cf6:	607b      	str	r3, [r7, #4]
  
  do
  {
    switch (data_ptr->gc_state)
10005cf8:	687a      	ldr	r2, [r7, #4]
10005cfa:	23ba      	movs	r3, #186	; 0xba
10005cfc:	005b      	lsls	r3, r3, #1
10005cfe:	58d3      	ldr	r3, [r2, r3]
10005d00:	2b04      	cmp	r3, #4
10005d02:	d002      	beq.n	10005d0a <E_EEPROM_XMC1_lPrepareDFlash+0x1e>
10005d04:	2b05      	cmp	r3, #5
10005d06:	d01f      	beq.n	10005d48 <E_EEPROM_XMC1_lPrepareDFlash+0x5c>
10005d08:	e035      	b.n	10005d76 <E_EEPROM_XMC1_lPrepareDFlash+0x8a>
    {
      case E_EEPROM_XMC1_PREPFLASH_2F:
      
      /* Set the marker blocks with copy completed state */
      E_EEPROM_XMC1_lSetMarkerPageBuffer(E_EEPROM_XMC1_VALID_STATE);
10005d0a:	2020      	movs	r0, #32
10005d0c:	f000 fb74 	bl	100063f8 <E_EEPROM_XMC1_lSetMarkerPageBuffer>
      
      /* Clear all error status flags before flash operation*/
      XMC_FLASH_ClearStatus();
10005d10:	f7fc fc72 	bl	100025f8 <XMC_FLASH_ClearStatus>
      
      E_EEPROM_XMC1_lWriteSinglePage(E_EEPROM_XMC1_FLASH_BANK0_BASE , (uint32_t*)(void*)data_ptr->page_write_buffer);
10005d14:	687b      	ldr	r3, [r7, #4]
10005d16:	3370      	adds	r3, #112	; 0x70
10005d18:	4a32      	ldr	r2, [pc, #200]	; (10005de4 <E_EEPROM_XMC1_lPrepareDFlash+0xf8>)
10005d1a:	1c10      	adds	r0, r2, #0
10005d1c:	1c19      	adds	r1, r3, #0
10005d1e:	f000 fef9 	bl	10006b14 <E_EEPROM_XMC1_lWriteSinglePage>
      
      status = E_EEPROM_XMC1_lGetFlashStatus();
10005d22:	f000 ff11 	bl	10006b48 <E_EEPROM_XMC1_lGetFlashStatus>
10005d26:	1c03      	adds	r3, r0, #0
10005d28:	603b      	str	r3, [r7, #0]
      
      if (status == 0U)
10005d2a:	683b      	ldr	r3, [r7, #0]
10005d2c:	2b00      	cmp	r3, #0
10005d2e:	d105      	bne.n	10005d3c <E_EEPROM_XMC1_lPrepareDFlash+0x50>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2E;
10005d30:	687a      	ldr	r2, [r7, #4]
10005d32:	23ba      	movs	r3, #186	; 0xba
10005d34:	005b      	lsls	r3, r3, #1
10005d36:	2105      	movs	r1, #5
10005d38:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005d3a:	e042      	b.n	10005dc2 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2E;
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005d3c:	687a      	ldr	r2, [r7, #4]
10005d3e:	23ba      	movs	r3, #186	; 0xba
10005d40:	005b      	lsls	r3, r3, #1
10005d42:	2109      	movs	r1, #9
10005d44:	50d1      	str	r1, [r2, r3]
      }
      break;
10005d46:	e03c      	b.n	10005dc2 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      
      case E_EEPROM_XMC1_PREPFLASH_2E:
        
      E_EEPROM_XMC1_lSetMarkerBlockBuffer();
10005d48:	f000 fb38 	bl	100063bc <E_EEPROM_XMC1_lSetMarkerBlockBuffer>
      
      /* Write Bank1 to formatted state  (2E) */
      status = E_EEPROM_XMC1_lGCWrite((uint32_t)E_EEPROM_XMC1_FLASH_BANK1_BASE + E_EEPROM_XMC1_END_ERASE_OFFSET);
10005d4c:	4b26      	ldr	r3, [pc, #152]	; (10005de8 <E_EEPROM_XMC1_lPrepareDFlash+0xfc>)
10005d4e:	1c18      	adds	r0, r3, #0
10005d50:	f000 fbc0 	bl	100064d4 <E_EEPROM_XMC1_lGCWrite>
10005d54:	1c03      	adds	r3, r0, #0
10005d56:	603b      	str	r3, [r7, #0]
      
      if (status == 0U)
10005d58:	683b      	ldr	r3, [r7, #0]
10005d5a:	2b00      	cmp	r3, #0
10005d5c:	d105      	bne.n	10005d6a <E_EEPROM_XMC1_lPrepareDFlash+0x7e>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
10005d5e:	687a      	ldr	r2, [r7, #4]
10005d60:	23ba      	movs	r3, #186	; 0xba
10005d62:	005b      	lsls	r3, r3, #1
10005d64:	210a      	movs	r1, #10
10005d66:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005d68:	e02b      	b.n	10005dc2 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_IDLE;
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005d6a:	687a      	ldr	r2, [r7, #4]
10005d6c:	23ba      	movs	r3, #186	; 0xba
10005d6e:	005b      	lsls	r3, r3, #1
10005d70:	2109      	movs	r1, #9
10005d72:	50d1      	str	r1, [r2, r3]
      }
      break;
10005d74:	e025      	b.n	10005dc2 <E_EEPROM_XMC1_lPrepareDFlash+0xd6>
      
      default:  /* gc_state : E_EEPROM_XMC1_PREPFLASH_FF*/
      
      /* Erase the previous redundant bank */
      status = E_EEPROM_XMC1_lEraseBank(data_ptr->curr_bank_end_addr);
10005d76:	687b      	ldr	r3, [r7, #4]
10005d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
10005d7a:	1c18      	adds	r0, r3, #0
10005d7c:	f000 fb80 	bl	10006480 <E_EEPROM_XMC1_lEraseBank>
10005d80:	1c03      	adds	r3, r0, #0
10005d82:	603b      	str	r3, [r7, #0]
      
      /* Erase the previous redundant bank */
      if (status == 0U)
10005d84:	683b      	ldr	r3, [r7, #0]
10005d86:	2b00      	cmp	r3, #0
10005d88:	d115      	bne.n	10005db6 <E_EEPROM_XMC1_lPrepareDFlash+0xca>
      {
        status = E_EEPROM_XMC1_lEraseBank(data_ptr->prev_bank_end_addr);
10005d8a:	687b      	ldr	r3, [r7, #4]
10005d8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10005d8e:	1c18      	adds	r0, r3, #0
10005d90:	f000 fb76 	bl	10006480 <E_EEPROM_XMC1_lEraseBank>
10005d94:	1c03      	adds	r3, r0, #0
10005d96:	603b      	str	r3, [r7, #0]
        
        if (status == 0U)
10005d98:	683b      	ldr	r3, [r7, #0]
10005d9a:	2b00      	cmp	r3, #0
10005d9c:	d105      	bne.n	10005daa <E_EEPROM_XMC1_lPrepareDFlash+0xbe>
        {
          data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2F;
10005d9e:	687a      	ldr	r2, [r7, #4]
10005da0:	23ba      	movs	r3, #186	; 0xba
10005da2:	005b      	lsls	r3, r3, #1
10005da4:	2104      	movs	r1, #4
10005da6:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005da8:	e00a      	b.n	10005dc0 <E_EEPROM_XMC1_lPrepareDFlash+0xd4>
        {
          data_ptr->gc_state = E_EEPROM_XMC1_PREPFLASH_2F;
        }
        else
        {
          data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005daa:	687a      	ldr	r2, [r7, #4]
10005dac:	23ba      	movs	r3, #186	; 0xba
10005dae:	005b      	lsls	r3, r3, #1
10005db0:	2109      	movs	r1, #9
10005db2:	50d1      	str	r1, [r2, r3]
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
10005db4:	e004      	b.n	10005dc0 <E_EEPROM_XMC1_lPrepareDFlash+0xd4>
          data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
        }
      }
      else
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
10005db6:	687a      	ldr	r2, [r7, #4]
10005db8:	23ba      	movs	r3, #186	; 0xba
10005dba:	005b      	lsls	r3, r3, #1
10005dbc:	2109      	movs	r1, #9
10005dbe:	50d1      	str	r1, [r2, r3]
      }
      break;
10005dc0:	46c0      	nop			; (mov r8, r8)
    }
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005dc2:	687a      	ldr	r2, [r7, #4]
10005dc4:	23ba      	movs	r3, #186	; 0xba
10005dc6:	005b      	lsls	r3, r3, #1
10005dc8:	58d3      	ldr	r3, [r2, r3]
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
10005dca:	2b0a      	cmp	r3, #10
10005dcc:	d005      	beq.n	10005dda <E_EEPROM_XMC1_lPrepareDFlash+0xee>
10005dce:	687a      	ldr	r2, [r7, #4]
10005dd0:	23ba      	movs	r3, #186	; 0xba
10005dd2:	005b      	lsls	r3, r3, #1
10005dd4:	58d3      	ldr	r3, [r2, r3]
      {
        data_ptr->gc_state = E_EEPROM_XMC1_GC_FAIL;
      }
      break;
    }
  } while ((data_ptr->gc_state != E_EEPROM_XMC1_GC_IDLE) &&
10005dd6:	2b09      	cmp	r3, #9
10005dd8:	d18e      	bne.n	10005cf8 <E_EEPROM_XMC1_lPrepareDFlash+0xc>
  (data_ptr->gc_state != E_EEPROM_XMC1_GC_FAIL));
}
10005dda:	46bd      	mov	sp, r7
10005ddc:	b002      	add	sp, #8
10005dde:	bd80      	pop	{r7, pc}
10005de0:	20000718 	.word	0x20000718
10005de4:	10010a00 	.word	0x10010a00
10005de8:	10010d30 	.word	0x10010d30

10005dec <E_EEPROM_XMC1_lUpdateCache>:
 *
 * Description     : This utility function update's the cache table which contains the latest information about the
 *                   FLASH contents.
 */
static void E_EEPROM_XMC1_lUpdateCache(void)
{
10005dec:	b580      	push	{r7, lr}
10005dee:	b084      	sub	sp, #16
10005df0:	af00      	add	r7, sp, #0
  uint32_t end_addr;
  uint32_t read_status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005df2:	4b39      	ldr	r3, [pc, #228]	; (10005ed8 <E_EEPROM_XMC1_lUpdateCache+0xec>)
10005df4:	685b      	ldr	r3, [r3, #4]
10005df6:	607b      	str	r3, [r7, #4]
  
  /* Evaluate the end address of the bank to start reading blocks for cache update */
  if (data_ptr->current_bank == 0U)
10005df8:	687b      	ldr	r3, [r7, #4]
10005dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10005dfc:	2b00      	cmp	r3, #0
10005dfe:	d102      	bne.n	10005e06 <E_EEPROM_XMC1_lUpdateCache+0x1a>
  {
    end_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005e00:	4b36      	ldr	r3, [pc, #216]	; (10005edc <E_EEPROM_XMC1_lUpdateCache+0xf0>)
10005e02:	60fb      	str	r3, [r7, #12]
10005e04:	e001      	b.n	10005e0a <E_EEPROM_XMC1_lUpdateCache+0x1e>
  }
  else
  {
    end_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE + E_EEPROM_XMC1_DATA_BLOCK_OFFSET;
10005e06:	4b36      	ldr	r3, [pc, #216]	; (10005ee0 <E_EEPROM_XMC1_lUpdateCache+0xf4>)
10005e08:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the read number of blocks count variable and reset cache update index */
  data_ptr->written_block_counter = 0U;
10005e0a:	687b      	ldr	r3, [r7, #4]
10005e0c:	2200      	movs	r2, #0
10005e0e:	659a      	str	r2, [r3, #88]	; 0x58
  data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10005e10:	687a      	ldr	r2, [r7, #4]
10005e12:	23c2      	movs	r3, #194	; 0xc2
10005e14:	005b      	lsls	r3, r3, #1
10005e16:	21ff      	movs	r1, #255	; 0xff
10005e18:	50d1      	str	r1, [r2, r3]
  
  /* Start the Cache Update state machine */
  data_ptr->cache_state = E_EEPROM_XMC1_CACHE_EMPTY_BLOCK;
10005e1a:	687a      	ldr	r2, [r7, #4]
10005e1c:	23c0      	movs	r3, #192	; 0xc0
10005e1e:	005b      	lsls	r3, r3, #1
10005e20:	2101      	movs	r1, #1
10005e22:	50d1      	str	r1, [r2, r3]
  
  /* Point to starting address of last data block of the bank */
  data_ptr->curr_bank_src_addr += ( E_EEPROM_XMC1_FLASH_BANK_SIZE - E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
10005e24:	687b      	ldr	r3, [r7, #4]
10005e26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005e28:	22bc      	movs	r2, #188	; 0xbc
10005e2a:	0092      	lsls	r2, r2, #2
10005e2c:	189a      	adds	r2, r3, r2
10005e2e:	687b      	ldr	r3, [r7, #4]
10005e30:	651a      	str	r2, [r3, #80]	; 0x50
  /* Search for the first entry of a non empty block inside the valid bank starting from bottom */
  do{
      read_status = E_EEPROM_XMC1_lCacheEmptyBlkEval(end_addr);
10005e32:	68fb      	ldr	r3, [r7, #12]
10005e34:	1c18      	adds	r0, r3, #0
10005e36:	f000 f855 	bl	10005ee4 <E_EEPROM_XMC1_lCacheEmptyBlkEval>
10005e3a:	1c03      	adds	r3, r0, #0
10005e3c:	60bb      	str	r3, [r7, #8]
  } while (data_ptr->cache_state == E_EEPROM_XMC1_CACHE_EMPTY_BLOCK);
10005e3e:	687a      	ldr	r2, [r7, #4]
10005e40:	23c0      	movs	r3, #192	; 0xc0
10005e42:	005b      	lsls	r3, r3, #1
10005e44:	58d3      	ldr	r3, [r2, r3]
10005e46:	2b01      	cmp	r3, #1
10005e48:	d0f3      	beq.n	10005e32 <E_EEPROM_XMC1_lUpdateCache+0x46>
  
   /* Update the next free block location only if it is not done by the previous function call  */
  if (data_ptr->next_free_block_addr == 0U)
10005e4a:	687b      	ldr	r3, [r7, #4]
10005e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10005e4e:	2b00      	cmp	r3, #0
10005e50:	d105      	bne.n	10005e5e <E_EEPROM_XMC1_lUpdateCache+0x72>
  {
    data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr) + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005e52:	687b      	ldr	r3, [r7, #4]
10005e54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005e56:	3310      	adds	r3, #16
10005e58:	1c1a      	adds	r2, r3, #0
10005e5a:	687b      	ldr	r3, [r7, #4]
10005e5c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
  
  /* Execute the Cache update state machine until the Start address of bank is reached traversing from end of bank */
  while (data_ptr->cache_state != E_EEPROM_XMC1_CACHE_UPDATE_DONE)
10005e5e:	e031      	b.n	10005ec4 <E_EEPROM_XMC1_lUpdateCache+0xd8>
  {
    /* Check If the previous read had an ECC error or not */
    if (!(read_status & (uint32_t)XMC_FLASH_STATUS_ECC2_READ_ERROR))
10005e60:	68bb      	ldr	r3, [r7, #8]
10005e62:	2220      	movs	r2, #32
10005e64:	4013      	ands	r3, r2
10005e66:	d102      	bne.n	10005e6e <E_EEPROM_XMC1_lUpdateCache+0x82>
    {
      /* Evaluate the Block status since no error found */
      E_EEPROM_XMC1_lEvalBlockStatus();
10005e68:	f000 f89a 	bl	10005fa0 <E_EEPROM_XMC1_lEvalBlockStatus>
10005e6c:	e01b      	b.n	10005ea6 <E_EEPROM_XMC1_lUpdateCache+0xba>
    }
    else
    {
      /* If previous read block of the block had correct block number then mark the block as inconsistent */
      if ( data_ptr->updated_cache_index != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND )
10005e6e:	687a      	ldr	r2, [r7, #4]
10005e70:	23c2      	movs	r3, #194	; 0xc2
10005e72:	005b      	lsls	r3, r3, #1
10005e74:	58d3      	ldr	r3, [r2, r3]
10005e76:	2bff      	cmp	r3, #255	; 0xff
10005e78:	d00d      	beq.n	10005e96 <E_EEPROM_XMC1_lUpdateCache+0xaa>
      {
        /* Goto the cache table entry for the given block */
        cache_ptr = data_ptr->block_info;
10005e7a:	687b      	ldr	r3, [r7, #4]
10005e7c:	603b      	str	r3, [r7, #0]
        cache_ptr = cache_ptr + data_ptr->updated_cache_index;
10005e7e:	687a      	ldr	r2, [r7, #4]
10005e80:	23c2      	movs	r3, #194	; 0xc2
10005e82:	005b      	lsls	r3, r3, #1
10005e84:	58d3      	ldr	r3, [r2, r3]
10005e86:	00db      	lsls	r3, r3, #3
10005e88:	683a      	ldr	r2, [r7, #0]
10005e8a:	18d3      	adds	r3, r2, r3
10005e8c:	603b      	str	r3, [r7, #0]
        /* Since CacheUpdateIndex contains valid block the  previous read block must belong to this block */
        cache_ptr->address = E_EEPROM_XMC1_ALL_ONES;
10005e8e:	683b      	ldr	r3, [r7, #0]
10005e90:	2201      	movs	r2, #1
10005e92:	4252      	negs	r2, r2
10005e94:	601a      	str	r2, [r3, #0]
      }
      /* Prepare for the next block */
      data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
10005e96:	687a      	ldr	r2, [r7, #4]
10005e98:	23c2      	movs	r3, #194	; 0xc2
10005e9a:	005b      	lsls	r3, r3, #1
10005e9c:	21ff      	movs	r1, #255	; 0xff
10005e9e:	50d1      	str	r1, [r2, r3]
      data_ptr->written_block_counter = 0U;
10005ea0:	687b      	ldr	r3, [r7, #4]
10005ea2:	2200      	movs	r2, #0
10005ea4:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Check if all blocks have been read */
    if ( data_ptr->curr_bank_src_addr == end_addr )
10005ea6:	687b      	ldr	r3, [r7, #4]
10005ea8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005eaa:	68fb      	ldr	r3, [r7, #12]
10005eac:	429a      	cmp	r2, r3
10005eae:	d105      	bne.n	10005ebc <E_EEPROM_XMC1_lUpdateCache+0xd0>
    {
      /* Goto the next state */
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
10005eb0:	687a      	ldr	r2, [r7, #4]
10005eb2:	23c0      	movs	r3, #192	; 0xc0
10005eb4:	005b      	lsls	r3, r3, #1
10005eb6:	2104      	movs	r1, #4
10005eb8:	50d1      	str	r1, [r2, r3]
10005eba:	e003      	b.n	10005ec4 <E_EEPROM_XMC1_lUpdateCache+0xd8>
    }
    else
    {
      read_status = E_EEPROM_XMC1_lUpdateCacheBlockRead();
10005ebc:	f000 f90c 	bl	100060d8 <E_EEPROM_XMC1_lUpdateCacheBlockRead>
10005ec0:	1c03      	adds	r3, r0, #0
10005ec2:	60bb      	str	r3, [r7, #8]
  {
    data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr) + E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
  }
  
  /* Execute the Cache update state machine until the Start address of bank is reached traversing from end of bank */
  while (data_ptr->cache_state != E_EEPROM_XMC1_CACHE_UPDATE_DONE)
10005ec4:	687a      	ldr	r2, [r7, #4]
10005ec6:	23c0      	movs	r3, #192	; 0xc0
10005ec8:	005b      	lsls	r3, r3, #1
10005eca:	58d3      	ldr	r3, [r2, r3]
10005ecc:	2b04      	cmp	r3, #4
10005ece:	d1c7      	bne.n	10005e60 <E_EEPROM_XMC1_lUpdateCache+0x74>
    else
    {
      read_status = E_EEPROM_XMC1_lUpdateCacheBlockRead();
    }
  }
}
10005ed0:	46bd      	mov	sp, r7
10005ed2:	b004      	add	sp, #16
10005ed4:	bd80      	pop	{r7, pc}
10005ed6:	46c0      	nop			; (mov r8, r8)
10005ed8:	20000718 	.word	0x20000718
10005edc:	10010b00 	.word	0x10010b00
10005ee0:	10010e00 	.word	0x10010e00

10005ee4 <E_EEPROM_XMC1_lCacheEmptyBlkEval>:
 *
 * Description     : This utility function  will search through the FLASH from the bottom of the bank until a
 *                   readable data block is found.
 */
static uint32_t E_EEPROM_XMC1_lCacheEmptyBlkEval(uint32_t end_addr)
{
10005ee4:	b580      	push	{r7, lr}
10005ee6:	b086      	sub	sp, #24
10005ee8:	af00      	add	r7, sp, #0
10005eea:	6078      	str	r0, [r7, #4]
  uint32_t status;
  uint32_t *read_word_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005eec:	4b2b      	ldr	r3, [pc, #172]	; (10005f9c <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xb8>)
10005eee:	685b      	ldr	r3, [r3, #4]
10005ef0:	617b      	str	r3, [r7, #20]
  
  XMC_FLASH_ClearStatus();
10005ef2:	f7fc fb81 	bl	100025f8 <XMC_FLASH_ClearStatus>
  
  /* Read the complete block */
  E_EEPROM_XMC1_lReadSingleBlock(data_ptr->curr_bank_src_addr, (uint32_t*)(void*)data_ptr->read_write_buffer);
10005ef6:	697b      	ldr	r3, [r7, #20]
10005ef8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005efa:	697b      	ldr	r3, [r7, #20]
10005efc:	335c      	adds	r3, #92	; 0x5c
10005efe:	1c10      	adds	r0, r2, #0
10005f00:	1c19      	adds	r1, r3, #0
10005f02:	f000 fdf7 	bl	10006af4 <E_EEPROM_XMC1_lReadSingleBlock>
  
  status = E_EEPROM_XMC1_lGetFlashStatus();
10005f06:	f000 fe1f 	bl	10006b48 <E_EEPROM_XMC1_lGetFlashStatus>
10005f0a:	1c03      	adds	r3, r0, #0
10005f0c:	613b      	str	r3, [r7, #16]
  
  /* If ECC error exists because of any previous interruptions or power failures during Flash operation in progress*/
  if (status & (uint32_t)XMC_FLASH_STATUS_ECC2_READ_ERROR)
10005f0e:	693b      	ldr	r3, [r7, #16]
10005f10:	2220      	movs	r2, #32
10005f12:	4013      	ands	r3, r2
10005f14:	d01b      	beq.n	10005f4e <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x6a>
  {
    /* Update the free block location of the valid bank once and for ever until new write happens*/
    if (data_ptr->next_free_block_addr == 0U)
10005f16:	697b      	ldr	r3, [r7, #20]
10005f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10005f1a:	2b00      	cmp	r3, #0
10005f1c:	d105      	bne.n	10005f2a <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x46>
    {
      data_ptr->next_free_block_addr = (data_ptr->curr_bank_src_addr + E_EEPROM_XMC1_FLASH_BLOCK_SIZE );
10005f1e:	697b      	ldr	r3, [r7, #20]
10005f20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005f22:	3310      	adds	r3, #16
10005f24:	1c1a      	adds	r2, r3, #0
10005f26:	697b      	ldr	r3, [r7, #20]
10005f28:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* Check if all blocks have been read? If yes go to cache update complete state else move to the next block */
    if ( data_ptr->curr_bank_src_addr == end_addr )
10005f2a:	697b      	ldr	r3, [r7, #20]
10005f2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005f2e:	687b      	ldr	r3, [r7, #4]
10005f30:	429a      	cmp	r2, r3
10005f32:	d105      	bne.n	10005f40 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x5c>
    {
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
10005f34:	697a      	ldr	r2, [r7, #20]
10005f36:	23c0      	movs	r3, #192	; 0xc0
10005f38:	005b      	lsls	r3, r3, #1
10005f3a:	2104      	movs	r1, #4
10005f3c:	50d1      	str	r1, [r2, r3]
10005f3e:	e028      	b.n	10005f92 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
    else
    {
      data_ptr->curr_bank_src_addr -= E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005f40:	697b      	ldr	r3, [r7, #20]
10005f42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005f44:	3b10      	subs	r3, #16
10005f46:	1c1a      	adds	r2, r3, #0
10005f48:	697b      	ldr	r3, [r7, #20]
10005f4a:	651a      	str	r2, [r3, #80]	; 0x50
10005f4c:	e021      	b.n	10005f92 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
  }
  /* No ECC Error */
  else
  {
    read_word_ptr = ((uint32_t*)(void*)data_ptr->read_write_buffer);
10005f4e:	697b      	ldr	r3, [r7, #20]
10005f50:	335c      	adds	r3, #92	; 0x5c
10005f52:	60fb      	str	r3, [r7, #12]
    /* Check if the first word of the block is having some data written on it */
    if (*read_word_ptr != E_EEPROM_XMC1_ALL_ONES)
10005f54:	68fb      	ldr	r3, [r7, #12]
10005f56:	681b      	ldr	r3, [r3, #0]
10005f58:	3301      	adds	r3, #1
10005f5a:	d00a      	beq.n	10005f72 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0x8e>
    {
      /* Increment the data block count and go to the next block read state */
      data_ptr->written_block_counter = data_ptr->written_block_counter + 1U;
10005f5c:	697b      	ldr	r3, [r7, #20]
10005f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10005f60:	1c5a      	adds	r2, r3, #1
10005f62:	697b      	ldr	r3, [r7, #20]
10005f64:	659a      	str	r2, [r3, #88]	; 0x58
      data_ptr->cache_state = E_EEPROM_XMC1_CACHE_NEXT_BLK;
10005f66:	697a      	ldr	r2, [r7, #20]
10005f68:	23c0      	movs	r3, #192	; 0xc0
10005f6a:	005b      	lsls	r3, r3, #1
10005f6c:	2102      	movs	r1, #2
10005f6e:	50d1      	str	r1, [r2, r3]
10005f70:	e00f      	b.n	10005f92 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xae>
    }
    else
    {
      /* Check if all blocks have been read? If yes go to cache update complete state else move to next block */
      if ( data_ptr->curr_bank_src_addr == end_addr )
10005f72:	697b      	ldr	r3, [r7, #20]
10005f74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10005f76:	687b      	ldr	r3, [r7, #4]
10005f78:	429a      	cmp	r2, r3
10005f7a:	d104      	bne.n	10005f86 <E_EEPROM_XMC1_lCacheEmptyBlkEval+0xa2>
      {
        data_ptr->cache_state = E_EEPROM_XMC1_CACHE_UPDATE_DONE;
10005f7c:	697a      	ldr	r2, [r7, #20]
10005f7e:	23c0      	movs	r3, #192	; 0xc0
10005f80:	005b      	lsls	r3, r3, #1
10005f82:	2104      	movs	r1, #4
10005f84:	50d1      	str	r1, [r2, r3]
      }
      data_ptr->curr_bank_src_addr -= E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
10005f86:	697b      	ldr	r3, [r7, #20]
10005f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
10005f8a:	3b10      	subs	r3, #16
10005f8c:	1c1a      	adds	r2, r3, #0
10005f8e:	697b      	ldr	r3, [r7, #20]
10005f90:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  return (status);
10005f92:	693b      	ldr	r3, [r7, #16]
}
10005f94:	1c18      	adds	r0, r3, #0
10005f96:	46bd      	mov	sp, r7
10005f98:	b006      	add	sp, #24
10005f9a:	bd80      	pop	{r7, pc}
10005f9c:	20000718 	.word	0x20000718

10005fa0 <E_EEPROM_XMC1_lEvalBlockStatus>:
 *                    2) cache updated: inconsistent           
 *                    3) cache already updated (no actions done)   
 *                    4) cannot evaluate - requires more blocks to be read          
 */
static void E_EEPROM_XMC1_lEvalBlockStatus(void)
{
10005fa0:	b580      	push	{r7, lr}
10005fa2:	b088      	sub	sp, #32
10005fa4:	af00      	add	r7, sp, #0
  uint32_t physical_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_CACHE_t *cache_ptr;
  E_EEPROM_XMC1_BLOCK_HEADER_t *Ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10005fa6:	4b4b      	ldr	r3, [pc, #300]	; (100060d4 <E_EEPROM_XMC1_lEvalBlockStatus+0x134>)
10005fa8:	685b      	ldr	r3, [r3, #4]
10005faa:	61fb      	str	r3, [r7, #28]
  Ptr = (E_EEPROM_XMC1_BLOCK_HEADER_t *)(void *)data_ptr->read_write_buffer;
10005fac:	69fb      	ldr	r3, [r7, #28]
10005fae:	335c      	adds	r3, #92	; 0x5c
10005fb0:	61bb      	str	r3, [r7, #24]
  block_number = Ptr->block_number;
10005fb2:	2317      	movs	r3, #23
10005fb4:	18fb      	adds	r3, r7, r3
10005fb6:	69ba      	ldr	r2, [r7, #24]
10005fb8:	7812      	ldrb	r2, [r2, #0]
10005fba:	701a      	strb	r2, [r3, #0]
  status_byte = Ptr->status;
10005fbc:	69bb      	ldr	r3, [r7, #24]
10005fbe:	785b      	ldrb	r3, [r3, #1]
10005fc0:	613b      	str	r3, [r7, #16]
  
  cache_ptr = data_ptr->block_info;
10005fc2:	69fb      	ldr	r3, [r7, #28]
10005fc4:	60fb      	str	r3, [r7, #12]
  
  /* Get the Index of the read block from the user configuration */
  indx = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
10005fc6:	2317      	movs	r3, #23
10005fc8:	18fb      	adds	r3, r7, r3
10005fca:	781b      	ldrb	r3, [r3, #0]
10005fcc:	1c18      	adds	r0, r3, #0
10005fce:	f000 f8a7 	bl	10006120 <E_EEPROM_XMC1_lGetUsrBlockIndex>
10005fd2:	1c03      	adds	r3, r0, #0
10005fd4:	60bb      	str	r3, [r7, #8]
  
  /* If the block is found */
  if ( (indx != E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND) )
10005fd6:	68bb      	ldr	r3, [r7, #8]
10005fd8:	2bff      	cmp	r3, #255	; 0xff
10005fda:	d100      	bne.n	10005fde <E_EEPROM_XMC1_lEvalBlockStatus+0x3e>
10005fdc:	e06f      	b.n	100060be <E_EEPROM_XMC1_lEvalBlockStatus+0x11e>
  {
    /* Point to the cache table entry for the block to be evaluated */
    cache_ptr = cache_ptr + indx;
10005fde:	68bb      	ldr	r3, [r7, #8]
10005fe0:	00db      	lsls	r3, r3, #3
10005fe2:	68fa      	ldr	r2, [r7, #12]
10005fe4:	18d3      	adds	r3, r2, r3
10005fe6:	60fb      	str	r3, [r7, #12]
    
    /* Store Index of current block */
    data_ptr->updated_cache_index = indx;
10005fe8:	69fa      	ldr	r2, [r7, #28]
10005fea:	23c2      	movs	r3, #194	; 0xc2
10005fec:	005b      	lsls	r3, r3, #1
10005fee:	68b9      	ldr	r1, [r7, #8]
10005ff0:	50d1      	str	r1, [r2, r3]
    
    /* Check if cache table is updated for the given block : address = 0U => cache table not yet updated */
    if (cache_ptr->address == 0U)
10005ff2:	68fb      	ldr	r3, [r7, #12]
10005ff4:	681b      	ldr	r3, [r3, #0]
10005ff6:	2b00      	cmp	r3, #0
10005ff8:	d158      	bne.n	100060ac <E_EEPROM_XMC1_lEvalBlockStatus+0x10c>
    {
      /* If the starting block of the block found */
      if ((status_byte & E_EEPROM_XMC1_START_BIT ) != 0U)
10005ffa:	693b      	ldr	r3, [r7, #16]
10005ffc:	2280      	movs	r2, #128	; 0x80
10005ffe:	4013      	ands	r3, r2
10006000:	d065      	beq.n	100060ce <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
      {
        /* Update the cache with block address */
        cache_ptr->address = data_ptr->curr_bank_src_addr;
10006002:	69fb      	ldr	r3, [r7, #28]
10006004:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10006006:	68fb      	ldr	r3, [r7, #12]
10006008:	601a      	str	r2, [r3, #0]
        
        /* if the Valid bit for the logical block is set */
        if ((status_byte & (E_EEPROM_XMC1_VALID_BIT) ) != 0U)
1000600a:	693b      	ldr	r3, [r7, #16]
1000600c:	2240      	movs	r2, #64	; 0x40
1000600e:	4013      	ands	r3, r2
10006010:	d014      	beq.n	1000603c <E_EEPROM_XMC1_lEvalBlockStatus+0x9c>
        {
          cache_ptr->status.valid = 1U;
10006012:	68fb      	ldr	r3, [r7, #12]
10006014:	791a      	ldrb	r2, [r3, #4]
10006016:	2101      	movs	r1, #1
10006018:	430a      	orrs	r2, r1
1000601a:	711a      	strb	r2, [r3, #4]
          
          /* if the CRC bit for the logical block is set */
          if ((status_byte & (E_EEPROM_XMC1_CRC_BIT) ) != 0U)
1000601c:	693b      	ldr	r3, [r7, #16]
1000601e:	2210      	movs	r2, #16
10006020:	4013      	ands	r3, r2
10006022:	d005      	beq.n	10006030 <E_EEPROM_XMC1_lEvalBlockStatus+0x90>
          {
            cache_ptr->status.crc = 1U;
10006024:	68fb      	ldr	r3, [r7, #12]
10006026:	791a      	ldrb	r2, [r3, #4]
10006028:	2108      	movs	r1, #8
1000602a:	430a      	orrs	r2, r1
1000602c:	711a      	strb	r2, [r3, #4]
1000602e:	e00a      	b.n	10006046 <E_EEPROM_XMC1_lEvalBlockStatus+0xa6>
          }
          else
          {
            cache_ptr->status.crc = 0U;
10006030:	68fb      	ldr	r3, [r7, #12]
10006032:	791a      	ldrb	r2, [r3, #4]
10006034:	2108      	movs	r1, #8
10006036:	438a      	bics	r2, r1
10006038:	711a      	strb	r2, [r3, #4]
1000603a:	e004      	b.n	10006046 <E_EEPROM_XMC1_lEvalBlockStatus+0xa6>
          }
        }
        else
        {
          cache_ptr->status.valid = 0U;
1000603c:	68fb      	ldr	r3, [r7, #12]
1000603e:	791a      	ldrb	r2, [r3, #4]
10006040:	2101      	movs	r1, #1
10006042:	438a      	bics	r2, r1
10006044:	711a      	strb	r2, [r3, #4]
        }
        
        /* Check If number of Flash blocks used for this data block is same in size */
        size = (uint32_t)(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx].size);
10006046:	4b23      	ldr	r3, [pc, #140]	; (100060d4 <E_EEPROM_XMC1_lEvalBlockStatus+0x134>)
10006048:	681a      	ldr	r2, [r3, #0]
1000604a:	68bb      	ldr	r3, [r7, #8]
1000604c:	00db      	lsls	r3, r3, #3
1000604e:	18d3      	adds	r3, r2, r3
10006050:	685b      	ldr	r3, [r3, #4]
10006052:	607b      	str	r3, [r7, #4]
        physical_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(size);
10006054:	687b      	ldr	r3, [r7, #4]
10006056:	1c18      	adds	r0, r3, #0
10006058:	f000 f892 	bl	10006180 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
1000605c:	1c03      	adds	r3, r0, #0
1000605e:	603b      	str	r3, [r7, #0]
        
        if ( data_ptr->written_block_counter == physical_blocks)
10006060:	69fb      	ldr	r3, [r7, #28]
10006062:	6d9a      	ldr	r2, [r3, #88]	; 0x58
10006064:	683b      	ldr	r3, [r7, #0]
10006066:	429a      	cmp	r2, r3
10006068:	d105      	bne.n	10006076 <E_EEPROM_XMC1_lEvalBlockStatus+0xd6>
        {
          cache_ptr->status.consistent = 1U;  /* EVALUATION RESULT : BLOCK CONSISTENT*/
1000606a:	68fb      	ldr	r3, [r7, #12]
1000606c:	791a      	ldrb	r2, [r3, #4]
1000606e:	2102      	movs	r1, #2
10006070:	430a      	orrs	r2, r1
10006072:	711a      	strb	r2, [r3, #4]
10006074:	e011      	b.n	1000609a <E_EEPROM_XMC1_lEvalBlockStatus+0xfa>
        }
        else
        {
          if (cache_ptr->status.valid == 1U)
10006076:	68fb      	ldr	r3, [r7, #12]
10006078:	791b      	ldrb	r3, [r3, #4]
1000607a:	2201      	movs	r2, #1
1000607c:	4013      	ands	r3, r2
1000607e:	b2db      	uxtb	r3, r3
10006080:	2b00      	cmp	r3, #0
10006082:	d005      	beq.n	10006090 <E_EEPROM_XMC1_lEvalBlockStatus+0xf0>
          {
            cache_ptr->status.consistent = 0U;  /* EVALUATION RESULT : BLOCK INCONSISTENT */
10006084:	68fb      	ldr	r3, [r7, #12]
10006086:	791a      	ldrb	r2, [r3, #4]
10006088:	2102      	movs	r1, #2
1000608a:	438a      	bics	r2, r1
1000608c:	711a      	strb	r2, [r3, #4]
1000608e:	e004      	b.n	1000609a <E_EEPROM_XMC1_lEvalBlockStatus+0xfa>
          }
          else
          {
            cache_ptr->status.consistent = 1U; /* If the block is invalid, then mark : BLOCK INCONSISTENT */
10006090:	68fb      	ldr	r3, [r7, #12]
10006092:	791a      	ldrb	r2, [r3, #4]
10006094:	2102      	movs	r1, #2
10006096:	430a      	orrs	r2, r1
10006098:	711a      	strb	r2, [r3, #4]
          }
        }
        /* Initialize the Index, block block count for the next read */
        data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
1000609a:	69fa      	ldr	r2, [r7, #28]
1000609c:	23c2      	movs	r3, #194	; 0xc2
1000609e:	005b      	lsls	r3, r3, #1
100060a0:	21ff      	movs	r1, #255	; 0xff
100060a2:	50d1      	str	r1, [r2, r3]
        data_ptr->written_block_counter = 0U;
100060a4:	69fb      	ldr	r3, [r7, #28]
100060a6:	2200      	movs	r2, #0
100060a8:	659a      	str	r2, [r3, #88]	; 0x58
100060aa:	e010      	b.n	100060ce <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
    {
      /*
       * EVALUATION RESULT : CACHE ALREADY UPDATED
       * If cache table is already updated for the block, no need to evaluate the block
       */
      data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
100060ac:	69fa      	ldr	r2, [r7, #28]
100060ae:	23c2      	movs	r3, #194	; 0xc2
100060b0:	005b      	lsls	r3, r3, #1
100060b2:	21ff      	movs	r1, #255	; 0xff
100060b4:	50d1      	str	r1, [r2, r3]
      data_ptr->written_block_counter = 0U;
100060b6:	69fb      	ldr	r3, [r7, #28]
100060b8:	2200      	movs	r2, #0
100060ba:	659a      	str	r2, [r3, #88]	; 0x58
100060bc:	e007      	b.n	100060ce <E_EEPROM_XMC1_lEvalBlockStatus+0x12e>
    }
  }
  else
  {    
    data_ptr->updated_cache_index = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
100060be:	69fa      	ldr	r2, [r7, #28]
100060c0:	23c2      	movs	r3, #194	; 0xc2
100060c2:	005b      	lsls	r3, r3, #1
100060c4:	21ff      	movs	r1, #255	; 0xff
100060c6:	50d1      	str	r1, [r2, r3]
    data_ptr->written_block_counter = 0U;
100060c8:	69fb      	ldr	r3, [r7, #28]
100060ca:	2200      	movs	r2, #0
100060cc:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
100060ce:	46bd      	mov	sp, r7
100060d0:	b008      	add	sp, #32
100060d2:	bd80      	pop	{r7, pc}
100060d4:	20000718 	.word	0x20000718

100060d8 <E_EEPROM_XMC1_lUpdateCacheBlockRead>:
 * Return value   : uint32_t
 *
 * Description    : Utility function to read data block from flash for cache update function.
 */
static uint32_t E_EEPROM_XMC1_lUpdateCacheBlockRead(void)
{
100060d8:	b580      	push	{r7, lr}
100060da:	b082      	sub	sp, #8
100060dc:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100060de:	4b0f      	ldr	r3, [pc, #60]	; (1000611c <E_EEPROM_XMC1_lUpdateCacheBlockRead+0x44>)
100060e0:	685b      	ldr	r3, [r3, #4]
100060e2:	607b      	str	r3, [r7, #4]
  
  /* Set the Write Source pointer to the next block */
  data_ptr->curr_bank_src_addr = data_ptr->curr_bank_src_addr -  E_EEPROM_XMC1_FLASH_BLOCK_SIZE;
100060e4:	687b      	ldr	r3, [r7, #4]
100060e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
100060e8:	3b10      	subs	r3, #16
100060ea:	1c1a      	adds	r2, r3, #0
100060ec:	687b      	ldr	r3, [r7, #4]
100060ee:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
100060f0:	f7fc fa82 	bl	100025f8 <XMC_FLASH_ClearStatus>
  
  E_EEPROM_XMC1_lReadSingleBlock(data_ptr->curr_bank_src_addr,  (uint32_t*)(void*)data_ptr->read_write_buffer);
100060f4:	687b      	ldr	r3, [r7, #4]
100060f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
100060f8:	687b      	ldr	r3, [r7, #4]
100060fa:	335c      	adds	r3, #92	; 0x5c
100060fc:	1c10      	adds	r0, r2, #0
100060fe:	1c19      	adds	r1, r3, #0
10006100:	f000 fcf8 	bl	10006af4 <E_EEPROM_XMC1_lReadSingleBlock>
  
  /* Increment number of read block counter  */
  data_ptr->written_block_counter = data_ptr->written_block_counter + 1U;
10006104:	687b      	ldr	r3, [r7, #4]
10006106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10006108:	1c5a      	adds	r2, r3, #1
1000610a:	687b      	ldr	r3, [r7, #4]
1000610c:	659a      	str	r2, [r3, #88]	; 0x58
  
  return (E_EEPROM_XMC1_lGetFlashStatus());
1000610e:	f000 fd1b 	bl	10006b48 <E_EEPROM_XMC1_lGetFlashStatus>
10006112:	1c03      	adds	r3, r0, #0
}
10006114:	1c18      	adds	r0, r3, #0
10006116:	46bd      	mov	sp, r7
10006118:	b002      	add	sp, #8
1000611a:	bd80      	pop	{r7, pc}
1000611c:	20000718 	.word	0x20000718

10006120 <E_EEPROM_XMC1_lGetUsrBlockIndex>:
 * Return value   : uint32_t : returns array index pointer of block configuration
 *
 * Description    : This utility function will return the Index (location) of the block in the user configuration.
 */
static uint32_t E_EEPROM_XMC1_lGetUsrBlockIndex(uint8_t block_number)
{
10006120:	b580      	push	{r7, lr}
10006122:	b084      	sub	sp, #16
10006124:	af00      	add	r7, sp, #0
10006126:	1c02      	adds	r2, r0, #0
10006128:	1dfb      	adds	r3, r7, #7
1000612a:	701a      	strb	r2, [r3, #0]
  uint32_t indx;
  E_EEPROM_XMC1_BLOCK_t  *block_ptr;
  
  indx = 0U;
1000612c:	2300      	movs	r3, #0
1000612e:	60fb      	str	r3, [r7, #12]
  block_ptr = &(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx]);
10006130:	4b12      	ldr	r3, [pc, #72]	; (1000617c <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
10006132:	681a      	ldr	r2, [r3, #0]
10006134:	68fb      	ldr	r3, [r7, #12]
10006136:	00db      	lsls	r3, r3, #3
10006138:	18d3      	adds	r3, r2, r3
1000613a:	60bb      	str	r3, [r7, #8]
  
  /* Check for max configured block count reached and block number is matched against the configured block numbers */
  while ( (indx < E_EEPROM_XMC1_HANDLE_PTR->block_count) && (block_ptr->block_number != block_number) )
1000613c:	e005      	b.n	1000614a <E_EEPROM_XMC1_lGetUsrBlockIndex+0x2a>
  {
    indx++;
1000613e:	68fb      	ldr	r3, [r7, #12]
10006140:	3301      	adds	r3, #1
10006142:	60fb      	str	r3, [r7, #12]
    block_ptr++;
10006144:	68bb      	ldr	r3, [r7, #8]
10006146:	3308      	adds	r3, #8
10006148:	60bb      	str	r3, [r7, #8]
  
  indx = 0U;
  block_ptr = &(E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr[indx]);
  
  /* Check for max configured block count reached and block number is matched against the configured block numbers */
  while ( (indx < E_EEPROM_XMC1_HANDLE_PTR->block_count) && (block_ptr->block_number != block_number) )
1000614a:	4b0c      	ldr	r3, [pc, #48]	; (1000617c <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
1000614c:	7a5b      	ldrb	r3, [r3, #9]
1000614e:	1e1a      	subs	r2, r3, #0
10006150:	68fb      	ldr	r3, [r7, #12]
10006152:	429a      	cmp	r2, r3
10006154:	d905      	bls.n	10006162 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x42>
10006156:	68bb      	ldr	r3, [r7, #8]
10006158:	781b      	ldrb	r3, [r3, #0]
1000615a:	1dfa      	adds	r2, r7, #7
1000615c:	7812      	ldrb	r2, [r2, #0]
1000615e:	429a      	cmp	r2, r3
10006160:	d1ed      	bne.n	1000613e <E_EEPROM_XMC1_lGetUsrBlockIndex+0x1e>
  {
    indx++;
    block_ptr++;
  }
  
  if ( indx == E_EEPROM_XMC1_HANDLE_PTR->block_count )
10006162:	4b06      	ldr	r3, [pc, #24]	; (1000617c <E_EEPROM_XMC1_lGetUsrBlockIndex+0x5c>)
10006164:	7a5b      	ldrb	r3, [r3, #9]
10006166:	1e1a      	subs	r2, r3, #0
10006168:	68fb      	ldr	r3, [r7, #12]
1000616a:	429a      	cmp	r2, r3
1000616c:	d101      	bne.n	10006172 <E_EEPROM_XMC1_lGetUsrBlockIndex+0x52>
  {
    indx = E_EEPROM_XMC1_LOG_BLOCK_NOT_FOUND;
1000616e:	23ff      	movs	r3, #255	; 0xff
10006170:	60fb      	str	r3, [r7, #12]
  }
  return (indx);
10006172:	68fb      	ldr	r3, [r7, #12]
}
10006174:	1c18      	adds	r0, r3, #0
10006176:	46bd      	mov	sp, r7
10006178:	b004      	add	sp, #16
1000617a:	bd80      	pop	{r7, pc}
1000617c:	20000718 	.word	0x20000718

10006180 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>:
 * Return value   : uint32_t - returns maximum physical flash blocks required to store the data.
 *
 * Description    : Calculates and return the number of FLASH blocks required for a user data block size.
 */
static uint32_t E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(uint32_t size)
{
10006180:	b580      	push	{r7, lr}
10006182:	b084      	sub	sp, #16
10006184:	af00      	add	r7, sp, #0
10006186:	6078      	str	r0, [r7, #4]
  uint32_t physical_blocks;

  physical_blocks = 1U;
10006188:	2301      	movs	r3, #1
1000618a:	60fb      	str	r3, [r7, #12]
  /* If size is greater than the  */
  if ( size > E_EEPROM_XMC1_BLOCK1_DATA_SIZE )
1000618c:	687b      	ldr	r3, [r7, #4]
1000618e:	2b0c      	cmp	r3, #12
10006190:	d90f      	bls.n	100061b2 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x32>
  {
    size = size - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;
10006192:	687b      	ldr	r3, [r7, #4]
10006194:	3b0c      	subs	r3, #12
10006196:	607b      	str	r3, [r7, #4]
    physical_blocks++;
10006198:	68fb      	ldr	r3, [r7, #12]
1000619a:	3301      	adds	r3, #1
1000619c:	60fb      	str	r3, [r7, #12]
    
    while (size > E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
1000619e:	e005      	b.n	100061ac <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x2c>
    {
      physical_blocks++;
100061a0:	68fb      	ldr	r3, [r7, #12]
100061a2:	3301      	adds	r3, #1
100061a4:	60fb      	str	r3, [r7, #12]
      size = size - E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
100061a6:	687b      	ldr	r3, [r7, #4]
100061a8:	3b0e      	subs	r3, #14
100061aa:	607b      	str	r3, [r7, #4]
  if ( size > E_EEPROM_XMC1_BLOCK1_DATA_SIZE )
  {
    size = size - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;
    physical_blocks++;
    
    while (size > E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
100061ac:	687b      	ldr	r3, [r7, #4]
100061ae:	2b0e      	cmp	r3, #14
100061b0:	d8f6      	bhi.n	100061a0 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks+0x20>
    {
      physical_blocks++;
      size = size - E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
    }
  }
  return(physical_blocks);
100061b2:	68fb      	ldr	r3, [r7, #12]
}
100061b4:	1c18      	adds	r0, r3, #0
100061b6:	46bd      	mov	sp, r7
100061b8:	b004      	add	sp, #16
100061ba:	bd80      	pop	{r7, pc}

100061bc <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>:
 * Return value    : uint32_t : Number of physical blocks left in the bank for writing data.
 *
 * Description     : This routine will calculate the number of empty DFLASH blocks remaining in the bank.
 */
static uint32_t E_EEPROM_XMC1_lGetFreeDFLASHBlocks(void)
{
100061bc:	b580      	push	{r7, lr}
100061be:	b084      	sub	sp, #16
100061c0:	af00      	add	r7, sp, #0
  uint32_t base_addr;
  uint32_t free_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100061c2:	4b0d      	ldr	r3, [pc, #52]	; (100061f8 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x3c>)
100061c4:	685b      	ldr	r3, [r3, #4]
100061c6:	60bb      	str	r3, [r7, #8]
  
  if (data_ptr->current_bank == 0U)
100061c8:	68bb      	ldr	r3, [r7, #8]
100061ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
100061cc:	2b00      	cmp	r3, #0
100061ce:	d102      	bne.n	100061d6 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x1a>
  {
    base_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
100061d0:	4b0a      	ldr	r3, [pc, #40]	; (100061fc <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x40>)
100061d2:	60fb      	str	r3, [r7, #12]
100061d4:	e001      	b.n	100061da <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x1e>
  }
  else
  {
    base_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
100061d6:	4b0a      	ldr	r3, [pc, #40]	; (10006200 <E_EEPROM_XMC1_lGetFreeDFLASHBlocks+0x44>)
100061d8:	60fb      	str	r3, [r7, #12]
  }
  free_blocks = (uint32_t)( ( (base_addr + E_EEPROM_XMC1_FLASH_BANK_SIZE) - (data_ptr->next_free_block_addr)  )
100061da:	68bb      	ldr	r3, [r7, #8]
100061dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
100061de:	68fa      	ldr	r2, [r7, #12]
100061e0:	1ad3      	subs	r3, r2, r3
100061e2:	22c0      	movs	r2, #192	; 0xc0
100061e4:	0092      	lsls	r2, r2, #2
100061e6:	4694      	mov	ip, r2
100061e8:	4463      	add	r3, ip
100061ea:	091b      	lsrs	r3, r3, #4
100061ec:	607b      	str	r3, [r7, #4]
                /  E_EEPROM_XMC1_FLASH_BLOCK_SIZE );
  return (free_blocks);
100061ee:	687b      	ldr	r3, [r7, #4]
}
100061f0:	1c18      	adds	r0, r3, #0
100061f2:	46bd      	mov	sp, r7
100061f4:	b004      	add	sp, #16
100061f6:	bd80      	pop	{r7, pc}
100061f8:	20000718 	.word	0x20000718
100061fc:	10010a00 	.word	0x10010a00
10006200:	10010d00 	.word	0x10010d00

10006204 <E_EEPROM_XMC1_lUpdateCurrBankInfo>:
 * Return value    : void
 *
 * Description     : Updates global addresses to keep track of writing and reading operations respectively.
 */
static void E_EEPROM_XMC1_lUpdateCurrBankInfo(void)
{
10006204:	b580      	push	{r7, lr}
10006206:	b082      	sub	sp, #8
10006208:	af00      	add	r7, sp, #0
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000620a:	4b14      	ldr	r3, [pc, #80]	; (1000625c <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x58>)
1000620c:	685b      	ldr	r3, [r3, #4]
1000620e:	607b      	str	r3, [r7, #4]
  
  if (data_ptr->current_bank == 0U)
10006210:	687b      	ldr	r3, [r7, #4]
10006212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
10006214:	2b00      	cmp	r3, #0
10006216:	d10f      	bne.n	10006238 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x34>
  {
    data_ptr->curr_bank_src_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
10006218:	687b      	ldr	r3, [r7, #4]
1000621a:	4a11      	ldr	r2, [pc, #68]	; (10006260 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
1000621c:	651a      	str	r2, [r3, #80]	; 0x50
    data_ptr->gc_src_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
1000621e:	687b      	ldr	r3, [r7, #4]
10006220:	4a0f      	ldr	r2, [pc, #60]	; (10006260 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
10006222:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_dest_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
10006224:	687b      	ldr	r3, [r7, #4]
10006226:	4a0f      	ldr	r2, [pc, #60]	; (10006264 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
10006228:	63da      	str	r2, [r3, #60]	; 0x3c
    data_ptr->curr_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK0_END;
1000622a:	687b      	ldr	r3, [r7, #4]
1000622c:	4a0e      	ldr	r2, [pc, #56]	; (10006268 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x64>)
1000622e:	645a      	str	r2, [r3, #68]	; 0x44
    data_ptr->prev_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK1_END;
10006230:	687b      	ldr	r3, [r7, #4]
10006232:	4a0e      	ldr	r2, [pc, #56]	; (1000626c <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x68>)
10006234:	649a      	str	r2, [r3, #72]	; 0x48
10006236:	e00e      	b.n	10006256 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x52>
  }
  else
  {
    data_ptr->curr_bank_src_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
10006238:	687b      	ldr	r3, [r7, #4]
1000623a:	4a0a      	ldr	r2, [pc, #40]	; (10006264 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
1000623c:	651a      	str	r2, [r3, #80]	; 0x50
    data_ptr->gc_src_addr = E_EEPROM_XMC1_FLASH_BANK1_BASE;
1000623e:	687b      	ldr	r3, [r7, #4]
10006240:	4a08      	ldr	r2, [pc, #32]	; (10006264 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x60>)
10006242:	641a      	str	r2, [r3, #64]	; 0x40
    data_ptr->gc_dest_addr = E_EEPROM_XMC1_FLASH_BANK0_BASE;
10006244:	687b      	ldr	r3, [r7, #4]
10006246:	4a06      	ldr	r2, [pc, #24]	; (10006260 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x5c>)
10006248:	63da      	str	r2, [r3, #60]	; 0x3c
    data_ptr->curr_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK1_END;
1000624a:	687b      	ldr	r3, [r7, #4]
1000624c:	4a07      	ldr	r2, [pc, #28]	; (1000626c <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x68>)
1000624e:	645a      	str	r2, [r3, #68]	; 0x44
    data_ptr->prev_bank_end_addr = E_EEPROM_XMC1_FLASH_BANK0_END;
10006250:	687b      	ldr	r3, [r7, #4]
10006252:	4a05      	ldr	r2, [pc, #20]	; (10006268 <E_EEPROM_XMC1_lUpdateCurrBankInfo+0x64>)
10006254:	649a      	str	r2, [r3, #72]	; 0x48
  }
}
10006256:	46bd      	mov	sp, r7
10006258:	b002      	add	sp, #8
1000625a:	bd80      	pop	{r7, pc}
1000625c:	20000718 	.word	0x20000718
10006260:	10010a00 	.word	0x10010a00
10006264:	10010d00 	.word	0x10010d00
10006268:	10010cff 	.word	0x10010cff
1000626c:	10010fff 	.word	0x10010fff

10006270 <E_EEPROM_XMC1_lReadMarkerBlocks>:
 * Return value    : uint32_t : marker_dirty_state
 *
 * Description     : This function will read the Block marker contents
 */
static uint32_t E_EEPROM_XMC1_lReadMarkerBlocks(void)
{
10006270:	b580      	push	{r7, lr}
10006272:	b088      	sub	sp, #32
10006274:	af00      	add	r7, sp, #0
  uint32_t state_marker_cnt;
  uint32_t temp_state_marker;
  uint32_t marker_dirty_state;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006276:	4b20      	ldr	r3, [pc, #128]	; (100062f8 <E_EEPROM_XMC1_lReadMarkerBlocks+0x88>)
10006278:	685b      	ldr	r3, [r3, #4]
1000627a:	613b      	str	r3, [r7, #16]
  
  /* Initialize Local variables */
  temp_bank_state = 0U;
1000627c:	2300      	movs	r3, #0
1000627e:	61fb      	str	r3, [r7, #28]
  marker_dirty_state = 0U;
10006280:	2300      	movs	r3, #0
10006282:	617b      	str	r3, [r7, #20]
  state_marker_cnt = 0U;
10006284:	2300      	movs	r3, #0
10006286:	61bb      	str	r3, [r7, #24]
  do
  {
    /* Prepare the variables for state block update */
    temp_bank_state = (uint32_t)((uint32_t)temp_bank_state << (uint32_t)1U);
10006288:	69fb      	ldr	r3, [r7, #28]
1000628a:	005b      	lsls	r3, r3, #1
1000628c:	61fb      	str	r3, [r7, #28]
    
    bank  = (uint32_t)state_marker_cnt >> E_EEPROM_XMC1_TWO_BIT_POS;
1000628e:	69bb      	ldr	r3, [r7, #24]
10006290:	089b      	lsrs	r3, r3, #2
10006292:	60fb      	str	r3, [r7, #12]
    block = (uint32_t)state_marker_cnt - ((uint32_t)bank << E_EEPROM_XMC1_TWO_BIT_POS);
10006294:	68fb      	ldr	r3, [r7, #12]
10006296:	009b      	lsls	r3, r3, #2
10006298:	69ba      	ldr	r2, [r7, #24]
1000629a:	1ad3      	subs	r3, r2, r3
1000629c:	60bb      	str	r3, [r7, #8]
    
    /* Read the state block of bank*/
    temp_state_marker = E_EEPROM_XMC1_lReadVerifyMarker(bank , block);
1000629e:	68fa      	ldr	r2, [r7, #12]
100062a0:	68bb      	ldr	r3, [r7, #8]
100062a2:	1c10      	adds	r0, r2, #0
100062a4:	1c19      	adds	r1, r3, #0
100062a6:	f000 f829 	bl	100062fc <E_EEPROM_XMC1_lReadVerifyMarker>
100062aa:	1c03      	adds	r3, r0, #0
100062ac:	607b      	str	r3, [r7, #4]
    
    if (temp_state_marker == E_EEPROM_XMC1_ALL_ONES)
100062ae:	687b      	ldr	r3, [r7, #4]
100062b0:	3301      	adds	r3, #1
100062b2:	d104      	bne.n	100062be <E_EEPROM_XMC1_lReadMarkerBlocks+0x4e>
    {
     temp_bank_state |= 1U;
100062b4:	69fb      	ldr	r3, [r7, #28]
100062b6:	2201      	movs	r2, #1
100062b8:	4313      	orrs	r3, r2
100062ba:	61fb      	str	r3, [r7, #28]
100062bc:	e00c      	b.n	100062d8 <E_EEPROM_XMC1_lReadMarkerBlocks+0x68>
    }
    else if (temp_state_marker == E_EEPROM_XMC1_ALL_ZEROS)
100062be:	687b      	ldr	r3, [r7, #4]
100062c0:	2b00      	cmp	r3, #0
100062c2:	d009      	beq.n	100062d8 <E_EEPROM_XMC1_lReadMarkerBlocks+0x68>
    {
     temp_bank_state |= 0U;
    }
    else
    {
     indx = (uint32_t)((uint32_t)state_marker_cnt >> E_EEPROM_XMC1_TWO_BIT_POS);
100062c4:	69bb      	ldr	r3, [r7, #24]
100062c6:	089b      	lsrs	r3, r3, #2
100062c8:	603b      	str	r3, [r7, #0]
     marker_dirty_state |= (uint32_t)((uint32_t)1U << (uint32_t)indx);
100062ca:	683b      	ldr	r3, [r7, #0]
100062cc:	2201      	movs	r2, #1
100062ce:	409a      	lsls	r2, r3
100062d0:	1c13      	adds	r3, r2, #0
100062d2:	697a      	ldr	r2, [r7, #20]
100062d4:	4313      	orrs	r3, r2
100062d6:	617b      	str	r3, [r7, #20]
    }
    /* Update the counter "StateBlockCnt" */
    state_marker_cnt++;
100062d8:	69bb      	ldr	r3, [r7, #24]
100062da:	3301      	adds	r3, #1
100062dc:	61bb      	str	r3, [r7, #24]
  } while (state_marker_cnt < E_EEPROM_XMC1_EIGHT_BYTES);
100062de:	69bb      	ldr	r3, [r7, #24]
100062e0:	2b07      	cmp	r3, #7
100062e2:	d9d1      	bls.n	10006288 <E_EEPROM_XMC1_lReadMarkerBlocks+0x18>
  
  /* Update Global variables */
  data_ptr->init_gc_state = temp_bank_state;
100062e4:	693a      	ldr	r2, [r7, #16]
100062e6:	23bc      	movs	r3, #188	; 0xbc
100062e8:	005b      	lsls	r3, r3, #1
100062ea:	69f9      	ldr	r1, [r7, #28]
100062ec:	50d1      	str	r1, [r2, r3]
  
  return (marker_dirty_state);
100062ee:	697b      	ldr	r3, [r7, #20]
}
100062f0:	1c18      	adds	r0, r3, #0
100062f2:	46bd      	mov	sp, r7
100062f4:	b008      	add	sp, #32
100062f6:	bd80      	pop	{r7, pc}
100062f8:	20000718 	.word	0x20000718

100062fc <E_EEPROM_XMC1_lReadVerifyMarker>:
 *                    E_EEPROM_XMC1_MB_DIRTY
 *
 * Description    : This function will verify the marker contents read out from state page.
 */
static uint32_t E_EEPROM_XMC1_lReadVerifyMarker(uint32_t bank, uint32_t block)
{
100062fc:	b580      	push	{r7, lr}
100062fe:	b08a      	sub	sp, #40	; 0x28
10006300:	af00      	add	r7, sp, #0
10006302:	6078      	str	r0, [r7, #4]
10006304:	6039      	str	r1, [r7, #0]
  uint32_t zeros_counter;
  uint32_t marker_block_addr;
  uint32_t *marker_array_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006306:	4b2b      	ldr	r3, [pc, #172]	; (100063b4 <E_EEPROM_XMC1_lReadVerifyMarker+0xb8>)
10006308:	685b      	ldr	r3, [r3, #4]
1000630a:	617b      	str	r3, [r7, #20]
  
  ones_counter = 0U;
1000630c:	2300      	movs	r3, #0
1000630e:	61fb      	str	r3, [r7, #28]
  zeros_counter = 0U;
10006310:	2300      	movs	r3, #0
10006312:	61bb      	str	r3, [r7, #24]
  marker_array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
10006314:	697b      	ldr	r3, [r7, #20]
10006316:	335c      	adds	r3, #92	; 0x5c
10006318:	613b      	str	r3, [r7, #16]
  
  /* Calculate the Marker Block address from bank and Block size*/
  marker_block_addr = (E_EEPROM_XMC1_FLASH_BANK0_BASE +
                      ((uint32_t)bank  * (uint32_t)E_EEPROM_XMC1_FLASH_BANK_SIZE)) +
1000631a:	687a      	ldr	r2, [r7, #4]
1000631c:	1c13      	adds	r3, r2, #0
1000631e:	005b      	lsls	r3, r3, #1
10006320:	189b      	adds	r3, r3, r2
10006322:	011b      	lsls	r3, r3, #4
10006324:	1c1a      	adds	r2, r3, #0
10006326:	683b      	ldr	r3, [r7, #0]
10006328:	18d3      	adds	r3, r2, r3
1000632a:	4a23      	ldr	r2, [pc, #140]	; (100063b8 <E_EEPROM_XMC1_lReadVerifyMarker+0xbc>)
1000632c:	4694      	mov	ip, r2
1000632e:	4463      	add	r3, ip
  ones_counter = 0U;
  zeros_counter = 0U;
  marker_array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
  
  /* Calculate the Marker Block address from bank and Block size*/
  marker_block_addr = (E_EEPROM_XMC1_FLASH_BANK0_BASE +
10006330:	011b      	lsls	r3, r3, #4
10006332:	60fb      	str	r3, [r7, #12]
                      ((uint32_t)bank  * (uint32_t)E_EEPROM_XMC1_FLASH_BANK_SIZE)) +
                      ((uint32_t)block * (uint32_t)E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
10006334:	f7fc f960 	bl	100025f8 <XMC_FLASH_ClearStatus>
  
  /* Read one complete block of data (4 Words = 128 bit) from the targeted Marker Block */
  E_EEPROM_XMC1_lReadSingleBlock(marker_block_addr, (uint32_t*)(void*)marker_array_ptr);
10006338:	68fa      	ldr	r2, [r7, #12]
1000633a:	693b      	ldr	r3, [r7, #16]
1000633c:	1c10      	adds	r0, r2, #0
1000633e:	1c19      	adds	r1, r3, #0
10006340:	f000 fbd8 	bl	10006af4 <E_EEPROM_XMC1_lReadSingleBlock>
  
  /* Check for any flash hardware errors*/
  if (E_EEPROM_XMC1_lGetFlashStatus())
10006344:	f000 fc00 	bl	10006b48 <E_EEPROM_XMC1_lGetFlashStatus>
10006348:	1e03      	subs	r3, r0, #0
1000634a:	d002      	beq.n	10006352 <E_EEPROM_XMC1_lReadVerifyMarker+0x56>
  {
    /* Any Hardware errors will result in Dirty state*/
    return_val = E_EEPROM_XMC1_MB_DIRTY;
1000634c:	23dd      	movs	r3, #221	; 0xdd
1000634e:	623b      	str	r3, [r7, #32]
10006350:	e02b      	b.n	100063aa <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
  }
  else
  {
    for (indx = 0U ; indx <E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++)
10006352:	2300      	movs	r3, #0
10006354:	627b      	str	r3, [r7, #36]	; 0x24
10006356:	e016      	b.n	10006386 <E_EEPROM_XMC1_lReadVerifyMarker+0x8a>
    {
      /* Check for the Marker field and verify Marker either 0 or 1*/
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ZEROS)
10006358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000635a:	009b      	lsls	r3, r3, #2
1000635c:	693a      	ldr	r2, [r7, #16]
1000635e:	18d3      	adds	r3, r2, r3
10006360:	681b      	ldr	r3, [r3, #0]
10006362:	2b00      	cmp	r3, #0
10006364:	d102      	bne.n	1000636c <E_EEPROM_XMC1_lReadVerifyMarker+0x70>
      {
        zeros_counter++;
10006366:	69bb      	ldr	r3, [r7, #24]
10006368:	3301      	adds	r3, #1
1000636a:	61bb      	str	r3, [r7, #24]
      }
      
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ONES)
1000636c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000636e:	009b      	lsls	r3, r3, #2
10006370:	693a      	ldr	r2, [r7, #16]
10006372:	18d3      	adds	r3, r2, r3
10006374:	681b      	ldr	r3, [r3, #0]
10006376:	3301      	adds	r3, #1
10006378:	d102      	bne.n	10006380 <E_EEPROM_XMC1_lReadVerifyMarker+0x84>
      {
        ones_counter++;
1000637a:	69fb      	ldr	r3, [r7, #28]
1000637c:	3301      	adds	r3, #1
1000637e:	61fb      	str	r3, [r7, #28]
    /* Any Hardware errors will result in Dirty state*/
    return_val = E_EEPROM_XMC1_MB_DIRTY;
  }
  else
  {
    for (indx = 0U ; indx <E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++)
10006380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006382:	3301      	adds	r3, #1
10006384:	627b      	str	r3, [r7, #36]	; 0x24
10006386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006388:	2b03      	cmp	r3, #3
1000638a:	d9e5      	bls.n	10006358 <E_EEPROM_XMC1_lReadVerifyMarker+0x5c>
      if (*(marker_array_ptr + indx) == E_EEPROM_XMC1_ALL_ONES)
      {
        ones_counter++;
      }
    }
    if (ones_counter == E_EEPROM_XMC1_FOUR_BYTES)
1000638c:	69fb      	ldr	r3, [r7, #28]
1000638e:	2b04      	cmp	r3, #4
10006390:	d103      	bne.n	1000639a <E_EEPROM_XMC1_lReadVerifyMarker+0x9e>
    {
      return_val = E_EEPROM_XMC1_ALL_ONES;
10006392:	2301      	movs	r3, #1
10006394:	425b      	negs	r3, r3
10006396:	623b      	str	r3, [r7, #32]
10006398:	e007      	b.n	100063aa <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
    }
    else if (zeros_counter == E_EEPROM_XMC1_FOUR_BYTES)
1000639a:	69bb      	ldr	r3, [r7, #24]
1000639c:	2b04      	cmp	r3, #4
1000639e:	d102      	bne.n	100063a6 <E_EEPROM_XMC1_lReadVerifyMarker+0xaa>
    {
      return_val = E_EEPROM_XMC1_ALL_ZEROS;
100063a0:	2300      	movs	r3, #0
100063a2:	623b      	str	r3, [r7, #32]
100063a4:	e001      	b.n	100063aa <E_EEPROM_XMC1_lReadVerifyMarker+0xae>
    }
    else
    {
      return_val = E_EEPROM_XMC1_MB_DIRTY;
100063a6:	23dd      	movs	r3, #221	; 0xdd
100063a8:	623b      	str	r3, [r7, #32]
    }
  }
  return (return_val);
100063aa:	6a3b      	ldr	r3, [r7, #32]
}
100063ac:	1c18      	adds	r0, r3, #0
100063ae:	46bd      	mov	sp, r7
100063b0:	b00a      	add	sp, #40	; 0x28
100063b2:	bd80      	pop	{r7, pc}
100063b4:	20000718 	.word	0x20000718
100063b8:	010010a0 	.word	0x010010a0

100063bc <E_EEPROM_XMC1_lSetMarkerBlockBuffer>:
 * Return value    : void
 *
 * Description     : This function will update the write buffer for a particular bank marker state
 */
static void E_EEPROM_XMC1_lSetMarkerBlockBuffer(void)
{
100063bc:	b580      	push	{r7, lr}
100063be:	b084      	sub	sp, #16
100063c0:	af00      	add	r7, sp, #0
  uint32_t *array_ptr;
  uint32_t indx;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100063c2:	4b0c      	ldr	r3, [pc, #48]	; (100063f4 <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x38>)
100063c4:	685b      	ldr	r3, [r3, #4]
100063c6:	60bb      	str	r3, [r7, #8]
  
  array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
100063c8:	68bb      	ldr	r3, [r7, #8]
100063ca:	335c      	adds	r3, #92	; 0x5c
100063cc:	607b      	str	r3, [r7, #4]
  for (indx = 0U ; indx < E_EEPROM_XMC1_FOUR_BYTES; indx++)
100063ce:	2300      	movs	r3, #0
100063d0:	60fb      	str	r3, [r7, #12]
100063d2:	e008      	b.n	100063e6 <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x2a>
  {
    array_ptr[indx] = E_EEPROM_XMC1_ALL_ZEROS;
100063d4:	68fb      	ldr	r3, [r7, #12]
100063d6:	009b      	lsls	r3, r3, #2
100063d8:	687a      	ldr	r2, [r7, #4]
100063da:	18d3      	adds	r3, r2, r3
100063dc:	2200      	movs	r2, #0
100063de:	601a      	str	r2, [r3, #0]
  uint32_t indx;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
  
  array_ptr = (uint32_t*)(void*)data_ptr->read_write_buffer;
  for (indx = 0U ; indx < E_EEPROM_XMC1_FOUR_BYTES; indx++)
100063e0:	68fb      	ldr	r3, [r7, #12]
100063e2:	3301      	adds	r3, #1
100063e4:	60fb      	str	r3, [r7, #12]
100063e6:	68fb      	ldr	r3, [r7, #12]
100063e8:	2b03      	cmp	r3, #3
100063ea:	d9f3      	bls.n	100063d4 <E_EEPROM_XMC1_lSetMarkerBlockBuffer+0x18>
  {
    array_ptr[indx] = E_EEPROM_XMC1_ALL_ZEROS;
  }

}
100063ec:	46bd      	mov	sp, r7
100063ee:	b004      	add	sp, #16
100063f0:	bd80      	pop	{r7, pc}
100063f2:	46c0      	nop			; (mov r8, r8)
100063f4:	20000718 	.word	0x20000718

100063f8 <E_EEPROM_XMC1_lSetMarkerPageBuffer>:
 *                     ----------------------------------------------------------------------
 *                     ----------------------------------------------------------------------
 *                     BLOCK16-  (0xFFFFFFFF)  (0xFFFFFFFF)   (0xFFFFFFFF)   (0xFFFFFFFF)
 */
static void E_EEPROM_XMC1_lSetMarkerPageBuffer(uint32_t state)
{
100063f8:	b580      	push	{r7, lr}
100063fa:	b088      	sub	sp, #32
100063fc:	af00      	add	r7, sp, #0
100063fe:	6078      	str	r0, [r7, #4]
  uint32_t bit_mask;
  uint32_t word_data;
  uint32_t *array_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006400:	4b1e      	ldr	r3, [pc, #120]	; (1000647c <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x84>)
10006402:	685b      	ldr	r3, [r3, #4]
10006404:	60fb      	str	r3, [r7, #12]
  
  array_ptr = (uint32_t*)(void*)data_ptr->page_write_buffer;
10006406:	68fb      	ldr	r3, [r7, #12]
10006408:	3370      	adds	r3, #112	; 0x70
1000640a:	613b      	str	r3, [r7, #16]
   * Depending upon the state received check the bit positions where a state marker has to be updated to
   * get the actual state. Fill the first four blocks of the page with the state marker information.
   */

  /* Fill the first rest 4 blocks of the page with marker data  */
  for (bit_mask = 0U;bit_mask < E_EEPROM_XMC1_MARKER_MAX_SHIFT;bit_mask++)
1000640c:	2300      	movs	r3, #0
1000640e:	61bb      	str	r3, [r7, #24]
10006410:	e01e      	b.n	10006450 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x58>
  {
    if ( (state & (E_EEPROM_XMC1_MARKER_POSITION >> bit_mask )) == 0U )
10006412:	69bb      	ldr	r3, [r7, #24]
10006414:	2280      	movs	r2, #128	; 0x80
10006416:	40da      	lsrs	r2, r3
10006418:	1c13      	adds	r3, r2, #0
1000641a:	687a      	ldr	r2, [r7, #4]
1000641c:	4013      	ands	r3, r2
1000641e:	d102      	bne.n	10006426 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x2e>
    {
       word_data = E_EEPROM_XMC1_ALL_ZEROS;
10006420:	2300      	movs	r3, #0
10006422:	617b      	str	r3, [r7, #20]
10006424:	e002      	b.n	1000642c <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x34>
    }
    else
    {
       word_data = E_EEPROM_XMC1_ALL_ONES;
10006426:	2301      	movs	r3, #1
10006428:	425b      	negs	r3, r3
1000642a:	617b      	str	r3, [r7, #20]
    }
    for ( indx = 0U; indx< E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++ )
1000642c:	2300      	movs	r3, #0
1000642e:	61fb      	str	r3, [r7, #28]
10006430:	e008      	b.n	10006444 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x4c>
    {
       *array_ptr = word_data;
10006432:	693b      	ldr	r3, [r7, #16]
10006434:	697a      	ldr	r2, [r7, #20]
10006436:	601a      	str	r2, [r3, #0]
       array_ptr++;
10006438:	693b      	ldr	r3, [r7, #16]
1000643a:	3304      	adds	r3, #4
1000643c:	613b      	str	r3, [r7, #16]
    }
    else
    {
       word_data = E_EEPROM_XMC1_ALL_ONES;
    }
    for ( indx = 0U; indx< E_EEPROM_XMC1_MAX_WORDS_IN_BLOCK ; indx++ )
1000643e:	69fb      	ldr	r3, [r7, #28]
10006440:	3301      	adds	r3, #1
10006442:	61fb      	str	r3, [r7, #28]
10006444:	69fb      	ldr	r3, [r7, #28]
10006446:	2b03      	cmp	r3, #3
10006448:	d9f3      	bls.n	10006432 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x3a>
   * Depending upon the state received check the bit positions where a state marker has to be updated to
   * get the actual state. Fill the first four blocks of the page with the state marker information.
   */

  /* Fill the first rest 4 blocks of the page with marker data  */
  for (bit_mask = 0U;bit_mask < E_EEPROM_XMC1_MARKER_MAX_SHIFT;bit_mask++)
1000644a:	69bb      	ldr	r3, [r7, #24]
1000644c:	3301      	adds	r3, #1
1000644e:	61bb      	str	r3, [r7, #24]
10006450:	69bb      	ldr	r3, [r7, #24]
10006452:	2b03      	cmp	r3, #3
10006454:	d9dd      	bls.n	10006412 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x1a>
       array_ptr++;
    }

  }
  /* Fill the first rest 12 blocks of the page with all ones*/
  for (indx = 0U;indx < E_EEPROM_XMC1_PAGE1_EXTRA_WORDS;indx++)
10006456:	2300      	movs	r3, #0
10006458:	61fb      	str	r3, [r7, #28]
1000645a:	e009      	b.n	10006470 <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x78>
  {
    *array_ptr = E_EEPROM_XMC1_ALL_ONES;
1000645c:	693b      	ldr	r3, [r7, #16]
1000645e:	2201      	movs	r2, #1
10006460:	4252      	negs	r2, r2
10006462:	601a      	str	r2, [r3, #0]
    array_ptr++;
10006464:	693b      	ldr	r3, [r7, #16]
10006466:	3304      	adds	r3, #4
10006468:	613b      	str	r3, [r7, #16]
       array_ptr++;
    }

  }
  /* Fill the first rest 12 blocks of the page with all ones*/
  for (indx = 0U;indx < E_EEPROM_XMC1_PAGE1_EXTRA_WORDS;indx++)
1000646a:	69fb      	ldr	r3, [r7, #28]
1000646c:	3301      	adds	r3, #1
1000646e:	61fb      	str	r3, [r7, #28]
10006470:	69fb      	ldr	r3, [r7, #28]
10006472:	2b2f      	cmp	r3, #47	; 0x2f
10006474:	d9f2      	bls.n	1000645c <E_EEPROM_XMC1_lSetMarkerPageBuffer+0x64>
  {
    *array_ptr = E_EEPROM_XMC1_ALL_ONES;
    array_ptr++;
  }

}
10006476:	46bd      	mov	sp, r7
10006478:	b008      	add	sp, #32
1000647a:	bd80      	pop	{r7, pc}
1000647c:	20000718 	.word	0x20000718

10006480 <E_EEPROM_XMC1_lEraseBank>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Erases the particular bank
 */
static uint32_t E_EEPROM_XMC1_lEraseBank(uint32_t page_address)
{
10006480:	b580      	push	{r7, lr}
10006482:	b084      	sub	sp, #16
10006484:	af00      	add	r7, sp, #0
10006486:	6078      	str	r0, [r7, #4]
  uint32_t indx;
  uint32_t status;
  /* Clear all error status flags before flash operation*/
  page_address = ((page_address) - E_EEPROM_XMC1_FLASH_PAGE_SIZE );
10006488:	687b      	ldr	r3, [r7, #4]
1000648a:	3b01      	subs	r3, #1
1000648c:	3bff      	subs	r3, #255	; 0xff
1000648e:	607b      	str	r3, [r7, #4]
  page_address += 1U;
10006490:	687b      	ldr	r3, [r7, #4]
10006492:	3301      	adds	r3, #1
10006494:	607b      	str	r3, [r7, #4]
  indx = 0U;
10006496:	2300      	movs	r3, #0
10006498:	60fb      	str	r3, [r7, #12]
  
  do
  {
    /* Clear all error status flags before flash operation*/
    XMC_FLASH_ClearStatus();
1000649a:	f7fc f8ad 	bl	100025f8 <XMC_FLASH_ClearStatus>
    
    E_EEPROM_XMC1_lEraseSinglePage(page_address);
1000649e:	687b      	ldr	r3, [r7, #4]
100064a0:	1c18      	adds	r0, r3, #0
100064a2:	f000 fb45 	bl	10006b30 <E_EEPROM_XMC1_lEraseSinglePage>
    
    status = E_EEPROM_XMC1_lGetFlashStatus();
100064a6:	f000 fb4f 	bl	10006b48 <E_EEPROM_XMC1_lGetFlashStatus>
100064aa:	1c03      	adds	r3, r0, #0
100064ac:	60bb      	str	r3, [r7, #8]
    
    page_address = page_address - (E_EEPROM_XMC1_FLASH_PAGE_SIZE );
100064ae:	687b      	ldr	r3, [r7, #4]
100064b0:	3b01      	subs	r3, #1
100064b2:	3bff      	subs	r3, #255	; 0xff
100064b4:	607b      	str	r3, [r7, #4]
    indx++;
100064b6:	68fb      	ldr	r3, [r7, #12]
100064b8:	3301      	adds	r3, #1
100064ba:	60fb      	str	r3, [r7, #12]
  } while ((indx <E_EEPROM_XMC1_BANK_PAGES) && (status == 0U));
100064bc:	68fb      	ldr	r3, [r7, #12]
100064be:	2b02      	cmp	r3, #2
100064c0:	d802      	bhi.n	100064c8 <E_EEPROM_XMC1_lEraseBank+0x48>
100064c2:	68bb      	ldr	r3, [r7, #8]
100064c4:	2b00      	cmp	r3, #0
100064c6:	d0e8      	beq.n	1000649a <E_EEPROM_XMC1_lEraseBank+0x1a>
  
  return (status);
100064c8:	68bb      	ldr	r3, [r7, #8]
}
100064ca:	1c18      	adds	r0, r3, #0
100064cc:	46bd      	mov	sp, r7
100064ce:	b004      	add	sp, #16
100064d0:	bd80      	pop	{r7, pc}
100064d2:	46c0      	nop			; (mov r8, r8)

100064d4 <E_EEPROM_XMC1_lGCWrite>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Local function to write data into specified location during GC operation
 */
static uint32_t E_EEPROM_XMC1_lGCWrite(uint32_t block_address)
{
100064d4:	b580      	push	{r7, lr}
100064d6:	b084      	sub	sp, #16
100064d8:	af00      	add	r7, sp, #0
100064da:	6078      	str	r0, [r7, #4]
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100064dc:	4b0a      	ldr	r3, [pc, #40]	; (10006508 <E_EEPROM_XMC1_lGCWrite+0x34>)
100064de:	685b      	ldr	r3, [r3, #4]
100064e0:	60fb      	str	r3, [r7, #12]
  
  /* Clear all error status flags before flash operation*/
  XMC_FLASH_ClearStatus();
100064e2:	f7fc f889 	bl	100025f8 <XMC_FLASH_ClearStatus>
  
  /* Write a single block into flash*/
  E_EEPROM_XMC1_lWriteSingleBlock(block_address, (uint32_t*)(void*)data_ptr->read_write_buffer);
100064e6:	68fb      	ldr	r3, [r7, #12]
100064e8:	335c      	adds	r3, #92	; 0x5c
100064ea:	687a      	ldr	r2, [r7, #4]
100064ec:	1c10      	adds	r0, r2, #0
100064ee:	1c19      	adds	r1, r3, #0
100064f0:	f000 faf0 	bl	10006ad4 <E_EEPROM_XMC1_lWriteSingleBlock>
  status = E_EEPROM_XMC1_lGetFlashStatus();
100064f4:	f000 fb28 	bl	10006b48 <E_EEPROM_XMC1_lGetFlashStatus>
100064f8:	1c03      	adds	r3, r0, #0
100064fa:	60bb      	str	r3, [r7, #8]
  return (status);
100064fc:	68bb      	ldr	r3, [r7, #8]
}
100064fe:	1c18      	adds	r0, r3, #0
10006500:	46bd      	mov	sp, r7
10006502:	b004      	add	sp, #16
10006504:	bd80      	pop	{r7, pc}
10006506:	46c0      	nop			; (mov r8, r8)
10006508:	20000718 	.word	0x20000718

1000650c <E_EEPROM_XMC1_lLocalWrite>:
 * Description     : Common local write function to do write block function or invalidate block.
 */
static uint32_t E_EEPROM_XMC1_lLocalWrite( uint8_t block_number,
                                           uint8_t* data_buffer_ptr,
                                           uint32_t invalidate)
{
1000650c:	b580      	push	{r7, lr}
1000650e:	b08c      	sub	sp, #48	; 0x30
10006510:	af00      	add	r7, sp, #0
10006512:	60b9      	str	r1, [r7, #8]
10006514:	607a      	str	r2, [r7, #4]
10006516:	230f      	movs	r3, #15
10006518:	18fb      	adds	r3, r7, r3
1000651a:	1c02      	adds	r2, r0, #0
1000651c:	701a      	strb	r2, [r3, #0]
  uint32_t user_block_index;
  uint32_t remaining_blocks;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_BLOCK_t *block_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000651e:	4b3b      	ldr	r3, [pc, #236]	; (1000660c <E_EEPROM_XMC1_lLocalWrite+0x100>)
10006520:	685b      	ldr	r3, [r3, #4]
10006522:	627b      	str	r3, [r7, #36]	; 0x24

  status = 0U;
10006524:	2300      	movs	r3, #0
10006526:	62fb      	str	r3, [r7, #44]	; 0x2c
  perform_write = 0U;
10006528:	2300      	movs	r3, #0
1000652a:	62bb      	str	r3, [r7, #40]	; 0x28
  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
1000652c:	230f      	movs	r3, #15
1000652e:	18fb      	adds	r3, r7, r3
10006530:	781b      	ldrb	r3, [r3, #0]
10006532:	1c18      	adds	r0, r3, #0
10006534:	f7ff fdf4 	bl	10006120 <E_EEPROM_XMC1_lGetUsrBlockIndex>
10006538:	1c03      	adds	r3, r0, #0
1000653a:	623b      	str	r3, [r7, #32]
  block_ptr = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr + user_block_index;
1000653c:	4b33      	ldr	r3, [pc, #204]	; (1000660c <E_EEPROM_XMC1_lLocalWrite+0x100>)
1000653e:	681a      	ldr	r2, [r3, #0]
10006540:	6a3b      	ldr	r3, [r7, #32]
10006542:	00db      	lsls	r3, r3, #3
10006544:	18d3      	adds	r3, r2, r3
10006546:	61fb      	str	r3, [r7, #28]
  
  flash_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(block_ptr->size);
10006548:	69fb      	ldr	r3, [r7, #28]
1000654a:	685b      	ldr	r3, [r3, #4]
1000654c:	1c18      	adds	r0, r3, #0
1000654e:	f7ff fe17 	bl	10006180 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
10006552:	1c03      	adds	r3, r0, #0
10006554:	61bb      	str	r3, [r7, #24]
  remaining_blocks = E_EEPROM_XMC1_lGetFreeDFLASHBlocks();
10006556:	f7ff fe31 	bl	100061bc <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>
1000655a:	1c03      	adds	r3, r0, #0
1000655c:	617b      	str	r3, [r7, #20]
  
  if (remaining_blocks < flash_blocks)
1000655e:	697a      	ldr	r2, [r7, #20]
10006560:	69bb      	ldr	r3, [r7, #24]
10006562:	429a      	cmp	r2, r3
10006564:	d228      	bcs.n	100065b8 <E_EEPROM_XMC1_lLocalWrite+0xac>
  {
    /* Doesn't do Garbage collection if, GUI option garbage collection is disabled*/
    if (E_EEPROM_XMC1_HANDLE_PTR->garbage_collection == 1U)
10006566:	4b29      	ldr	r3, [pc, #164]	; (1000660c <E_EEPROM_XMC1_lLocalWrite+0x100>)
10006568:	7b1b      	ldrb	r3, [r3, #12]
1000656a:	2b01      	cmp	r3, #1
1000656c:	d121      	bne.n	100065b2 <E_EEPROM_XMC1_lLocalWrite+0xa6>
    {
      /* Request for Garbage Collection and continue */
      data_ptr->gc_state = E_EEPROM_XMC1_GC_REQUESTED;
1000656e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
10006570:	23ba      	movs	r3, #186	; 0xba
10006572:	005b      	lsls	r3, r3, #1
10006574:	2104      	movs	r1, #4
10006576:	50d1      	str	r1, [r2, r3]
      E_EEPROM_XMC1_lGarbageCollection();
10006578:	f7ff f9da 	bl	10005930 <E_EEPROM_XMC1_lGarbageCollection>
      
      /*Check the size of the GC requested block to check if space is available in the new bank or not.*/
      flash_blocks = E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks(block_ptr->size);
1000657c:	69fb      	ldr	r3, [r7, #28]
1000657e:	685b      	ldr	r3, [r3, #4]
10006580:	1c18      	adds	r0, r3, #0
10006582:	f7ff fdfd 	bl	10006180 <E_EEPROM_XMC1_lGetDFLASHPhysicalBlocks>
10006586:	1c03      	adds	r3, r0, #0
10006588:	61bb      	str	r3, [r7, #24]
      remaining_blocks = E_EEPROM_XMC1_lGetFreeDFLASHBlocks();
1000658a:	f7ff fe17 	bl	100061bc <E_EEPROM_XMC1_lGetFreeDFLASHBlocks>
1000658e:	1c03      	adds	r3, r0, #0
10006590:	617b      	str	r3, [r7, #20]
      
      /* Check for GC overflows the complete space in the new bank, hence cant write the GC triggered block*/
      if ((remaining_blocks >= flash_blocks)&&(data_ptr->gc_state == E_EEPROM_XMC1_GC_IDLE))
10006592:	697a      	ldr	r2, [r7, #20]
10006594:	69bb      	ldr	r3, [r7, #24]
10006596:	429a      	cmp	r2, r3
10006598:	d308      	bcc.n	100065ac <E_EEPROM_XMC1_lLocalWrite+0xa0>
1000659a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
1000659c:	23ba      	movs	r3, #186	; 0xba
1000659e:	005b      	lsls	r3, r3, #1
100065a0:	58d3      	ldr	r3, [r2, r3]
100065a2:	2b0a      	cmp	r3, #10
100065a4:	d102      	bne.n	100065ac <E_EEPROM_XMC1_lLocalWrite+0xa0>
      {
        perform_write = 1U;
100065a6:	2301      	movs	r3, #1
100065a8:	62bb      	str	r3, [r7, #40]	; 0x28
100065aa:	e007      	b.n	100065bc <E_EEPROM_XMC1_lLocalWrite+0xb0>
      }
      else
      {
        status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_NOT_ALLOWED;
100065ac:	2305      	movs	r3, #5
100065ae:	62fb      	str	r3, [r7, #44]	; 0x2c
100065b0:	e004      	b.n	100065bc <E_EEPROM_XMC1_lLocalWrite+0xb0>
      }
    }
    else
    {
      status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_MEMORY_BANK_FULL;
100065b2:	2306      	movs	r3, #6
100065b4:	62fb      	str	r3, [r7, #44]	; 0x2c
100065b6:	e001      	b.n	100065bc <E_EEPROM_XMC1_lLocalWrite+0xb0>
    }
  }
  else
  {
    perform_write = 1U;
100065b8:	2301      	movs	r3, #1
100065ba:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  /* Write operation Starts */
  if (perform_write == 1U)
100065bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
100065be:	2b01      	cmp	r3, #1
100065c0:	d11f      	bne.n	10006602 <E_EEPROM_XMC1_lLocalWrite+0xf6>
  {
    data_ptr->written_block_counter = 0U;
100065c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100065c4:	2200      	movs	r2, #0
100065c6:	659a      	str	r2, [r3, #88]	; 0x58
    if (invalidate == 1U)
100065c8:	687b      	ldr	r3, [r7, #4]
100065ca:	2b01      	cmp	r3, #1
100065cc:	d10a      	bne.n	100065e4 <E_EEPROM_XMC1_lLocalWrite+0xd8>
    {
      status = E_EEPROM_XMC1_lHandleInvalidReq(block_number, user_block_index);
100065ce:	230f      	movs	r3, #15
100065d0:	18fb      	adds	r3, r7, r3
100065d2:	781a      	ldrb	r2, [r3, #0]
100065d4:	6a3b      	ldr	r3, [r7, #32]
100065d6:	1c10      	adds	r0, r2, #0
100065d8:	1c19      	adds	r1, r3, #0
100065da:	f000 f8c9 	bl	10006770 <E_EEPROM_XMC1_lHandleInvalidReq>
100065de:	1c03      	adds	r3, r0, #0
100065e0:	62fb      	str	r3, [r7, #44]	; 0x2c
100065e2:	e009      	b.n	100065f8 <E_EEPROM_XMC1_lLocalWrite+0xec>
    }
    else
    {
      status = E_EEPROM_XMC1_lHandleWriteReq(block_number, data_buffer_ptr);
100065e4:	230f      	movs	r3, #15
100065e6:	18fb      	adds	r3, r7, r3
100065e8:	781a      	ldrb	r2, [r3, #0]
100065ea:	68bb      	ldr	r3, [r7, #8]
100065ec:	1c10      	adds	r0, r2, #0
100065ee:	1c19      	adds	r1, r3, #0
100065f0:	f000 f80e 	bl	10006610 <E_EEPROM_XMC1_lHandleWriteReq>
100065f4:	1c03      	adds	r3, r0, #0
100065f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    if (status != 0U)
100065f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
100065fa:	2b00      	cmp	r3, #0
100065fc:	d001      	beq.n	10006602 <E_EEPROM_XMC1_lLocalWrite+0xf6>
    {
       status = (uint32_t)E_EEPROM_XMC1_OPERATION_STATUS_FAILURE;
100065fe:	2301      	movs	r3, #1
10006600:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  return (status);
10006602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
10006604:	1c18      	adds	r0, r3, #0
10006606:	46bd      	mov	sp, r7
10006608:	b00c      	add	sp, #48	; 0x30
1000660a:	bd80      	pop	{r7, pc}
1000660c:	20000718 	.word	0x20000718

10006610 <E_EEPROM_XMC1_lHandleWriteReq>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Handle function to write one complete data block into flash.
 */
static uint32_t E_EEPROM_XMC1_lHandleWriteReq(uint8_t block_number, uint8_t* data_buffer_ptr)
{
10006610:	b580      	push	{r7, lr}
10006612:	b088      	sub	sp, #32
10006614:	af00      	add	r7, sp, #0
10006616:	1c02      	adds	r2, r0, #0
10006618:	6039      	str	r1, [r7, #0]
1000661a:	1dfb      	adds	r3, r7, #7
1000661c:	701a      	strb	r2, [r3, #0]
  uint32_t user_block_index;
  uint32_t status;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  E_EEPROM_XMC1_BLOCK_t *block_ptr;
  
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000661e:	4b53      	ldr	r3, [pc, #332]	; (1000676c <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
10006620:	685b      	ldr	r3, [r3, #4]
10006622:	61bb      	str	r3, [r7, #24]
  

  user_block_index = E_EEPROM_XMC1_lGetUsrBlockIndex(block_number);
10006624:	1dfb      	adds	r3, r7, #7
10006626:	781b      	ldrb	r3, [r3, #0]
10006628:	1c18      	adds	r0, r3, #0
1000662a:	f7ff fd79 	bl	10006120 <E_EEPROM_XMC1_lGetUsrBlockIndex>
1000662e:	1c03      	adds	r3, r0, #0
10006630:	617b      	str	r3, [r7, #20]
  block_ptr = E_EEPROM_XMC1_HANDLE_PTR->block_config_ptr + user_block_index;
10006632:	4b4e      	ldr	r3, [pc, #312]	; (1000676c <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
10006634:	681a      	ldr	r2, [r3, #0]
10006636:	697b      	ldr	r3, [r7, #20]
10006638:	00db      	lsls	r3, r3, #3
1000663a:	18d3      	adds	r3, r2, r3
1000663c:	613b      	str	r3, [r7, #16]
  block_size = block_ptr->size;
1000663e:	693b      	ldr	r3, [r7, #16]
10006640:	685b      	ldr	r3, [r3, #4]
10006642:	60fb      	str	r3, [r7, #12]
  data_ptr->user_write_bytes_count = 0U;
10006644:	69ba      	ldr	r2, [r7, #24]
10006646:	23b8      	movs	r3, #184	; 0xb8
10006648:	005b      	lsls	r3, r3, #1
1000664a:	2100      	movs	r1, #0
1000664c:	50d1      	str	r1, [r2, r3]
  data_ptr->user_write_state = E_EEPROM_XMC1_FIRST_BLOCK_WRITE;
1000664e:	69ba      	ldr	r2, [r7, #24]
10006650:	23c4      	movs	r3, #196	; 0xc4
10006652:	005b      	lsls	r3, r3, #1
10006654:	2101      	movs	r1, #1
10006656:	50d1      	str	r1, [r2, r3]
  status = 0U;
10006658:	2300      	movs	r3, #0
1000665a:	61fb      	str	r3, [r7, #28]
  do
  {
    switch (data_ptr->user_write_state)
1000665c:	69ba      	ldr	r2, [r7, #24]
1000665e:	23c4      	movs	r3, #196	; 0xc4
10006660:	005b      	lsls	r3, r3, #1
10006662:	58d3      	ldr	r3, [r2, r3]
10006664:	2b02      	cmp	r3, #2
10006666:	d002      	beq.n	1000666e <E_EEPROM_XMC1_lHandleWriteReq+0x5e>
10006668:	2b03      	cmp	r3, #3
1000666a:	d012      	beq.n	10006692 <E_EEPROM_XMC1_lHandleWriteReq+0x82>
1000666c:	e04a      	b.n	10006704 <E_EEPROM_XMC1_lHandleWriteReq+0xf4>
    {
      case E_EEPROM_XMC1_NEXT_BLOCK_WRITE:
      status = E_EEPROM_XMC1_lWriteDataBlock();
1000666e:	f000 f98f 	bl	10006990 <E_EEPROM_XMC1_lWriteDataBlock>
10006672:	1c03      	adds	r3, r0, #0
10006674:	61fb      	str	r3, [r7, #28]
      if (status == (uint32_t)0U)
10006676:	69fb      	ldr	r3, [r7, #28]
10006678:	2b00      	cmp	r3, #0
1000667a:	d109      	bne.n	10006690 <E_EEPROM_XMC1_lHandleWriteReq+0x80>
      {
        E_EEPROM_XMC1_lPopulateNextBlock(block_number,data_buffer_ptr,block_size);
1000667c:	1dfb      	adds	r3, r7, #7
1000667e:	7819      	ldrb	r1, [r3, #0]
10006680:	683a      	ldr	r2, [r7, #0]
10006682:	68fb      	ldr	r3, [r7, #12]
10006684:	1c08      	adds	r0, r1, #0
10006686:	1c11      	adds	r1, r2, #0
10006688:	1c1a      	adds	r2, r3, #0
1000668a:	f000 f929 	bl	100068e0 <E_EEPROM_XMC1_lPopulateNextBlock>
      }
      break;
1000668e:	e043      	b.n	10006718 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
10006690:	e042      	b.n	10006718 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
      
      case E_EEPROM_XMC1_LAST_BLOCK_WRITE:
      status = E_EEPROM_XMC1_lWriteDataBlock();
10006692:	f000 f97d 	bl	10006990 <E_EEPROM_XMC1_lWriteDataBlock>
10006696:	1c03      	adds	r3, r0, #0
10006698:	61fb      	str	r3, [r7, #28]
      if (status == (uint32_t)0U)
1000669a:	69fb      	ldr	r3, [r7, #28]
1000669c:	2b00      	cmp	r3, #0
1000669e:	d130      	bne.n	10006702 <E_EEPROM_XMC1_lHandleWriteReq+0xf2>
      {
        /* Mark the block as inconsistent */
        data_ptr->block_info[user_block_index].address = data_ptr->next_free_block_addr;
100066a0:	69bb      	ldr	r3, [r7, #24]
100066a2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
100066a4:	69bb      	ldr	r3, [r7, #24]
100066a6:	697a      	ldr	r2, [r7, #20]
100066a8:	00d2      	lsls	r2, r2, #3
100066aa:	50d1      	str	r1, [r2, r3]
        data_ptr->block_info[user_block_index].status.valid = 1U;
100066ac:	69ba      	ldr	r2, [r7, #24]
100066ae:	697b      	ldr	r3, [r7, #20]
100066b0:	00db      	lsls	r3, r3, #3
100066b2:	18d3      	adds	r3, r2, r3
100066b4:	791a      	ldrb	r2, [r3, #4]
100066b6:	2101      	movs	r1, #1
100066b8:	430a      	orrs	r2, r1
100066ba:	711a      	strb	r2, [r3, #4]
        data_ptr->block_info[user_block_index].status.consistent = 1U;
100066bc:	69ba      	ldr	r2, [r7, #24]
100066be:	697b      	ldr	r3, [r7, #20]
100066c0:	00db      	lsls	r3, r3, #3
100066c2:	18d3      	adds	r3, r2, r3
100066c4:	791a      	ldrb	r2, [r3, #4]
100066c6:	2102      	movs	r1, #2
100066c8:	430a      	orrs	r2, r1
100066ca:	711a      	strb	r2, [r3, #4]
        if (E_EEPROM_XMC1_HANDLE_PTR->data_block_crc ==1U)
100066cc:	4b27      	ldr	r3, [pc, #156]	; (1000676c <E_EEPROM_XMC1_lHandleWriteReq+0x15c>)
100066ce:	7adb      	ldrb	r3, [r3, #11]
100066d0:	2b01      	cmp	r3, #1
100066d2:	d108      	bne.n	100066e6 <E_EEPROM_XMC1_lHandleWriteReq+0xd6>
        {
          /* Updated Cache table Block Header status as CRC enabled block*/
          data_ptr->block_info[user_block_index].status.crc = 1U;
100066d4:	69ba      	ldr	r2, [r7, #24]
100066d6:	697b      	ldr	r3, [r7, #20]
100066d8:	00db      	lsls	r3, r3, #3
100066da:	18d3      	adds	r3, r2, r3
100066dc:	791a      	ldrb	r2, [r3, #4]
100066de:	2108      	movs	r1, #8
100066e0:	430a      	orrs	r2, r1
100066e2:	711a      	strb	r2, [r3, #4]
100066e4:	e007      	b.n	100066f6 <E_EEPROM_XMC1_lHandleWriteReq+0xe6>
        }
        else
        {
          /* Updated Cache table Block Header status as CRC disabled block*/
          data_ptr->block_info[user_block_index].status.crc = 0U;
100066e6:	69ba      	ldr	r2, [r7, #24]
100066e8:	697b      	ldr	r3, [r7, #20]
100066ea:	00db      	lsls	r3, r3, #3
100066ec:	18d3      	adds	r3, r2, r3
100066ee:	791a      	ldrb	r2, [r3, #4]
100066f0:	2108      	movs	r1, #8
100066f2:	438a      	bics	r2, r1
100066f4:	711a      	strb	r2, [r3, #4]
        }
        
        data_ptr->user_write_state = E_EEPROM_XMC1_BLOCK_WRITE_IDLE;
100066f6:	69ba      	ldr	r2, [r7, #24]
100066f8:	23c4      	movs	r3, #196	; 0xc4
100066fa:	005b      	lsls	r3, r3, #1
100066fc:	2100      	movs	r1, #0
100066fe:	50d1      	str	r1, [r2, r3]
      }
      break;
10006700:	e00a      	b.n	10006718 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
10006702:	e009      	b.n	10006718 <E_EEPROM_XMC1_lHandleWriteReq+0x108>
      
      default:
      E_EEPROM_XMC1_lPopulateFirstBlock(block_number,data_buffer_ptr,block_size); /* E_EEPROM_XMC1_FIRST_BLOCK_WRITE*/
10006704:	1dfb      	adds	r3, r7, #7
10006706:	7819      	ldrb	r1, [r3, #0]
10006708:	683a      	ldr	r2, [r7, #0]
1000670a:	68fb      	ldr	r3, [r7, #12]
1000670c:	1c08      	adds	r0, r1, #0
1000670e:	1c11      	adds	r1, r2, #0
10006710:	1c1a      	adds	r2, r3, #0
10006712:	f000 f883 	bl	1000681c <E_EEPROM_XMC1_lPopulateFirstBlock>
      break;
10006716:	46c0      	nop			; (mov r8, r8)
    }
  } while ( (status == 0U) && (data_ptr->user_write_state != E_EEPROM_XMC1_BLOCK_WRITE_IDLE) );
10006718:	69fb      	ldr	r3, [r7, #28]
1000671a:	2b00      	cmp	r3, #0
1000671c:	d105      	bne.n	1000672a <E_EEPROM_XMC1_lHandleWriteReq+0x11a>
1000671e:	69ba      	ldr	r2, [r7, #24]
10006720:	23c4      	movs	r3, #196	; 0xc4
10006722:	005b      	lsls	r3, r3, #1
10006724:	58d3      	ldr	r3, [r2, r3]
10006726:	2b00      	cmp	r3, #0
10006728:	d198      	bne.n	1000665c <E_EEPROM_XMC1_lHandleWriteReq+0x4c>
  
  data_ptr->next_free_block_addr = (uint32_t)(data_ptr->next_free_block_addr +
1000672a:	69bb      	ldr	r3, [r7, #24]
1000672c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                                   (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
1000672e:	69bb      	ldr	r3, [r7, #24]
10006730:	6d9b      	ldr	r3, [r3, #88]	; 0x58
10006732:	011b      	lsls	r3, r3, #4
      E_EEPROM_XMC1_lPopulateFirstBlock(block_number,data_buffer_ptr,block_size); /* E_EEPROM_XMC1_FIRST_BLOCK_WRITE*/
      break;
    }
  } while ( (status == 0U) && (data_ptr->user_write_state != E_EEPROM_XMC1_BLOCK_WRITE_IDLE) );
  
  data_ptr->next_free_block_addr = (uint32_t)(data_ptr->next_free_block_addr +
10006734:	18d2      	adds	r2, r2, r3
10006736:	69bb      	ldr	r3, [r7, #24]
10006738:	64da      	str	r2, [r3, #76]	; 0x4c
                                   (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
  if (status != 0U)
1000673a:	69fb      	ldr	r3, [r7, #28]
1000673c:	2b00      	cmp	r3, #0
1000673e:	d00f      	beq.n	10006760 <E_EEPROM_XMC1_lHandleWriteReq+0x150>
  {
    data_ptr->block_info[user_block_index].status.valid = 1U;
10006740:	69ba      	ldr	r2, [r7, #24]
10006742:	697b      	ldr	r3, [r7, #20]
10006744:	00db      	lsls	r3, r3, #3
10006746:	18d3      	adds	r3, r2, r3
10006748:	791a      	ldrb	r2, [r3, #4]
1000674a:	2101      	movs	r1, #1
1000674c:	430a      	orrs	r2, r1
1000674e:	711a      	strb	r2, [r3, #4]
    data_ptr->block_info[user_block_index].status.consistent = 0U;
10006750:	69ba      	ldr	r2, [r7, #24]
10006752:	697b      	ldr	r3, [r7, #20]
10006754:	00db      	lsls	r3, r3, #3
10006756:	18d3      	adds	r3, r2, r3
10006758:	791a      	ldrb	r2, [r3, #4]
1000675a:	2102      	movs	r1, #2
1000675c:	438a      	bics	r2, r1
1000675e:	711a      	strb	r2, [r3, #4]
  }
  return (status);
10006760:	69fb      	ldr	r3, [r7, #28]
}
10006762:	1c18      	adds	r0, r3, #0
10006764:	46bd      	mov	sp, r7
10006766:	b008      	add	sp, #32
10006768:	bd80      	pop	{r7, pc}
1000676a:	46c0      	nop			; (mov r8, r8)
1000676c:	20000718 	.word	0x20000718

10006770 <E_EEPROM_XMC1_lHandleInvalidReq>:
 * Return value    : uint32_t - Flash NVM_STATUS register value
 *
 * Description     : Write one block with all data element as 0xFF to invalidate a block.
 */
static uint32_t E_EEPROM_XMC1_lHandleInvalidReq(uint8_t block_number, uint32_t  user_block_index)
{
10006770:	b580      	push	{r7, lr}
10006772:	b086      	sub	sp, #24
10006774:	af00      	add	r7, sp, #0
10006776:	1c02      	adds	r2, r0, #0
10006778:	6039      	str	r1, [r7, #0]
1000677a:	1dfb      	adds	r3, r7, #7
1000677c:	701a      	strb	r2, [r3, #0]
  uint32_t status;
  uint32_t data_byte_count;
  uint8_t* read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000677e:	4b26      	ldr	r3, [pc, #152]	; (10006818 <E_EEPROM_XMC1_lHandleInvalidReq+0xa8>)
10006780:	685b      	ldr	r3, [r3, #4]
10006782:	613b      	str	r3, [r7, #16]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
10006784:	693b      	ldr	r3, [r7, #16]
10006786:	335c      	adds	r3, #92	; 0x5c
10006788:	60fb      	str	r3, [r7, #12]
  *read_write_buffer_ptr = block_number;
1000678a:	68fb      	ldr	r3, [r7, #12]
1000678c:	1dfa      	adds	r2, r7, #7
1000678e:	7812      	ldrb	r2, [r2, #0]
10006790:	701a      	strb	r2, [r3, #0]
  *(read_write_buffer_ptr + 1U) = (E_EEPROM_XMC1_START_BIT);
10006792:	68fb      	ldr	r3, [r7, #12]
10006794:	3301      	adds	r3, #1
10006796:	2280      	movs	r2, #128	; 0x80
10006798:	701a      	strb	r2, [r3, #0]
  
  
  for (data_byte_count = E_EEPROM_XMC1_TWO_BYTES;data_byte_count < E_EEPROM_XMC1_FLASH_BLOCK_SIZE;data_byte_count++)
1000679a:	2302      	movs	r3, #2
1000679c:	617b      	str	r3, [r7, #20]
1000679e:	e007      	b.n	100067b0 <E_EEPROM_XMC1_lHandleInvalidReq+0x40>
  {
    *((uint8_t *)(void *)(read_write_buffer_ptr + data_byte_count)) = E_EEPROM_XMC1_8BIT_ALL_ONE;
100067a0:	68fa      	ldr	r2, [r7, #12]
100067a2:	697b      	ldr	r3, [r7, #20]
100067a4:	18d3      	adds	r3, r2, r3
100067a6:	22ff      	movs	r2, #255	; 0xff
100067a8:	701a      	strb	r2, [r3, #0]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
  *read_write_buffer_ptr = block_number;
  *(read_write_buffer_ptr + 1U) = (E_EEPROM_XMC1_START_BIT);
  
  
  for (data_byte_count = E_EEPROM_XMC1_TWO_BYTES;data_byte_count < E_EEPROM_XMC1_FLASH_BLOCK_SIZE;data_byte_count++)
100067aa:	697b      	ldr	r3, [r7, #20]
100067ac:	3301      	adds	r3, #1
100067ae:	617b      	str	r3, [r7, #20]
100067b0:	697b      	ldr	r3, [r7, #20]
100067b2:	2b0f      	cmp	r3, #15
100067b4:	d9f4      	bls.n	100067a0 <E_EEPROM_XMC1_lHandleInvalidReq+0x30>
  {
    *((uint8_t *)(void *)(read_write_buffer_ptr + data_byte_count)) = E_EEPROM_XMC1_8BIT_ALL_ONE;
  }
  
  status = E_EEPROM_XMC1_lWriteDataBlock();
100067b6:	f000 f8eb 	bl	10006990 <E_EEPROM_XMC1_lWriteDataBlock>
100067ba:	1c03      	adds	r3, r0, #0
100067bc:	60bb      	str	r3, [r7, #8]
  
  if (status == 0U)
100067be:	68bb      	ldr	r3, [r7, #8]
100067c0:	2b00      	cmp	r3, #0
100067c2:	d10e      	bne.n	100067e2 <E_EEPROM_XMC1_lHandleInvalidReq+0x72>
  {
    data_ptr->block_info[user_block_index].status.consistent = 1U;
100067c4:	693a      	ldr	r2, [r7, #16]
100067c6:	683b      	ldr	r3, [r7, #0]
100067c8:	00db      	lsls	r3, r3, #3
100067ca:	18d3      	adds	r3, r2, r3
100067cc:	791a      	ldrb	r2, [r3, #4]
100067ce:	2102      	movs	r1, #2
100067d0:	430a      	orrs	r2, r1
100067d2:	711a      	strb	r2, [r3, #4]
    data_ptr->block_info[user_block_index].address = data_ptr->next_free_block_addr;
100067d4:	693b      	ldr	r3, [r7, #16]
100067d6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
100067d8:	693b      	ldr	r3, [r7, #16]
100067da:	683a      	ldr	r2, [r7, #0]
100067dc:	00d2      	lsls	r2, r2, #3
100067de:	50d1      	str	r1, [r2, r3]
100067e0:	e007      	b.n	100067f2 <E_EEPROM_XMC1_lHandleInvalidReq+0x82>
  }
  else
  {
    data_ptr->block_info[user_block_index].status.consistent = 0U;
100067e2:	693a      	ldr	r2, [r7, #16]
100067e4:	683b      	ldr	r3, [r7, #0]
100067e6:	00db      	lsls	r3, r3, #3
100067e8:	18d3      	adds	r3, r2, r3
100067ea:	791a      	ldrb	r2, [r3, #4]
100067ec:	2102      	movs	r1, #2
100067ee:	438a      	bics	r2, r1
100067f0:	711a      	strb	r2, [r3, #4]
  }
  
  data_ptr->block_info[user_block_index].status.valid = 0U;
100067f2:	693a      	ldr	r2, [r7, #16]
100067f4:	683b      	ldr	r3, [r7, #0]
100067f6:	00db      	lsls	r3, r3, #3
100067f8:	18d3      	adds	r3, r2, r3
100067fa:	791a      	ldrb	r2, [r3, #4]
100067fc:	2101      	movs	r1, #1
100067fe:	438a      	bics	r2, r1
10006800:	711a      	strb	r2, [r3, #4]
  data_ptr->next_free_block_addr = (E_EEPROM_XMC1_FLASH_BLOCK_SIZE + (uint32_t)(data_ptr->next_free_block_addr));
10006802:	693b      	ldr	r3, [r7, #16]
10006804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
10006806:	3310      	adds	r3, #16
10006808:	1c1a      	adds	r2, r3, #0
1000680a:	693b      	ldr	r3, [r7, #16]
1000680c:	64da      	str	r2, [r3, #76]	; 0x4c
  
  return (status);
1000680e:	68bb      	ldr	r3, [r7, #8]
}
10006810:	1c18      	adds	r0, r3, #0
10006812:	46bd      	mov	sp, r7
10006814:	b006      	add	sp, #24
10006816:	bd80      	pop	{r7, pc}
10006818:	20000718 	.word	0x20000718

1000681c <E_EEPROM_XMC1_lPopulateFirstBlock>:
 * Description    : Populates the first block with data elements starting from the passed data buffer address.
 */
static void E_EEPROM_XMC1_lPopulateFirstBlock(uint8_t block_number,
                                              uint8_t* user_data_buffer_ptr,
                                              uint32_t block_size)
{
1000681c:	b580      	push	{r7, lr}
1000681e:	b08a      	sub	sp, #40	; 0x28
10006820:	af00      	add	r7, sp, #0
10006822:	60b9      	str	r1, [r7, #8]
10006824:	607a      	str	r2, [r7, #4]
10006826:	230f      	movs	r3, #15
10006828:	18fb      	adds	r3, r7, r3
1000682a:	1c02      	adds	r2, r0, #0
1000682c:	701a      	strb	r2, [r3, #0]
  uint32_t crc_buffer;
  uint32_t data_byte_count;
  uint8_t* read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
1000682e:	4b2a      	ldr	r3, [pc, #168]	; (100068d8 <E_EEPROM_XMC1_lPopulateFirstBlock+0xbc>)
10006830:	685b      	ldr	r3, [r3, #4]
10006832:	623b      	str	r3, [r7, #32]
  read_write_buffer_ptr = data_ptr->read_write_buffer;
10006834:	6a3b      	ldr	r3, [r7, #32]
10006836:	335c      	adds	r3, #92	; 0x5c
10006838:	61fb      	str	r3, [r7, #28]
  data_ptr->user_write_state = E_EEPROM_XMC1_NEXT_BLOCK_WRITE;
1000683a:	6a3a      	ldr	r2, [r7, #32]
1000683c:	23c4      	movs	r3, #196	; 0xc4
1000683e:	005b      	lsls	r3, r3, #1
10006840:	2102      	movs	r1, #2
10006842:	50d1      	str	r1, [r2, r3]
    /* IF Block CRC is enabled then update the block Header with 16 bit CRC calculated from the data buffer*/
    CRC_SW_CalculateCRC(E_EEPROM_XMC1_HANDLE_PTR->crc_handle_ptr,user_data_buffer_ptr,block_size);
    crc_buffer = CRC_SW_GetCRCResult(E_EEPROM_XMC1_HANDLE_PTR->crc_handle_ptr);
    crc_bit = E_EEPROM_XMC1_CRC_BIT;
  #else
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
10006844:	4b25      	ldr	r3, [pc, #148]	; (100068dc <E_EEPROM_XMC1_lPopulateFirstBlock+0xc0>)
10006846:	61bb      	str	r3, [r7, #24]
    crc_bit = 0U;
10006848:	2300      	movs	r3, #0
1000684a:	617b      	str	r3, [r7, #20]
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
1000684c:	230f      	movs	r3, #15
1000684e:	18fb      	adds	r3, r7, r3
10006850:	781a      	ldrb	r2, [r3, #0]
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
10006852:	697b      	ldr	r3, [r7, #20]
10006854:	21c0      	movs	r1, #192	; 0xc0
10006856:	430b      	orrs	r3, r1
10006858:	021b      	lsls	r3, r3, #8
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
    crc_bit = 0U;
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
1000685a:	431a      	orrs	r2, r3
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
                                                   crc_bit) << E_EEPROM_XMC1_EIGHT_BIT_POS) |
                                                   (uint32_t)(crc_buffer << E_EEPROM_XMC1_CRC_SHIFT));
1000685c:	69bb      	ldr	r3, [r7, #24]
1000685e:	041b      	lsls	r3, r3, #16
    crc_buffer = E_EEPROM_XMC1_DUMMY_CRC;
    crc_bit = 0U;
  #endif
  
  /* Populate header block with block number, status bits and CRC buffer. Hence 4 bytes shift for data byte Count*/
  *((uint32_t *)(void *)(read_write_buffer_ptr)) = (uint32_t)((block_number) |
10006860:	431a      	orrs	r2, r3
10006862:	69fb      	ldr	r3, [r7, #28]
10006864:	601a      	str	r2, [r3, #0]
                                                   (uint32_t)((E_EEPROM_XMC1_START_BIT | E_EEPROM_XMC1_VALID_BIT |
                                                   crc_bit) << E_EEPROM_XMC1_EIGHT_BIT_POS) |
                                                   (uint32_t)(crc_buffer << E_EEPROM_XMC1_CRC_SHIFT));
  data_byte_count = E_EEPROM_XMC1_FOUR_BYTES;
10006866:	2304      	movs	r3, #4
10006868:	627b      	str	r3, [r7, #36]	; 0x24
  /* Add data to the write buffer from the user specified pointer */
  do
  {
    if (data_ptr->user_write_bytes_count < block_size  )
1000686a:	6a3a      	ldr	r2, [r7, #32]
1000686c:	23b8      	movs	r3, #184	; 0xb8
1000686e:	005b      	lsls	r3, r3, #1
10006870:	58d2      	ldr	r2, [r2, r3]
10006872:	687b      	ldr	r3, [r7, #4]
10006874:	429a      	cmp	r2, r3
10006876:	d214      	bcs.n	100068a2 <E_EEPROM_XMC1_lPopulateFirstBlock+0x86>
    {
      *(read_write_buffer_ptr + data_byte_count) = *(user_data_buffer_ptr + data_ptr->user_write_bytes_count);
10006878:	69fa      	ldr	r2, [r7, #28]
1000687a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
1000687c:	18d3      	adds	r3, r2, r3
1000687e:	6a39      	ldr	r1, [r7, #32]
10006880:	22b8      	movs	r2, #184	; 0xb8
10006882:	0052      	lsls	r2, r2, #1
10006884:	588a      	ldr	r2, [r1, r2]
10006886:	68b9      	ldr	r1, [r7, #8]
10006888:	188a      	adds	r2, r1, r2
1000688a:	7812      	ldrb	r2, [r2, #0]
1000688c:	701a      	strb	r2, [r3, #0]
       (data_ptr->user_write_bytes_count)++;
1000688e:	6a3a      	ldr	r2, [r7, #32]
10006890:	23b8      	movs	r3, #184	; 0xb8
10006892:	005b      	lsls	r3, r3, #1
10006894:	58d3      	ldr	r3, [r2, r3]
10006896:	1c59      	adds	r1, r3, #1
10006898:	6a3a      	ldr	r2, [r7, #32]
1000689a:	23b8      	movs	r3, #184	; 0xb8
1000689c:	005b      	lsls	r3, r3, #1
1000689e:	50d1      	str	r1, [r2, r3]
100068a0:	e004      	b.n	100068ac <E_EEPROM_XMC1_lPopulateFirstBlock+0x90>
    }
    else
    {
      *(read_write_buffer_ptr + data_byte_count) = E_EEPROM_XMC1_8BIT_ALL_ONE;
100068a2:	69fa      	ldr	r2, [r7, #28]
100068a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100068a6:	18d3      	adds	r3, r2, r3
100068a8:	22ff      	movs	r2, #255	; 0xff
100068aa:	701a      	strb	r2, [r3, #0]
    }
    data_byte_count++;
100068ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100068ae:	3301      	adds	r3, #1
100068b0:	627b      	str	r3, [r7, #36]	; 0x24
    
  } while ( data_byte_count != E_EEPROM_XMC1_FLASH_BLOCK_SIZE); /* Check for block size overflow*/
100068b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
100068b4:	2b10      	cmp	r3, #16
100068b6:	d1d8      	bne.n	1000686a <E_EEPROM_XMC1_lPopulateFirstBlock+0x4e>

  if (data_ptr->user_write_bytes_count >= block_size)
100068b8:	6a3a      	ldr	r2, [r7, #32]
100068ba:	23b8      	movs	r3, #184	; 0xb8
100068bc:	005b      	lsls	r3, r3, #1
100068be:	58d2      	ldr	r2, [r2, r3]
100068c0:	687b      	ldr	r3, [r7, #4]
100068c2:	429a      	cmp	r2, r3
100068c4:	d304      	bcc.n	100068d0 <E_EEPROM_XMC1_lPopulateFirstBlock+0xb4>
  {
    data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
100068c6:	6a3a      	ldr	r2, [r7, #32]
100068c8:	23c4      	movs	r3, #196	; 0xc4
100068ca:	005b      	lsls	r3, r3, #1
100068cc:	2103      	movs	r1, #3
100068ce:	50d1      	str	r1, [r2, r3]
  }
}
100068d0:	46bd      	mov	sp, r7
100068d2:	b00a      	add	sp, #40	; 0x28
100068d4:	bd80      	pop	{r7, pc}
100068d6:	46c0      	nop			; (mov r8, r8)
100068d8:	20000718 	.word	0x20000718
100068dc:	a5a50000 	.word	0xa5a50000

100068e0 <E_EEPROM_XMC1_lPopulateNextBlock>:
 * Description    : Populates the successive blocks with data elements starting from the passed data buffer address.
 */
static void E_EEPROM_XMC1_lPopulateNextBlock( uint8_t block_number ,
                                              uint8_t*  const user_data_buffer_ptr ,
                                              uint32_t block_size)
{
100068e0:	b580      	push	{r7, lr}
100068e2:	b088      	sub	sp, #32
100068e4:	af00      	add	r7, sp, #0
100068e6:	60b9      	str	r1, [r7, #8]
100068e8:	607a      	str	r2, [r7, #4]
100068ea:	230f      	movs	r3, #15
100068ec:	18fb      	adds	r3, r7, r3
100068ee:	1c02      	adds	r2, r0, #0
100068f0:	701a      	strb	r2, [r3, #0]
  uint32_t  data_byte_count;
  uint8_t*  read_write_buffer_ptr;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100068f2:	4b26      	ldr	r3, [pc, #152]	; (1000698c <E_EEPROM_XMC1_lPopulateNextBlock+0xac>)
100068f4:	685b      	ldr	r3, [r3, #4]
100068f6:	61bb      	str	r3, [r7, #24]
  
  read_write_buffer_ptr = data_ptr->read_write_buffer;
100068f8:	69bb      	ldr	r3, [r7, #24]
100068fa:	335c      	adds	r3, #92	; 0x5c
100068fc:	617b      	str	r3, [r7, #20]
  *(read_write_buffer_ptr) = block_number;
100068fe:	697b      	ldr	r3, [r7, #20]
10006900:	220f      	movs	r2, #15
10006902:	18ba      	adds	r2, r7, r2
10006904:	7812      	ldrb	r2, [r2, #0]
10006906:	701a      	strb	r2, [r3, #0]
  *(read_write_buffer_ptr + 1U) = E_EEPROM_XMC1_VALID_BIT;
10006908:	697b      	ldr	r3, [r7, #20]
1000690a:	3301      	adds	r3, #1
1000690c:	2240      	movs	r2, #64	; 0x40
1000690e:	701a      	strb	r2, [r3, #0]
  data_byte_count = E_EEPROM_XMC1_TWO_BYTES;
10006910:	2302      	movs	r3, #2
10006912:	61fb      	str	r3, [r7, #28]
  
  /* Add data to the write buffer from the user specified pointer */
  do
  {
    if (data_ptr->user_write_bytes_count < block_size )
10006914:	69ba      	ldr	r2, [r7, #24]
10006916:	23b8      	movs	r3, #184	; 0xb8
10006918:	005b      	lsls	r3, r3, #1
1000691a:	58d2      	ldr	r2, [r2, r3]
1000691c:	687b      	ldr	r3, [r7, #4]
1000691e:	429a      	cmp	r2, r3
10006920:	d214      	bcs.n	1000694c <E_EEPROM_XMC1_lPopulateNextBlock+0x6c>
    {
      *(read_write_buffer_ptr + data_byte_count) = *(user_data_buffer_ptr + data_ptr->user_write_bytes_count);
10006922:	697a      	ldr	r2, [r7, #20]
10006924:	69fb      	ldr	r3, [r7, #28]
10006926:	18d3      	adds	r3, r2, r3
10006928:	69b9      	ldr	r1, [r7, #24]
1000692a:	22b8      	movs	r2, #184	; 0xb8
1000692c:	0052      	lsls	r2, r2, #1
1000692e:	588a      	ldr	r2, [r1, r2]
10006930:	68b9      	ldr	r1, [r7, #8]
10006932:	188a      	adds	r2, r1, r2
10006934:	7812      	ldrb	r2, [r2, #0]
10006936:	701a      	strb	r2, [r3, #0]
      (data_ptr->user_write_bytes_count)++;
10006938:	69ba      	ldr	r2, [r7, #24]
1000693a:	23b8      	movs	r3, #184	; 0xb8
1000693c:	005b      	lsls	r3, r3, #1
1000693e:	58d3      	ldr	r3, [r2, r3]
10006940:	1c59      	adds	r1, r3, #1
10006942:	69ba      	ldr	r2, [r7, #24]
10006944:	23b8      	movs	r3, #184	; 0xb8
10006946:	005b      	lsls	r3, r3, #1
10006948:	50d1      	str	r1, [r2, r3]
1000694a:	e009      	b.n	10006960 <E_EEPROM_XMC1_lPopulateNextBlock+0x80>
    }
    else
    {
      *(read_write_buffer_ptr + data_byte_count) = E_EEPROM_XMC1_8BIT_ALL_ONE;
1000694c:	697a      	ldr	r2, [r7, #20]
1000694e:	69fb      	ldr	r3, [r7, #28]
10006950:	18d3      	adds	r3, r2, r3
10006952:	22ff      	movs	r2, #255	; 0xff
10006954:	701a      	strb	r2, [r3, #0]
      data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
10006956:	69ba      	ldr	r2, [r7, #24]
10006958:	23c4      	movs	r3, #196	; 0xc4
1000695a:	005b      	lsls	r3, r3, #1
1000695c:	2103      	movs	r1, #3
1000695e:	50d1      	str	r1, [r2, r3]
    }
    data_byte_count++;
10006960:	69fb      	ldr	r3, [r7, #28]
10006962:	3301      	adds	r3, #1
10006964:	61fb      	str	r3, [r7, #28]

  } while ( data_byte_count != E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
10006966:	69fb      	ldr	r3, [r7, #28]
10006968:	2b10      	cmp	r3, #16
1000696a:	d1d3      	bne.n	10006914 <E_EEPROM_XMC1_lPopulateNextBlock+0x34>

  if (data_ptr->user_write_bytes_count >= block_size)
1000696c:	69ba      	ldr	r2, [r7, #24]
1000696e:	23b8      	movs	r3, #184	; 0xb8
10006970:	005b      	lsls	r3, r3, #1
10006972:	58d2      	ldr	r2, [r2, r3]
10006974:	687b      	ldr	r3, [r7, #4]
10006976:	429a      	cmp	r2, r3
10006978:	d304      	bcc.n	10006984 <E_EEPROM_XMC1_lPopulateNextBlock+0xa4>
  {
    data_ptr->user_write_state = E_EEPROM_XMC1_LAST_BLOCK_WRITE;
1000697a:	69ba      	ldr	r2, [r7, #24]
1000697c:	23c4      	movs	r3, #196	; 0xc4
1000697e:	005b      	lsls	r3, r3, #1
10006980:	2103      	movs	r1, #3
10006982:	50d1      	str	r1, [r2, r3]
  }
}
10006984:	46bd      	mov	sp, r7
10006986:	b008      	add	sp, #32
10006988:	bd80      	pop	{r7, pc}
1000698a:	46c0      	nop			; (mov r8, r8)
1000698c:	20000718 	.word	0x20000718

10006990 <E_EEPROM_XMC1_lWriteDataBlock>:
 * Return value   : uint32_t - NVM_STATUS register value after read operation
 *
 * Description    : Writes single data block into flash
 */
static uint32_t E_EEPROM_XMC1_lWriteDataBlock(void)
{
10006990:	b580      	push	{r7, lr}
10006992:	b084      	sub	sp, #16
10006994:	af00      	add	r7, sp, #0
  uint32_t status;
  uint32_t src_addr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
10006996:	4b10      	ldr	r3, [pc, #64]	; (100069d8 <E_EEPROM_XMC1_lWriteDataBlock+0x48>)
10006998:	685b      	ldr	r3, [r3, #4]
1000699a:	60fb      	str	r3, [r7, #12]
  
  src_addr = (uint32_t)(data_ptr->next_free_block_addr +
1000699c:	68fb      	ldr	r3, [r7, #12]
1000699e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
             (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
100069a0:	68fb      	ldr	r3, [r7, #12]
100069a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
100069a4:	011b      	lsls	r3, r3, #4
  uint32_t src_addr;
  E_EEPROM_XMC1_DATA_t *data_ptr;

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
  
  src_addr = (uint32_t)(data_ptr->next_free_block_addr +
100069a6:	18d3      	adds	r3, r2, r3
100069a8:	60bb      	str	r3, [r7, #8]
             (data_ptr->written_block_counter * E_EEPROM_XMC1_FLASH_BLOCK_SIZE));
  (data_ptr->written_block_counter)++;
100069aa:	68fb      	ldr	r3, [r7, #12]
100069ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
100069ae:	1c5a      	adds	r2, r3, #1
100069b0:	68fb      	ldr	r3, [r7, #12]
100069b2:	659a      	str	r2, [r3, #88]	; 0x58

  XMC_FLASH_ClearStatus();
100069b4:	f7fb fe20 	bl	100025f8 <XMC_FLASH_ClearStatus>
  E_EEPROM_XMC1_lWriteSingleBlock(src_addr, (uint32_t*)(void*)data_ptr->read_write_buffer);
100069b8:	68fb      	ldr	r3, [r7, #12]
100069ba:	335c      	adds	r3, #92	; 0x5c
100069bc:	68ba      	ldr	r2, [r7, #8]
100069be:	1c10      	adds	r0, r2, #0
100069c0:	1c19      	adds	r1, r3, #0
100069c2:	f000 f887 	bl	10006ad4 <E_EEPROM_XMC1_lWriteSingleBlock>
  status = E_EEPROM_XMC1_lGetFlashStatus();
100069c6:	f000 f8bf 	bl	10006b48 <E_EEPROM_XMC1_lGetFlashStatus>
100069ca:	1c03      	adds	r3, r0, #0
100069cc:	607b      	str	r3, [r7, #4]
  
  return (status);
100069ce:	687b      	ldr	r3, [r7, #4]
}
100069d0:	1c18      	adds	r0, r3, #0
100069d2:	46bd      	mov	sp, r7
100069d4:	b004      	add	sp, #16
100069d6:	bd80      	pop	{r7, pc}
100069d8:	20000718 	.word	0x20000718

100069dc <E_EEPROM_XMC1_lReadBlockContents>:
 *
 * Description     : Read data bytes starting from specified address (data_buffer_ptr + offset).
 *                   Read number of bytes as specified in the length parameter.
 */
static uint32_t E_EEPROM_XMC1_lReadBlockContents(uint8_t *const data_buffer_ptr, uint32_t length, uint32_t offset)
{
100069dc:	b580      	push	{r7, lr}
100069de:	b08c      	sub	sp, #48	; 0x30
100069e0:	af00      	add	r7, sp, #0
100069e2:	60f8      	str	r0, [r7, #12]
100069e4:	60b9      	str	r1, [r7, #8]
100069e6:	607a      	str	r2, [r7, #4]
  uint32_t flash_address;
  uint32_t block_start_address;
  E_EEPROM_XMC1_DATA_t *data_ptr;
  uint32_t remaining_bytes_in_curr_block;
  
  indx = 0U;
100069e8:	2300      	movs	r3, #0
100069ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  status = 0U;
100069ec:	2300      	movs	r3, #0
100069ee:	623b      	str	r3, [r7, #32]
  block_count = 0U;
100069f0:	2300      	movs	r3, #0
100069f2:	62bb      	str	r3, [r7, #40]	; 0x28

  data_ptr = (E_EEPROM_XMC1_DATA_t*)(void*)(E_EEPROM_XMC1_HANDLE_PTR->data_ptr);
100069f4:	4b36      	ldr	r3, [pc, #216]	; (10006ad0 <E_EEPROM_XMC1_lReadBlockContents+0xf4>)
100069f6:	685b      	ldr	r3, [r3, #4]
100069f8:	61fb      	str	r3, [r7, #28]
  block_start_address = data_ptr->read_start_address;
100069fa:	69fa      	ldr	r2, [r7, #28]
100069fc:	23c6      	movs	r3, #198	; 0xc6
100069fe:	005b      	lsls	r3, r3, #1
10006a00:	58d3      	ldr	r3, [r2, r3]
10006a02:	61bb      	str	r3, [r7, #24]
  
  if (offset >= E_EEPROM_XMC1_BLOCK1_DATA_SIZE)  /* Check if the offset does'nt fit in the first data block.  */
10006a04:	687b      	ldr	r3, [r7, #4]
10006a06:	2b0b      	cmp	r3, #11
10006a08:	d913      	bls.n	10006a32 <E_EEPROM_XMC1_lReadBlockContents+0x56>
  {
    block_count++;                        /* If not then increment block counter*/
10006a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006a0c:	3301      	adds	r3, #1
10006a0e:	62bb      	str	r3, [r7, #40]	; 0x28
    offset = offset - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;  /* subtract the data size of first block (12 bytes)*/
10006a10:	687b      	ldr	r3, [r7, #4]
10006a12:	3b0c      	subs	r3, #12
10006a14:	607b      	str	r3, [r7, #4]
    while (offset >= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)   /* Check the exact block where the offset fit inside  */
10006a16:	e005      	b.n	10006a24 <E_EEPROM_XMC1_lReadBlockContents+0x48>
    {
      block_count++;                        /* If not then increment block counter*/
10006a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006a1a:	3301      	adds	r3, #1
10006a1c:	62bb      	str	r3, [r7, #40]	; 0x28
      offset = offset - E_EEPROM_XMC1_BLOCK2_DATA_SIZE; /* subtract the data size of next block (14 bytes)*/
10006a1e:	687b      	ldr	r3, [r7, #4]
10006a20:	3b0e      	subs	r3, #14
10006a22:	607b      	str	r3, [r7, #4]
  
  if (offset >= E_EEPROM_XMC1_BLOCK1_DATA_SIZE)  /* Check if the offset does'nt fit in the first data block.  */
  {
    block_count++;                        /* If not then increment block counter*/
    offset = offset - E_EEPROM_XMC1_BLOCK1_DATA_SIZE;  /* subtract the data size of first block (12 bytes)*/
    while (offset >= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)   /* Check the exact block where the offset fit inside  */
10006a24:	687b      	ldr	r3, [r7, #4]
10006a26:	2b0d      	cmp	r3, #13
10006a28:	d8f6      	bhi.n	10006a18 <E_EEPROM_XMC1_lReadBlockContents+0x3c>
    {
      block_count++;                        /* If not then increment block counter*/
      offset = offset - E_EEPROM_XMC1_BLOCK2_DATA_SIZE; /* subtract the data size of next block (14 bytes)*/
    }
    offset += E_EEPROM_XMC1_BLOCK2_DATA_OFFSET;
10006a2a:	687b      	ldr	r3, [r7, #4]
10006a2c:	3302      	adds	r3, #2
10006a2e:	607b      	str	r3, [r7, #4]
10006a30:	e002      	b.n	10006a38 <E_EEPROM_XMC1_lReadBlockContents+0x5c>
  }
  else
  {
    offset += E_EEPROM_XMC1_BLOCK1_DATA_OFFSET;
10006a32:	687b      	ldr	r3, [r7, #4]
10006a34:	3304      	adds	r3, #4
10006a36:	607b      	str	r3, [r7, #4]
  }
  /* Remaining bytes in the block where Read offset is pointing*/
  remaining_bytes_in_curr_block = E_EEPROM_XMC1_FLASH_BLOCK_SIZE - offset;
10006a38:	687b      	ldr	r3, [r7, #4]
10006a3a:	2210      	movs	r2, #16
10006a3c:	1ad3      	subs	r3, r2, r3
10006a3e:	627b      	str	r3, [r7, #36]	; 0x24
  
  do
  {
    /* Calculate the Flash address of the block to be read*/
    flash_address = block_start_address + ((uint32_t)block_count * E_EEPROM_XMC1_FLASH_BLOCK_SIZE);
10006a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006a42:	011a      	lsls	r2, r3, #4
10006a44:	69bb      	ldr	r3, [r7, #24]
10006a46:	18d3      	adds	r3, r2, r3
10006a48:	617b      	str	r3, [r7, #20]

    XMC_FLASH_ClearStatus();
10006a4a:	f7fb fdd5 	bl	100025f8 <XMC_FLASH_ClearStatus>
    E_EEPROM_XMC1_lReadSingleBlock(flash_address,(uint32_t*)(void*)data_ptr->read_write_buffer);
10006a4e:	69fb      	ldr	r3, [r7, #28]
10006a50:	335c      	adds	r3, #92	; 0x5c
10006a52:	697a      	ldr	r2, [r7, #20]
10006a54:	1c10      	adds	r0, r2, #0
10006a56:	1c19      	adds	r1, r3, #0
10006a58:	f000 f84c 	bl	10006af4 <E_EEPROM_XMC1_lReadSingleBlock>
    status = E_EEPROM_XMC1_lGetFlashStatus();
10006a5c:	f000 f874 	bl	10006b48 <E_EEPROM_XMC1_lGetFlashStatus>
10006a60:	1c03      	adds	r3, r0, #0
10006a62:	623b      	str	r3, [r7, #32]
    
    if (status != 0U)
10006a64:	6a3b      	ldr	r3, [r7, #32]
10006a66:	2b00      	cmp	r3, #0
10006a68:	d000      	beq.n	10006a6c <E_EEPROM_XMC1_lReadBlockContents+0x90>
    {
      break;
10006a6a:	e02b      	b.n	10006ac4 <E_EEPROM_XMC1_lReadBlockContents+0xe8>
    }
    /* Extract the data read from flash byte by byte and load into the user buffer*/
    do{
      
      *(data_buffer_ptr + indx) = *(data_ptr->read_write_buffer + offset);
10006a6c:	68fa      	ldr	r2, [r7, #12]
10006a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10006a70:	18d3      	adds	r3, r2, r3
10006a72:	69f9      	ldr	r1, [r7, #28]
10006a74:	2058      	movs	r0, #88	; 0x58
10006a76:	687a      	ldr	r2, [r7, #4]
10006a78:	188a      	adds	r2, r1, r2
10006a7a:	1812      	adds	r2, r2, r0
10006a7c:	7912      	ldrb	r2, [r2, #4]
10006a7e:	701a      	strb	r2, [r3, #0]
      indx++;
10006a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
10006a82:	3301      	adds	r3, #1
10006a84:	62fb      	str	r3, [r7, #44]	; 0x2c
      offset++;
10006a86:	687b      	ldr	r3, [r7, #4]
10006a88:	3301      	adds	r3, #1
10006a8a:	607b      	str	r3, [r7, #4]
      length--;
10006a8c:	68bb      	ldr	r3, [r7, #8]
10006a8e:	3b01      	subs	r3, #1
10006a90:	60bb      	str	r3, [r7, #8]
      remaining_bytes_in_curr_block--;
10006a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006a94:	3b01      	subs	r3, #1
10006a96:	627b      	str	r3, [r7, #36]	; 0x24
      
      /* check any of the length parameters reaches 0 */
    } while ( (remaining_bytes_in_curr_block) && (length) );
10006a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
10006a9a:	2b00      	cmp	r3, #0
10006a9c:	d002      	beq.n	10006aa4 <E_EEPROM_XMC1_lReadBlockContents+0xc8>
10006a9e:	68bb      	ldr	r3, [r7, #8]
10006aa0:	2b00      	cmp	r3, #0
10006aa2:	d1e3      	bne.n	10006a6c <E_EEPROM_XMC1_lReadBlockContents+0x90>
    
    /* Check if the length of bytes pending to be read is within the range of available bytes in the block */
    if (length <= E_EEPROM_XMC1_BLOCK2_DATA_SIZE)
10006aa4:	68bb      	ldr	r3, [r7, #8]
10006aa6:	2b0e      	cmp	r3, #14
10006aa8:	d802      	bhi.n	10006ab0 <E_EEPROM_XMC1_lReadBlockContents+0xd4>
    {
      /* Force remaining bytes in current block to length remaining */
      remaining_bytes_in_curr_block = length;
10006aaa:	68bb      	ldr	r3, [r7, #8]
10006aac:	627b      	str	r3, [r7, #36]	; 0x24
10006aae:	e001      	b.n	10006ab4 <E_EEPROM_XMC1_lReadBlockContents+0xd8>
    }
    else
    {
      /* Force remaining bytes to next block size(14)*/
      remaining_bytes_in_curr_block = E_EEPROM_XMC1_BLOCK2_DATA_SIZE;
10006ab0:	230e      	movs	r3, #14
10006ab2:	627b      	str	r3, [r7, #36]	; 0x24
    }
    
    offset = E_EEPROM_XMC1_BLOCK2_DATA_OFFSET;     /* Shift offset by 2 counts to avoid next block header */
10006ab4:	2302      	movs	r3, #2
10006ab6:	607b      	str	r3, [r7, #4]
    block_count++;                        /* Increment the block count to read next block */
10006ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
10006aba:	3301      	adds	r3, #1
10006abc:	62bb      	str	r3, [r7, #40]	; 0x28
    
  } while (length != 0U);
10006abe:	68bb      	ldr	r3, [r7, #8]
10006ac0:	2b00      	cmp	r3, #0
10006ac2:	d1bd      	bne.n	10006a40 <E_EEPROM_XMC1_lReadBlockContents+0x64>
  
  return (status);
10006ac4:	6a3b      	ldr	r3, [r7, #32]
}
10006ac6:	1c18      	adds	r0, r3, #0
10006ac8:	46bd      	mov	sp, r7
10006aca:	b00c      	add	sp, #48	; 0x30
10006acc:	bd80      	pop	{r7, pc}
10006ace:	46c0      	nop			; (mov r8, r8)
10006ad0:	20000718 	.word	0x20000718

10006ad4 <E_EEPROM_XMC1_lWriteSingleBlock>:
 * Return value    : void
 *
 * Description     : Performs single flash block(16 bytes) write operation
 */
static void E_EEPROM_XMC1_lWriteSingleBlock(uint32_t const address, const uint32_t *const data)
{
10006ad4:	b580      	push	{r7, lr}
10006ad6:	b082      	sub	sp, #8
10006ad8:	af00      	add	r7, sp, #0
10006ada:	6078      	str	r0, [r7, #4]
10006adc:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_WriteSingleBlock(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_WriteBlocks( (uint32_t*)address, (uint32_t*)data , 1U , 1U);
10006ade:	687a      	ldr	r2, [r7, #4]
10006ae0:	683b      	ldr	r3, [r7, #0]
10006ae2:	1c10      	adds	r0, r2, #0
10006ae4:	1c19      	adds	r1, r3, #0
10006ae6:	2201      	movs	r2, #1
10006ae8:	2301      	movs	r3, #1
10006aea:	f7fb fdaf 	bl	1000264c <XMC_FLASH_WriteBlocks>
  }
}
10006aee:	46bd      	mov	sp, r7
10006af0:	b002      	add	sp, #8
10006af2:	bd80      	pop	{r7, pc}

10006af4 <E_EEPROM_XMC1_lReadSingleBlock>:
 * Return value    : void
 *
 * Description     : Performs single flash block(16 bytes) read operation
 */
static void E_EEPROM_XMC1_lReadSingleBlock(uint32_t const address, uint32_t *const data)
{
10006af4:	b580      	push	{r7, lr}
10006af6:	b082      	sub	sp, #8
10006af8:	af00      	add	r7, sp, #0
10006afa:	6078      	str	r0, [r7, #4]
10006afc:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_ReadSingleBlock(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_ReadBlocks( (uint32_t*)address , (uint32_t*)data , 1U);
10006afe:	687a      	ldr	r2, [r7, #4]
10006b00:	683b      	ldr	r3, [r7, #0]
10006b02:	1c10      	adds	r0, r2, #0
10006b04:	1c19      	adds	r1, r3, #0
10006b06:	2201      	movs	r2, #1
10006b08:	f7fb fe20 	bl	1000274c <XMC_FLASH_ReadBlocks>
  }
}
10006b0c:	46bd      	mov	sp, r7
10006b0e:	b002      	add	sp, #8
10006b10:	bd80      	pop	{r7, pc}
10006b12:	46c0      	nop			; (mov r8, r8)

10006b14 <E_EEPROM_XMC1_lWriteSinglePage>:
 * Return value    : void
 *
 * Description     : Performs single flash page(256 bytes) write operation
 */
static void E_EEPROM_XMC1_lWriteSinglePage(uint32_t const address, const uint32_t *const data)
{
10006b14:	b580      	push	{r7, lr}
10006b16:	b082      	sub	sp, #8
10006b18:	af00      	add	r7, sp, #0
10006b1a:	6078      	str	r0, [r7, #4]
10006b1c:	6039      	str	r1, [r7, #0]
    E_EEPROM_XMC1_TEST_HOOK_WriteSinglePage(address,data);
  }
  else
  #endif
  {
    XMC_FLASH_ProgramPage( (uint32_t*)address , (uint32_t*)data);
10006b1e:	687a      	ldr	r2, [r7, #4]
10006b20:	683b      	ldr	r3, [r7, #0]
10006b22:	1c10      	adds	r0, r2, #0
10006b24:	1c19      	adds	r1, r3, #0
10006b26:	f7fb fe37 	bl	10002798 <XMC_FLASH_ProgramPage>
  }
}
10006b2a:	46bd      	mov	sp, r7
10006b2c:	b002      	add	sp, #8
10006b2e:	bd80      	pop	{r7, pc}

10006b30 <E_EEPROM_XMC1_lEraseSinglePage>:
 * Return value    : void
 *
 * Description     : Erases single flash page(256 bytes)
 */
static void E_EEPROM_XMC1_lEraseSinglePage(uint32_t const address)
{
10006b30:	b580      	push	{r7, lr}
10006b32:	b082      	sub	sp, #8
10006b34:	af00      	add	r7, sp, #0
10006b36:	6078      	str	r0, [r7, #4]
    E_EEPROM_XMC1_TEST_HOOK_EraseSinglePage(address);
  }
  else
  #endif
  {
    XMC_FLASH_ErasePages( (uint32_t*)address , 1U);
10006b38:	687b      	ldr	r3, [r7, #4]
10006b3a:	1c18      	adds	r0, r3, #0
10006b3c:	2101      	movs	r1, #1
10006b3e:	f7fb fde3 	bl	10002708 <XMC_FLASH_ErasePages>
  }
}
10006b42:	46bd      	mov	sp, r7
10006b44:	b002      	add	sp, #8
10006b46:	bd80      	pop	{r7, pc}

10006b48 <E_EEPROM_XMC1_lGetFlashStatus>:
 * Return value    : uint32_t  - Flash NVM_STATUS register value
 *
 * Description     : Reads the flash status from hardware to check whether any error exist or not.
 */
static uint32_t E_EEPROM_XMC1_lGetFlashStatus(void)
{
10006b48:	b580      	push	{r7, lr}
10006b4a:	b082      	sub	sp, #8
10006b4c:	af00      	add	r7, sp, #0
    status = E_EEPROM_XMC1_TEST_HOOK_GetFlashStatus();
  }
  else
  #endif
  {
    status = XMC_FLASH_GetStatus();
10006b4e:	f7fb fd63 	bl	10002618 <XMC_FLASH_GetStatus>
10006b52:	1c03      	adds	r3, r0, #0
10006b54:	607b      	str	r3, [r7, #4]
  }
  return (status);
10006b56:	687b      	ldr	r3, [r7, #4]
}
10006b58:	1c18      	adds	r0, r3, #0
10006b5a:	46bd      	mov	sp, r7
10006b5c:	b002      	add	sp, #8
10006b5e:	bd80      	pop	{r7, pc}

10006b60 <XMC_BCCU_EnableDimmingEngine>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_DisableDimmingEngine(), XMC_BCCU_ConcurrentEnableDimmingEngine()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_EnableDimmingEngine (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10006b60:	b580      	push	{r7, lr}
10006b62:	b082      	sub	sp, #8
10006b64:	af00      	add	r7, sp, #0
10006b66:	6078      	str	r0, [r7, #4]
10006b68:	6039      	str	r1, [r7, #0]
	  bccu->DEEN |= (uint32_t)(BCCU_DEEN_EDE0_Msk << dim_no);
10006b6a:	687b      	ldr	r3, [r7, #4]
10006b6c:	6a1a      	ldr	r2, [r3, #32]
10006b6e:	683b      	ldr	r3, [r7, #0]
10006b70:	2101      	movs	r1, #1
10006b72:	4099      	lsls	r1, r3
10006b74:	1c0b      	adds	r3, r1, #0
10006b76:	431a      	orrs	r2, r3
10006b78:	687b      	ldr	r3, [r7, #4]
10006b7a:	621a      	str	r2, [r3, #32]
}
10006b7c:	46bd      	mov	sp, r7
10006b7e:	b002      	add	sp, #8
10006b80:	bd80      	pop	{r7, pc}
10006b82:	46c0      	nop			; (mov r8, r8)

10006b84 <XMC_BCCU_StartDimming>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_BCCU_AbortDimming(), XMC_BCCU_ConcurrentStartDimming()\n\n\n
 */
__STATIC_INLINE void XMC_BCCU_StartDimming (XMC_BCCU_t *const bccu, uint32_t dim_no)
{
10006b84:	b580      	push	{r7, lr}
10006b86:	b082      	sub	sp, #8
10006b88:	af00      	add	r7, sp, #0
10006b8a:	6078      	str	r0, [r7, #4]
10006b8c:	6039      	str	r1, [r7, #0]
	bccu->DESTRCON = (uint32_t)(BCCU_DESTRCON_DE0S_Msk << dim_no);
10006b8e:	683b      	ldr	r3, [r7, #0]
10006b90:	2201      	movs	r2, #1
10006b92:	409a      	lsls	r2, r3
10006b94:	687b      	ldr	r3, [r7, #4]
10006b96:	625a      	str	r2, [r3, #36]	; 0x24
}
10006b98:	46bd      	mov	sp, r7
10006b9a:	b002      	add	sp, #8
10006b9c:	bd80      	pop	{r7, pc}
10006b9e:	46c0      	nop			; (mov r8, r8)

10006ba0 <DIM_BCCU_Init>:
/**
 * @brief   This function Initializes a DIM_BCCU APP instances based on
 *          user configuration.
 */
DIM_BCCU_STATUS_t DIM_BCCU_Init(DIM_BCCU_t *handle)
{
10006ba0:	b590      	push	{r4, r7, lr}
10006ba2:	b085      	sub	sp, #20
10006ba4:	af00      	add	r7, sp, #0
10006ba6:	6078      	str	r0, [r7, #4]
      		(handle->bccu_de_regs != NULL)) &&((handle->config != NULL) && (handle->global_bccu_handleptr != NULL) &&
      	    (handle->enable_at_start <= 1) && (handle->dim_engine_num <= 2) && (handle->dim_lvl <= 4095U))));

  /* Checking for initialization state of the instance */
  /* GLOBAL_BCCU APP Initialization for XMC1000 devices */
  status = (DIM_BCCU_STATUS_t)GLOBAL_BCCU_Init(handle->global_bccu_handleptr);
10006ba8:	687b      	ldr	r3, [r7, #4]
10006baa:	689b      	ldr	r3, [r3, #8]
10006bac:	220f      	movs	r2, #15
10006bae:	18bc      	adds	r4, r7, r2
10006bb0:	1c18      	adds	r0, r3, #0
10006bb2:	f7fe f9f1 	bl	10004f98 <GLOBAL_BCCU_Init>
10006bb6:	1c03      	adds	r3, r0, #0
10006bb8:	7023      	strb	r3, [r4, #0]
  if (status != DIM_BCCU_STATUS_FAILURE)
10006bba:	230f      	movs	r3, #15
10006bbc:	18fb      	adds	r3, r7, r3
10006bbe:	781b      	ldrb	r3, [r3, #0]
10006bc0:	2b01      	cmp	r3, #1
10006bc2:	d029      	beq.n	10006c18 <DIM_BCCU_Init+0x78>
  {
    /* DIM_BCCU APP Initialization for XMC1000 devices */
    XMC_BCCU_DIM_Init(handle->bccu_de_regs, handle->config);
10006bc4:	687b      	ldr	r3, [r7, #4]
10006bc6:	681a      	ldr	r2, [r3, #0]
10006bc8:	687b      	ldr	r3, [r7, #4]
10006bca:	685b      	ldr	r3, [r3, #4]
10006bcc:	1c10      	adds	r0, r2, #0
10006bce:	1c19      	adds	r1, r3, #0
10006bd0:	f7fc f8fa 	bl	10002dc8 <XMC_BCCU_DIM_Init>
    /* Initial Dimming Level configuration */
    XMC_BCCU_DIM_SetTargetDimmingLevel(handle->bccu_de_regs, handle->dim_lvl);
10006bd4:	687b      	ldr	r3, [r7, #4]
10006bd6:	681a      	ldr	r2, [r3, #0]
10006bd8:	687b      	ldr	r3, [r7, #4]
10006bda:	691b      	ldr	r3, [r3, #16]
10006bdc:	1c10      	adds	r0, r2, #0
10006bde:	1c19      	adds	r1, r3, #0
10006be0:	f7fc f8fe 	bl	10002de0 <XMC_BCCU_DIM_SetTargetDimmingLevel>
    if (DIM_BCCU_ENABLE_AT_INIT_TRUE == handle->enable_at_start)
10006be4:	687b      	ldr	r3, [r7, #4]
10006be6:	7b1b      	ldrb	r3, [r3, #12]
10006be8:	2b01      	cmp	r3, #1
10006bea:	d111      	bne.n	10006c10 <DIM_BCCU_Init+0x70>
    {
      /* Dimming Engine Enable at Initialization for XMC1000 devices */
      XMC_BCCU_EnableDimmingEngine(handle->global_bccu_handleptr->bccuregs, (uint32_t)handle->dim_engine_num);
10006bec:	687b      	ldr	r3, [r7, #4]
10006bee:	689b      	ldr	r3, [r3, #8]
10006bf0:	681a      	ldr	r2, [r3, #0]
10006bf2:	687b      	ldr	r3, [r7, #4]
10006bf4:	7b5b      	ldrb	r3, [r3, #13]
10006bf6:	1c10      	adds	r0, r2, #0
10006bf8:	1c19      	adds	r1, r3, #0
10006bfa:	f7ff ffb1 	bl	10006b60 <XMC_BCCU_EnableDimmingEngine>

      /* Start Dimming Engine at Initialization for XMC1000 devices */
      XMC_BCCU_StartDimming(handle->global_bccu_handleptr->bccuregs, (uint32_t)handle->dim_engine_num);
10006bfe:	687b      	ldr	r3, [r7, #4]
10006c00:	689b      	ldr	r3, [r3, #8]
10006c02:	681a      	ldr	r2, [r3, #0]
10006c04:	687b      	ldr	r3, [r7, #4]
10006c06:	7b5b      	ldrb	r3, [r3, #13]
10006c08:	1c10      	adds	r0, r2, #0
10006c0a:	1c19      	adds	r1, r3, #0
10006c0c:	f7ff ffba 	bl	10006b84 <XMC_BCCU_StartDimming>
    }
    /* Return status after initialization */
    status = DIM_BCCU_STATUS_SUCCESS;
10006c10:	230f      	movs	r3, #15
10006c12:	18fb      	adds	r3, r7, r3
10006c14:	2200      	movs	r2, #0
10006c16:	701a      	strb	r2, [r3, #0]
   }
  return (status);
10006c18:	230f      	movs	r3, #15
10006c1a:	18fb      	adds	r3, r7, r3
10006c1c:	781b      	ldrb	r3, [r3, #0]
}
10006c1e:	1c18      	adds	r0, r3, #0
10006c20:	46bd      	mov	sp, r7
10006c22:	b005      	add	sp, #20
10006c24:	bd90      	pop	{r4, r7, pc}
10006c26:	46c0      	nop			; (mov r8, r8)

10006c28 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
10006c28:	b580      	push	{r7, lr}
10006c2a:	b082      	sub	sp, #8
10006c2c:	af00      	add	r7, sp, #0
10006c2e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
10006c30:	687b      	ldr	r3, [r7, #4]
10006c32:	6819      	ldr	r1, [r3, #0]
10006c34:	687b      	ldr	r3, [r7, #4]
10006c36:	7b1a      	ldrb	r2, [r3, #12]
10006c38:	687b      	ldr	r3, [r7, #4]
10006c3a:	3304      	adds	r3, #4
10006c3c:	1c08      	adds	r0, r1, #0
10006c3e:	1c11      	adds	r1, r2, #0
10006c40:	1c1a      	adds	r2, r3, #0
10006c42:	f7fb fdb7 	bl	100027b4 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
10006c46:	687b      	ldr	r3, [r7, #4]
10006c48:	6819      	ldr	r1, [r3, #0]
10006c4a:	687b      	ldr	r3, [r7, #4]
10006c4c:	7b1a      	ldrb	r2, [r3, #12]
10006c4e:	687b      	ldr	r3, [r7, #4]
10006c50:	7b5b      	ldrb	r3, [r3, #13]
10006c52:	1c08      	adds	r0, r1, #0
10006c54:	1c11      	adds	r1, r2, #0
10006c56:	1c1a      	adds	r2, r3, #0
10006c58:	f7fc f8e2 	bl	10002e20 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
10006c5c:	2300      	movs	r3, #0
}
10006c5e:	1c18      	adds	r0, r3, #0
10006c60:	46bd      	mov	sp, r7
10006c62:	b002      	add	sp, #8
10006c64:	bd80      	pop	{r7, pc}
10006c66:	46c0      	nop			; (mov r8, r8)

10006c68 <SystemCoreSetup>:
{
  .initialized = false
};
 
void SystemCoreSetup(void)
{
10006c68:	b580      	push	{r7, lr}
10006c6a:	af00      	add	r7, sp, #0

}
10006c6c:	46bd      	mov	sp, r7
10006c6e:	bd80      	pop	{r7, pc}

10006c70 <CLOCK_XMC1_Init>:

/*
 * API to initialize the CLOCK_XMC1 APP Interrupts
 */
CLOCK_XMC1_STATUS_t CLOCK_XMC1_Init(CLOCK_XMC1_t *handle)
{
10006c70:	b580      	push	{r7, lr}
10006c72:	b084      	sub	sp, #16
10006c74:	af00      	add	r7, sp, #0
10006c76:	6078      	str	r0, [r7, #4]
  CLOCK_XMC1_STATUS_t status = CLOCK_XMC1_STATUS_SUCCESS;
10006c78:	230f      	movs	r3, #15
10006c7a:	18fb      	adds	r3, r7, r3
10006c7c:	2200      	movs	r2, #0
10006c7e:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loci_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10006c80:	230e      	movs	r3, #14
10006c82:	18fb      	adds	r3, r7, r3
10006c84:	2200      	movs	r2, #0
10006c86:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t stdbyclkfail_status = CLOCK_XMC1_STATUS_SUCCESS;
10006c88:	230d      	movs	r3, #13
10006c8a:	18fb      	adds	r3, r7, r3
10006c8c:	2200      	movs	r2, #0
10006c8e:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loss_ext_clock_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10006c90:	230c      	movs	r3, #12
10006c92:	18fb      	adds	r3, r7, r3
10006c94:	2200      	movs	r2, #0
10006c96:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t dco1_out_sync_status = CLOCK_XMC1_STATUS_SUCCESS;
10006c98:	230b      	movs	r3, #11
10006c9a:	18fb      	adds	r3, r7, r3
10006c9c:	2200      	movs	r2, #0
10006c9e:	701a      	strb	r2, [r3, #0]
  if (handle->init_status == false)
10006ca0:	687b      	ldr	r3, [r7, #4]
10006ca2:	781b      	ldrb	r3, [r3, #0]
10006ca4:	2201      	movs	r2, #1
10006ca6:	4053      	eors	r3, r2
10006ca8:	b2db      	uxtb	r3, r3
10006caa:	2b00      	cmp	r3, #0
10006cac:	d01b      	beq.n	10006ce6 <CLOCK_XMC1_Init+0x76>

#endif
    }

#endif
    status = (CLOCK_XMC1_STATUS_t)(((uint32_t)loci_event_status) | ((uint32_t)stdbyclkfail_status) |
10006cae:	230e      	movs	r3, #14
10006cb0:	18fa      	adds	r2, r7, r3
10006cb2:	230d      	movs	r3, #13
10006cb4:	18fb      	adds	r3, r7, r3
10006cb6:	7812      	ldrb	r2, [r2, #0]
10006cb8:	781b      	ldrb	r3, [r3, #0]
10006cba:	4313      	orrs	r3, r2
10006cbc:	b2da      	uxtb	r2, r3
10006cbe:	230c      	movs	r3, #12
10006cc0:	18fb      	adds	r3, r7, r3
10006cc2:	781b      	ldrb	r3, [r3, #0]
10006cc4:	4313      	orrs	r3, r2
10006cc6:	b2d9      	uxtb	r1, r3
10006cc8:	230f      	movs	r3, #15
10006cca:	18fb      	adds	r3, r7, r3
10006ccc:	220b      	movs	r2, #11
10006cce:	18ba      	adds	r2, r7, r2
10006cd0:	7812      	ldrb	r2, [r2, #0]
10006cd2:	430a      	orrs	r2, r1
10006cd4:	701a      	strb	r2, [r3, #0]
    		                       ((uint32_t)loss_ext_clock_event_status) | ((uint32_t)dco1_out_sync_status));
    if (CLOCK_XMC1_STATUS_SUCCESS == status)
10006cd6:	230f      	movs	r3, #15
10006cd8:	18fb      	adds	r3, r7, r3
10006cda:	781b      	ldrb	r3, [r3, #0]
10006cdc:	2b00      	cmp	r3, #0
10006cde:	d102      	bne.n	10006ce6 <CLOCK_XMC1_Init+0x76>
    {
      handle->init_status = true;
10006ce0:	687b      	ldr	r3, [r7, #4]
10006ce2:	2201      	movs	r2, #1
10006ce4:	701a      	strb	r2, [r3, #0]
    }
  }
  return (status);
10006ce6:	230f      	movs	r3, #15
10006ce8:	18fb      	adds	r3, r7, r3
10006cea:	781b      	ldrb	r3, [r3, #0]
}
10006cec:	1c18      	adds	r0, r3, #0
10006cee:	46bd      	mov	sp, r7
10006cf0:	b004      	add	sp, #16
10006cf2:	bd80      	pop	{r7, pc}

10006cf4 <SystemCoreClockSetup>:

/**********************************************************************************************************************
* API IMPLEMENTATION
**********************************************************************************************************************/
void SystemCoreClockSetup(void)
{
10006cf4:	b590      	push	{r4, r7, lr}
10006cf6:	b085      	sub	sp, #20
10006cf8:	af00      	add	r7, sp, #0
/* LOCAL DATA STRUCTURES */
const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC1_0_CONFIG =
10006cfa:	1d3b      	adds	r3, r7, #4
10006cfc:	4a04      	ldr	r2, [pc, #16]	; (10006d10 <SystemCoreClockSetup+0x1c>)
10006cfe:	ca13      	ldmia	r2!, {r0, r1, r4}
10006d00:	c313      	stmia	r3!, {r0, r1, r4}
  .idiv = 1U,  /**< 8 Bit integer divider */

};

  /* Configure FDIV, IDIV, PCLKSEL dividers*/
  XMC_SCU_CLOCK_Init(&CLOCK_XMC1_0_CONFIG);
10006d02:	1d3b      	adds	r3, r7, #4
10006d04:	1c18      	adds	r0, r3, #0
10006d06:	f7fb fe27 	bl	10002958 <XMC_SCU_CLOCK_Init>
}
10006d0a:	46bd      	mov	sp, r7
10006d0c:	b005      	add	sp, #20
10006d0e:	bd90      	pop	{r4, r7, pc}
10006d10:	10009698 	.word	0x10009698

10006d14 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10006d14:	b580      	push	{r7, lr}
10006d16:	b082      	sub	sp, #8
10006d18:	af00      	add	r7, sp, #0
10006d1a:	1c02      	adds	r2, r0, #0
10006d1c:	1dfb      	adds	r3, r7, #7
10006d1e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
10006d20:	4b06      	ldr	r3, [pc, #24]	; (10006d3c <NVIC_EnableIRQ+0x28>)
10006d22:	1dfa      	adds	r2, r7, #7
10006d24:	7812      	ldrb	r2, [r2, #0]
10006d26:	1c11      	adds	r1, r2, #0
10006d28:	221f      	movs	r2, #31
10006d2a:	400a      	ands	r2, r1
10006d2c:	2101      	movs	r1, #1
10006d2e:	4091      	lsls	r1, r2
10006d30:	1c0a      	adds	r2, r1, #0
10006d32:	601a      	str	r2, [r3, #0]
}
10006d34:	46bd      	mov	sp, r7
10006d36:	b002      	add	sp, #8
10006d38:	bd80      	pop	{r7, pc}
10006d3a:	46c0      	nop			; (mov r8, r8)
10006d3c:	e000e100 	.word	0xe000e100

10006d40 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10006d40:	b5b0      	push	{r4, r5, r7, lr}
10006d42:	b082      	sub	sp, #8
10006d44:	af00      	add	r7, sp, #0
10006d46:	1c02      	adds	r2, r0, #0
10006d48:	6039      	str	r1, [r7, #0]
10006d4a:	1dfb      	adds	r3, r7, #7
10006d4c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
10006d4e:	1dfb      	adds	r3, r7, #7
10006d50:	781b      	ldrb	r3, [r3, #0]
10006d52:	2b7f      	cmp	r3, #127	; 0x7f
10006d54:	d92f      	bls.n	10006db6 <NVIC_SetPriority+0x76>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006d56:	4c2d      	ldr	r4, [pc, #180]	; (10006e0c <NVIC_SetPriority+0xcc>)
10006d58:	1dfb      	adds	r3, r7, #7
10006d5a:	781b      	ldrb	r3, [r3, #0]
10006d5c:	1c1a      	adds	r2, r3, #0
10006d5e:	230f      	movs	r3, #15
10006d60:	4013      	ands	r3, r2
10006d62:	3b08      	subs	r3, #8
10006d64:	0899      	lsrs	r1, r3, #2
10006d66:	4a29      	ldr	r2, [pc, #164]	; (10006e0c <NVIC_SetPriority+0xcc>)
10006d68:	1dfb      	adds	r3, r7, #7
10006d6a:	781b      	ldrb	r3, [r3, #0]
10006d6c:	1c18      	adds	r0, r3, #0
10006d6e:	230f      	movs	r3, #15
10006d70:	4003      	ands	r3, r0
10006d72:	3b08      	subs	r3, #8
10006d74:	089b      	lsrs	r3, r3, #2
10006d76:	3306      	adds	r3, #6
10006d78:	009b      	lsls	r3, r3, #2
10006d7a:	18d3      	adds	r3, r2, r3
10006d7c:	685b      	ldr	r3, [r3, #4]
10006d7e:	1dfa      	adds	r2, r7, #7
10006d80:	7812      	ldrb	r2, [r2, #0]
10006d82:	1c10      	adds	r0, r2, #0
10006d84:	2203      	movs	r2, #3
10006d86:	4002      	ands	r2, r0
10006d88:	00d2      	lsls	r2, r2, #3
10006d8a:	1c10      	adds	r0, r2, #0
10006d8c:	22ff      	movs	r2, #255	; 0xff
10006d8e:	4082      	lsls	r2, r0
10006d90:	43d2      	mvns	r2, r2
10006d92:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10006d94:	683b      	ldr	r3, [r7, #0]
10006d96:	019b      	lsls	r3, r3, #6
10006d98:	20ff      	movs	r0, #255	; 0xff
10006d9a:	4003      	ands	r3, r0
10006d9c:	1df8      	adds	r0, r7, #7
10006d9e:	7800      	ldrb	r0, [r0, #0]
10006da0:	1c05      	adds	r5, r0, #0
10006da2:	2003      	movs	r0, #3
10006da4:	4028      	ands	r0, r5
10006da6:	00c0      	lsls	r0, r0, #3
10006da8:	4083      	lsls	r3, r0
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006daa:	431a      	orrs	r2, r3
10006dac:	1d8b      	adds	r3, r1, #6
10006dae:	009b      	lsls	r3, r3, #2
10006db0:	18e3      	adds	r3, r4, r3
10006db2:	605a      	str	r2, [r3, #4]
10006db4:	e026      	b.n	10006e04 <NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006db6:	4c16      	ldr	r4, [pc, #88]	; (10006e10 <NVIC_SetPriority+0xd0>)
10006db8:	1dfb      	adds	r3, r7, #7
10006dba:	781b      	ldrb	r3, [r3, #0]
10006dbc:	b25b      	sxtb	r3, r3
10006dbe:	089b      	lsrs	r3, r3, #2
10006dc0:	4913      	ldr	r1, [pc, #76]	; (10006e10 <NVIC_SetPriority+0xd0>)
10006dc2:	1dfa      	adds	r2, r7, #7
10006dc4:	7812      	ldrb	r2, [r2, #0]
10006dc6:	b252      	sxtb	r2, r2
10006dc8:	0892      	lsrs	r2, r2, #2
10006dca:	32c0      	adds	r2, #192	; 0xc0
10006dcc:	0092      	lsls	r2, r2, #2
10006dce:	5852      	ldr	r2, [r2, r1]
10006dd0:	1df9      	adds	r1, r7, #7
10006dd2:	7809      	ldrb	r1, [r1, #0]
10006dd4:	1c08      	adds	r0, r1, #0
10006dd6:	2103      	movs	r1, #3
10006dd8:	4001      	ands	r1, r0
10006dda:	00c9      	lsls	r1, r1, #3
10006ddc:	1c08      	adds	r0, r1, #0
10006dde:	21ff      	movs	r1, #255	; 0xff
10006de0:	4081      	lsls	r1, r0
10006de2:	43c9      	mvns	r1, r1
10006de4:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10006de6:	683a      	ldr	r2, [r7, #0]
10006de8:	0192      	lsls	r2, r2, #6
10006dea:	20ff      	movs	r0, #255	; 0xff
10006dec:	4002      	ands	r2, r0
10006dee:	1df8      	adds	r0, r7, #7
10006df0:	7800      	ldrb	r0, [r0, #0]
10006df2:	1c05      	adds	r5, r0, #0
10006df4:	2003      	movs	r0, #3
10006df6:	4028      	ands	r0, r5
10006df8:	00c0      	lsls	r0, r0, #3
10006dfa:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10006dfc:	430a      	orrs	r2, r1
10006dfe:	33c0      	adds	r3, #192	; 0xc0
10006e00:	009b      	lsls	r3, r3, #2
10006e02:	511a      	str	r2, [r3, r4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10006e04:	46bd      	mov	sp, r7
10006e06:	b002      	add	sp, #8
10006e08:	bdb0      	pop	{r4, r5, r7, pc}
10006e0a:	46c0      	nop			; (mov r8, r8)
10006e0c:	e000ed00 	.word	0xe000ed00
10006e10:	e000e100 	.word	0xe000e100

10006e14 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueEnableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
10006e14:	b580      	push	{r7, lr}
10006e16:	b082      	sub	sp, #8
10006e18:	af00      	add	r7, sp, #0
10006e1a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueEnableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR |= (uint32_t)((uint32_t)1 << VADC_G_ARBPR_ASEN0_Pos);
10006e1c:	687b      	ldr	r3, [r7, #4]
10006e1e:	2284      	movs	r2, #132	; 0x84
10006e20:	589b      	ldr	r3, [r3, r2]
10006e22:	2280      	movs	r2, #128	; 0x80
10006e24:	0452      	lsls	r2, r2, #17
10006e26:	431a      	orrs	r2, r3
10006e28:	687b      	ldr	r3, [r7, #4]
10006e2a:	2184      	movs	r1, #132	; 0x84
10006e2c:	505a      	str	r2, [r3, r1]
}
10006e2e:	46bd      	mov	sp, r7
10006e30:	b002      	add	sp, #8
10006e32:	bd80      	pop	{r7, pc}

10006e34 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueDisableArbitrationSlot(XMC_VADC_GROUP_t *const group_ptr)
{
10006e34:	b580      	push	{r7, lr}
10006e36:	b082      	sub	sp, #8
10006e38:	af00      	add	r7, sp, #0
10006e3a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueDisableArbitrationSlot:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr));
  group_ptr->ARBPR &= ~((uint32_t)VADC_G_ARBPR_ASEN0_Msk);
10006e3c:	687b      	ldr	r3, [r7, #4]
10006e3e:	2284      	movs	r2, #132	; 0x84
10006e40:	589b      	ldr	r3, [r3, r2]
10006e42:	4a04      	ldr	r2, [pc, #16]	; (10006e54 <XMC_VADC_GROUP_QueueDisableArbitrationSlot+0x20>)
10006e44:	401a      	ands	r2, r3
10006e46:	687b      	ldr	r3, [r7, #4]
10006e48:	2184      	movs	r1, #132	; 0x84
10006e4a:	505a      	str	r2, [r3, r1]
}
10006e4c:	46bd      	mov	sp, r7
10006e4e:	b002      	add	sp, #8
10006e50:	bd80      	pop	{r7, pc}
10006e52:	46c0      	nop			; (mov r8, r8)
10006e54:	feffffff 	.word	0xfeffffff

10006e58 <XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueEnableArbitrationSlot(),<BR>  XMC_VADC_GROUP_QueueDisableArbitrationSlot()<BR>
 */
__STATIC_INLINE bool XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled(XMC_VADC_GROUP_t *const group_ptr)
{
10006e58:	b580      	push	{r7, lr}
10006e5a:	b082      	sub	sp, #8
10006e5c:	af00      	add	r7, sp, #0
10006e5e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))

  return ((group_ptr->ARBPR & (uint32_t)VADC_G_ARBPR_ASEN0_Msk) >> VADC_G_ARBPR_ASEN0_Pos);
10006e60:	687b      	ldr	r3, [r7, #4]
10006e62:	2284      	movs	r2, #132	; 0x84
10006e64:	589a      	ldr	r2, [r3, r2]
10006e66:	2380      	movs	r3, #128	; 0x80
10006e68:	045b      	lsls	r3, r3, #17
10006e6a:	4013      	ands	r3, r2
10006e6c:	0e1b      	lsrs	r3, r3, #24
10006e6e:	1e5a      	subs	r2, r3, #1
10006e70:	4193      	sbcs	r3, r2
10006e72:	b2db      	uxtb	r3, r3
}
10006e74:	1c18      	adds	r0, r3, #0
10006e76:	46bd      	mov	sp, r7
10006e78:	b002      	add	sp, #8
10006e7a:	bd80      	pop	{r7, pc}

10006e7c <XMC_VADC_GROUP_QueueSetGatingMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_VADC_GROUP_QueueSelectGating();
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueSetGatingMode(XMC_VADC_GROUP_t *const group_ptr, XMC_VADC_GATEMODE_t mode_sel)
{
10006e7c:	b580      	push	{r7, lr}
10006e7e:	b082      	sub	sp, #8
10006e80:	af00      	add	r7, sp, #0
10006e82:	6078      	str	r0, [r7, #4]
10006e84:	1c0a      	adds	r2, r1, #0
10006e86:	1cfb      	adds	r3, r7, #3
10006e88:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetGatingMode:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_QueueSetGatingMode:Wrong mode selected", (mode_sel <= XMC_VADC_GATEMODE_ACTIVELOW))

  /* Clear the existing gate configuration */
  group_ptr->QMR0 &= (uint32_t)(~((uint32_t) VADC_G_QMR0_ENGT_Msk));
10006e8a:	687a      	ldr	r2, [r7, #4]
10006e8c:	2382      	movs	r3, #130	; 0x82
10006e8e:	005b      	lsls	r3, r3, #1
10006e90:	58d3      	ldr	r3, [r2, r3]
10006e92:	2203      	movs	r2, #3
10006e94:	4393      	bics	r3, r2
10006e96:	1c19      	adds	r1, r3, #0
10006e98:	687a      	ldr	r2, [r7, #4]
10006e9a:	2382      	movs	r3, #130	; 0x82
10006e9c:	005b      	lsls	r3, r3, #1
10006e9e:	50d1      	str	r1, [r2, r3]
  /* Set the new gating mode */
  group_ptr->QMR0 |= (uint32_t)((uint32_t)mode_sel << VADC_G_QMR0_ENGT_Pos);
10006ea0:	687a      	ldr	r2, [r7, #4]
10006ea2:	2382      	movs	r3, #130	; 0x82
10006ea4:	005b      	lsls	r3, r3, #1
10006ea6:	58d2      	ldr	r2, [r2, r3]
10006ea8:	1cfb      	adds	r3, r7, #3
10006eaa:	781b      	ldrb	r3, [r3, #0]
10006eac:	431a      	orrs	r2, r3
10006eae:	1c11      	adds	r1, r2, #0
10006eb0:	687a      	ldr	r2, [r7, #4]
10006eb2:	2382      	movs	r3, #130	; 0x82
10006eb4:	005b      	lsls	r3, r3, #1
10006eb6:	50d1      	str	r1, [r2, r3]
}
10006eb8:	46bd      	mov	sp, r7
10006eba:	b002      	add	sp, #8
10006ebc:	bd80      	pop	{r7, pc}
10006ebe:	46c0      	nop			; (mov r8, r8)

10006ec0 <XMC_VADC_GROUP_QueueTriggerConversion>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueInsertChannel()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueTriggerConversion(XMC_VADC_GROUP_t *const group_ptr)
{
10006ec0:	b580      	push	{r7, lr}
10006ec2:	b082      	sub	sp, #8
10006ec4:	af00      	add	r7, sp, #0
10006ec6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_QueueTriggerConversion:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->QMR0 |= (uint32_t)((uint32_t)1 << VADC_G_QMR0_TREV_Pos);
10006ec8:	687a      	ldr	r2, [r7, #4]
10006eca:	2382      	movs	r3, #130	; 0x82
10006ecc:	005b      	lsls	r3, r3, #1
10006ece:	58d3      	ldr	r3, [r2, r3]
10006ed0:	2280      	movs	r2, #128	; 0x80
10006ed2:	0092      	lsls	r2, r2, #2
10006ed4:	431a      	orrs	r2, r3
10006ed6:	1c11      	adds	r1, r2, #0
10006ed8:	687a      	ldr	r2, [r7, #4]
10006eda:	2382      	movs	r3, #130	; 0x82
10006edc:	005b      	lsls	r3, r3, #1
10006ede:	50d1      	str	r1, [r2, r3]
}
10006ee0:	46bd      	mov	sp, r7
10006ee2:	b002      	add	sp, #8
10006ee4:	bd80      	pop	{r7, pc}
10006ee6:	46c0      	nop			; (mov r8, r8)

10006ee8 <XMC_VADC_GROUP_QueueInsertChannel>:
 * \par<b>Related APIs:</b><br>
 *  XMC_VADC_GROUP_QueueRemoveChannel()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_QueueInsertChannel(XMC_VADC_GROUP_t *const group_ptr,
                                                       const XMC_VADC_QUEUE_ENTRY_t entry)
{
10006ee8:	b580      	push	{r7, lr}
10006eea:	b082      	sub	sp, #8
10006eec:	af00      	add	r7, sp, #0
10006eee:	6078      	str	r0, [r7, #4]
10006ef0:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_QueueInsertChannel:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  /* Insert the channel physically and get the length of the queue*/
  group_ptr->QINR0 = entry.qinr0;
10006ef2:	6839      	ldr	r1, [r7, #0]
10006ef4:	687a      	ldr	r2, [r7, #4]
10006ef6:	2388      	movs	r3, #136	; 0x88
10006ef8:	005b      	lsls	r3, r3, #1
10006efa:	50d1      	str	r1, [r2, r3]
}
10006efc:	46bd      	mov	sp, r7
10006efe:	b002      	add	sp, #8
10006f00:	bd80      	pop	{r7, pc}
10006f02:	46c0      	nop			; (mov r8, r8)

10006f04 <XMC_VADC_GROUP_ResultInit>:
 * XMC_VADC_GROUP_AddResultToFifo()<BR> XMC_VADC_GROUP_EnableResultEvent()<br> XMC_VADC_GROUP_DisableResultEvent()<BR>
 */
__STATIC_INLINE void XMC_VADC_GROUP_ResultInit(XMC_VADC_GROUP_t *const group_ptr,
                                               const uint32_t res_reg_num,
                                               const XMC_VADC_RESULT_CONFIG_t *config)
{
10006f04:	b580      	push	{r7, lr}
10006f06:	b084      	sub	sp, #16
10006f08:	af00      	add	r7, sp, #0
10006f0a:	60f8      	str	r0, [r7, #12]
10006f0c:	60b9      	str	r1, [r7, #8]
10006f0e:	607a      	str	r2, [r7, #4]
  XMC_ASSERT("XMC_VADC_GROUP_ResultInit:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  group_ptr->RCR[res_reg_num] = config->g_rcr;
10006f10:	687b      	ldr	r3, [r7, #4]
10006f12:	6819      	ldr	r1, [r3, #0]
10006f14:	68fb      	ldr	r3, [r7, #12]
10006f16:	68ba      	ldr	r2, [r7, #8]
10006f18:	32a0      	adds	r2, #160	; 0xa0
10006f1a:	0092      	lsls	r2, r2, #2
10006f1c:	50d1      	str	r1, [r2, r3]

}
10006f1e:	46bd      	mov	sp, r7
10006f20:	b004      	add	sp, #16
10006f22:	bd80      	pop	{r7, pc}

10006f24 <ADC_MEASUREMENT_ADV_lQueueInit>:
#endif
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
__STATIC_INLINE ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_lQueueInit(ADC_MEASUREMENT_ADV_QUEUE_t *const handle_ptr,
                                                           uint8_t group_index)
{
10006f24:	b590      	push	{r4, r7, lr}
10006f26:	b085      	sub	sp, #20
10006f28:	af00      	add	r7, sp, #0
10006f2a:	6078      	str	r0, [r7, #4]
10006f2c:	1c0a      	adds	r2, r1, #0
10006f2e:	1cfb      	adds	r3, r7, #3
10006f30:	701a      	strb	r2, [r3, #0]
  ADC_MEASUREMENT_ADV_STATUS_t status;

  /*Initialization of APP 'GLOBAL_ADC'*/
  status = (ADC_MEASUREMENT_ADV_STATUS_t) GLOBAL_ADC_Init(ADC_MEASUREMENT_ADV_GLOBAL_HANDLE);
10006f32:	230f      	movs	r3, #15
10006f34:	18fc      	adds	r4, r7, r3
10006f36:	4b26      	ldr	r3, [pc, #152]	; (10006fd0 <ADC_MEASUREMENT_ADV_lQueueInit+0xac>)
10006f38:	1c18      	adds	r0, r3, #0
10006f3a:	f7fe f883 	bl	10005044 <GLOBAL_ADC_Init>
10006f3e:	1c03      	adds	r3, r0, #0
10006f40:	7023      	strb	r3, [r4, #0]

  /*Class Configuration*/
  XMC_VADC_GROUP_InputClassInit(group_ptrs[group_index],handle_ptr->iclass_config_handle,
10006f42:	1cfb      	adds	r3, r7, #3
10006f44:	781a      	ldrb	r2, [r3, #0]
10006f46:	4b23      	ldr	r3, [pc, #140]	; (10006fd4 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10006f48:	0092      	lsls	r2, r2, #2
10006f4a:	58d2      	ldr	r2, [r2, r3]
                                XMC_VADC_GROUP_CONV_STD,handle_ptr->iclass_num);
10006f4c:	687b      	ldr	r3, [r7, #4]
10006f4e:	7d9b      	ldrb	r3, [r3, #22]

  /*Initialization of APP 'GLOBAL_ADC'*/
  status = (ADC_MEASUREMENT_ADV_STATUS_t) GLOBAL_ADC_Init(ADC_MEASUREMENT_ADV_GLOBAL_HANDLE);

  /*Class Configuration*/
  XMC_VADC_GROUP_InputClassInit(group_ptrs[group_index],handle_ptr->iclass_config_handle,
10006f50:	1c1c      	adds	r4, r3, #0
10006f52:	687b      	ldr	r3, [r7, #4]
10006f54:	68db      	ldr	r3, [r3, #12]
10006f56:	1c10      	adds	r0, r2, #0
10006f58:	1c19      	adds	r1, r3, #0
10006f5a:	2200      	movs	r2, #0
10006f5c:	1c23      	adds	r3, r4, #0
10006f5e:	f7fc fb19 	bl	10003594 <XMC_VADC_GROUP_InputClassInit>
                                XMC_VADC_GROUP_CONV_STD,handle_ptr->iclass_num);

  /* Initialize the Queue hardware */
  XMC_VADC_GROUP_QueueInit(group_ptrs[group_index],handle_ptr->queue_config_handle);
10006f62:	1cfb      	adds	r3, r7, #3
10006f64:	781a      	ldrb	r2, [r3, #0]
10006f66:	4b1b      	ldr	r3, [pc, #108]	; (10006fd4 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10006f68:	0092      	lsls	r2, r2, #2
10006f6a:	58d2      	ldr	r2, [r2, r3]
10006f6c:	687b      	ldr	r3, [r7, #4]
10006f6e:	691b      	ldr	r3, [r3, #16]
10006f70:	1c10      	adds	r0, r2, #0
10006f72:	1c19      	adds	r1, r3, #0
10006f74:	f7fc fbfc 	bl	10003770 <XMC_VADC_GROUP_QueueInit>

  /* Configure the gating mode for queue*/
  XMC_VADC_GROUP_QueueSetGatingMode(group_ptrs[group_index], handle_ptr->gating_mode);
10006f78:	1cfb      	adds	r3, r7, #3
10006f7a:	781a      	ldrb	r2, [r3, #0]
10006f7c:	4b15      	ldr	r3, [pc, #84]	; (10006fd4 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10006f7e:	0092      	lsls	r2, r2, #2
10006f80:	58d2      	ldr	r2, [r2, r3]
10006f82:	687b      	ldr	r3, [r7, #4]
10006f84:	7d1b      	ldrb	r3, [r3, #20]
10006f86:	1c10      	adds	r0, r2, #0
10006f88:	1c19      	adds	r1, r3, #0
10006f8a:	f7ff ff77 	bl	10006e7c <XMC_VADC_GROUP_QueueSetGatingMode>

  /*Interrupt Configuration*/
  if ((bool)true == handle_ptr->rs_intr_handle.interrupt_enable)
10006f8e:	687b      	ldr	r3, [r7, #4]
10006f90:	7a1b      	ldrb	r3, [r3, #8]
10006f92:	2b00      	cmp	r3, #0
10006f94:	d014      	beq.n	10006fc0 <ADC_MEASUREMENT_ADV_lQueueInit+0x9c>
  {
#if (UC_FAMILY == XMC1)
    NVIC_SetPriority((IRQn_Type)handle_ptr->rs_intr_handle.node_id, handle_ptr->rs_intr_handle.priority);
10006f96:	687b      	ldr	r3, [r7, #4]
10006f98:	681b      	ldr	r3, [r3, #0]
10006f9a:	b2da      	uxtb	r2, r3
10006f9c:	687b      	ldr	r3, [r7, #4]
10006f9e:	685b      	ldr	r3, [r3, #4]
10006fa0:	b252      	sxtb	r2, r2
10006fa2:	1c10      	adds	r0, r2, #0
10006fa4:	1c19      	adds	r1, r3, #0
10006fa6:	f7ff fecb 	bl	10006d40 <NVIC_SetPriority>
    XMC_SCU_SetInterruptControl(handle_ptr->rs_intr_handle.node_id,
                                ((handle_ptr->rs_intr_handle.node_id << 8) | handle_ptr->rs_intr_handle.irqctrl));
#endif

    /* Connect RS Events to NVIC nodes */
    XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode(group_ptrs[group_index], (XMC_VADC_SR_t)handle_ptr->srv_req_node);
10006faa:	1cfb      	adds	r3, r7, #3
10006fac:	781a      	ldrb	r2, [r3, #0]
10006fae:	4b09      	ldr	r3, [pc, #36]	; (10006fd4 <ADC_MEASUREMENT_ADV_lQueueInit+0xb0>)
10006fb0:	0092      	lsls	r2, r2, #2
10006fb2:	58d2      	ldr	r2, [r2, r3]
10006fb4:	687b      	ldr	r3, [r7, #4]
10006fb6:	7d5b      	ldrb	r3, [r3, #21]
10006fb8:	1c10      	adds	r0, r2, #0
10006fba:	1c19      	adds	r1, r3, #0
10006fbc:	f7fc fc30 	bl	10003820 <XMC_VADC_GROUP_QueueSetReqSrcEventInterruptNode>
  }

  return (status);
10006fc0:	230f      	movs	r3, #15
10006fc2:	18fb      	adds	r3, r7, r3
10006fc4:	781b      	ldrb	r3, [r3, #0]
}
10006fc6:	1c18      	adds	r0, r3, #0
10006fc8:	46bd      	mov	sp, r7
10006fca:	b005      	add	sp, #20
10006fcc:	bd90      	pop	{r4, r7, pc}
10006fce:	46c0      	nop			; (mov r8, r8)
10006fd0:	20000700 	.word	0x20000700
10006fd4:	100096a4 	.word	0x100096a4

10006fd8 <ADC_MEASUREMENT_ADV_lRequestSrcInit>:
#endif
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Local function to do the request source initialization.*/
__STATIC_INLINE ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_lRequestSrcInit(const ADC_MEASUREMENT_ADV_t
                                                                                 *const handle_ptr)
{
10006fd8:	b590      	push	{r4, r7, lr}
10006fda:	b085      	sub	sp, #20
10006fdc:	af00      	add	r7, sp, #0
10006fde:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_ADC_QUEUE_USED
      if ( ADC_MEASUREMENT_ADV_REQUEST_SOURCE_QUEUE != handle_ptr->req_src)
  #endif
      {
        status = ADC_MEASUREMENT_ADV_lQueueInit(handle_ptr->local_queue_handle,handle_ptr->group_index);
10006fe0:	687b      	ldr	r3, [r7, #4]
10006fe2:	68da      	ldr	r2, [r3, #12]
10006fe4:	687b      	ldr	r3, [r7, #4]
10006fe6:	7d5b      	ldrb	r3, [r3, #21]
10006fe8:	210f      	movs	r1, #15
10006fea:	187c      	adds	r4, r7, r1
10006fec:	1c10      	adds	r0, r2, #0
10006fee:	1c19      	adds	r1, r3, #0
10006ff0:	f7ff ff98 	bl	10006f24 <ADC_MEASUREMENT_ADV_lQueueInit>
10006ff4:	1c03      	adds	r3, r0, #0
10006ff6:	7023      	strb	r3, [r4, #0]
        status = (ADC_MEASUREMENT_ADV_STATUS_t) ADC_QUEUE_Init(handle_ptr->queue_handle);
      }
#endif
    }
#endif
    return (status);
10006ff8:	230f      	movs	r3, #15
10006ffa:	18fb      	adds	r3, r7, r3
10006ffc:	781b      	ldrb	r3, [r3, #0]
}
10006ffe:	1c18      	adds	r0, r3, #0
10007000:	46bd      	mov	sp, r7
10007002:	b005      	add	sp, #20
10007004:	bd90      	pop	{r4, r7, pc}
10007006:	46c0      	nop			; (mov r8, r8)

10007008 <ADC_MEASUREMENT_ADV_lQueueInsertEntries>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
/* Local function to insert the queue entries into the hardware.*/
__STATIC_INLINE void ADC_MEASUREMENT_ADV_lQueueInsertEntries(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007008:	b580      	push	{r7, lr}
1000700a:	b086      	sub	sp, #24
1000700c:	af00      	add	r7, sp, #0
1000700e:	6078      	str	r0, [r7, #4]
  uint32_t entry_index;

  XMC_VADC_GROUP_t *queue_group_ptr = group_ptrs[handle_ptr->group_index];
10007010:	687b      	ldr	r3, [r7, #4]
10007012:	7d5b      	ldrb	r3, [r3, #21]
10007014:	1c1a      	adds	r2, r3, #0
10007016:	4b10      	ldr	r3, [pc, #64]	; (10007058 <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x50>)
10007018:	0092      	lsls	r2, r2, #2
1000701a:	58d3      	ldr	r3, [r2, r3]
1000701c:	613b      	str	r3, [r7, #16]
  const XMC_VADC_QUEUE_ENTRY_t **const entries_array = handle_ptr->local_queue_entries;
1000701e:	687b      	ldr	r3, [r7, #4]
10007020:	685b      	ldr	r3, [r3, #4]
10007022:	60fb      	str	r3, [r7, #12]

  for(entry_index = 0; entry_index < handle_ptr->total_number_of_entries; entry_index++)
10007024:	2300      	movs	r3, #0
10007026:	617b      	str	r3, [r7, #20]
10007028:	e00d      	b.n	10007046 <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x3e>
  {
    XMC_VADC_GROUP_QueueInsertChannel(queue_group_ptr, *entries_array[entry_index]);
1000702a:	697b      	ldr	r3, [r7, #20]
1000702c:	009b      	lsls	r3, r3, #2
1000702e:	68fa      	ldr	r2, [r7, #12]
10007030:	18d3      	adds	r3, r2, r3
10007032:	681b      	ldr	r3, [r3, #0]
10007034:	693a      	ldr	r2, [r7, #16]
10007036:	681b      	ldr	r3, [r3, #0]
10007038:	1c10      	adds	r0, r2, #0
1000703a:	1c19      	adds	r1, r3, #0
1000703c:	f7ff ff54 	bl	10006ee8 <XMC_VADC_GROUP_QueueInsertChannel>
  uint32_t entry_index;

  XMC_VADC_GROUP_t *queue_group_ptr = group_ptrs[handle_ptr->group_index];
  const XMC_VADC_QUEUE_ENTRY_t **const entries_array = handle_ptr->local_queue_entries;

  for(entry_index = 0; entry_index < handle_ptr->total_number_of_entries; entry_index++)
10007040:	697b      	ldr	r3, [r7, #20]
10007042:	3301      	adds	r3, #1
10007044:	617b      	str	r3, [r7, #20]
10007046:	687b      	ldr	r3, [r7, #4]
10007048:	7d9b      	ldrb	r3, [r3, #22]
1000704a:	1e1a      	subs	r2, r3, #0
1000704c:	697b      	ldr	r3, [r7, #20]
1000704e:	429a      	cmp	r2, r3
10007050:	d8eb      	bhi.n	1000702a <ADC_MEASUREMENT_ADV_lQueueInsertEntries+0x22>
  {
    XMC_VADC_GROUP_QueueInsertChannel(queue_group_ptr, *entries_array[entry_index]);
  }
}
10007052:	46bd      	mov	sp, r7
10007054:	b006      	add	sp, #24
10007056:	bd80      	pop	{r7, pc}
10007058:	100096a4 	.word	0x100096a4

1000705c <ADC_MEASUREMENT_ADV_lArbitrationStatus>:
#endif

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
__STATIC_INLINE bool ADC_MEASUREMENT_ADV_lArbitrationStatus(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
1000705c:	b590      	push	{r4, r7, lr}
1000705e:	b085      	sub	sp, #20
10007060:	af00      	add	r7, sp, #0
10007062:	6078      	str	r0, [r7, #4]
  bool arbitration_status;

#if !defined(CLOCK_GATING_SUPPORTED) || !defined(ADC_MEASUREMENT_ADV_CHECK_CLOCK_GATING)
  clock_reset_check = (bool)false;
#endif
  arbitration_status = (bool)false;
10007064:	230f      	movs	r3, #15
10007066:	18fb      	adds	r3, r7, r3
10007068:	2200      	movs	r2, #0
1000706a:	701a      	strb	r2, [r3, #0]

  /* To check if the arbiter is already enabled. Before checking this ensure that clock and reset states are correct */
#if defined(CLOCK_GATING_SUPPORTED) && defined(ADC_MEASUREMENT_ADV_CHECK_CLOCK_GATING)
  clock_reset_check = !XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_VADC);
1000706c:	2001      	movs	r0, #1
1000706e:	f7fb fcb5 	bl	100029dc <XMC_SCU_CLOCK_IsPeripheralClockGated>
10007072:	1c03      	adds	r3, r0, #0
10007074:	1e5a      	subs	r2, r3, #1
10007076:	4193      	sbcs	r3, r2
10007078:	b2db      	uxtb	r3, r3
1000707a:	2201      	movs	r2, #1
1000707c:	4053      	eors	r3, r2
1000707e:	b2db      	uxtb	r3, r3
10007080:	1c1a      	adds	r2, r3, #0
10007082:	230e      	movs	r3, #14
10007084:	18fb      	adds	r3, r7, r3
10007086:	701a      	strb	r2, [r3, #0]
10007088:	781a      	ldrb	r2, [r3, #0]
1000708a:	2101      	movs	r1, #1
1000708c:	400a      	ands	r2, r1
1000708e:	701a      	strb	r2, [r3, #0]
#endif
#ifdef PERIPHERAL_RESET_SUPPORTED
  clock_reset_check |= !XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_VADC);
#endif
  if(clock_reset_check != (bool)false)
10007090:	230e      	movs	r3, #14
10007092:	18fb      	adds	r3, r7, r3
10007094:	781b      	ldrb	r3, [r3, #0]
10007096:	2b00      	cmp	r3, #0
10007098:	d00c      	beq.n	100070b4 <ADC_MEASUREMENT_ADV_lArbitrationStatus+0x58>
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        arbitration_status = XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled(group_ptrs[handle_ptr->group_index]);
1000709a:	687b      	ldr	r3, [r7, #4]
1000709c:	7d5b      	ldrb	r3, [r3, #21]
1000709e:	1c1a      	adds	r2, r3, #0
100070a0:	4b08      	ldr	r3, [pc, #32]	; (100070c4 <ADC_MEASUREMENT_ADV_lArbitrationStatus+0x68>)
100070a2:	0092      	lsls	r2, r2, #2
100070a4:	58d3      	ldr	r3, [r2, r3]
100070a6:	220f      	movs	r2, #15
100070a8:	18bc      	adds	r4, r7, r2
100070aa:	1c18      	adds	r0, r3, #0
100070ac:	f7ff fed4 	bl	10006e58 <XMC_VADC_GROUP_QueueIsArbitrationSlotEnabled>
100070b0:	1c03      	adds	r3, r0, #0
100070b2:	7023      	strb	r3, [r4, #0]
      }
#endif
  }
  return (arbitration_status);
100070b4:	230f      	movs	r3, #15
100070b6:	18fb      	adds	r3, r7, r3
100070b8:	781b      	ldrb	r3, [r3, #0]
}
100070ba:	1c18      	adds	r0, r3, #0
100070bc:	46bd      	mov	sp, r7
100070be:	b005      	add	sp, #20
100070c0:	bd90      	pop	{r4, r7, pc}
100070c2:	46c0      	nop			; (mov r8, r8)
100070c4:	100096a4 	.word	0x100096a4

100070c8 <ADC_MEASUREMENT_ADV_lDisableArbitration>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
__STATIC_INLINE void ADC_MEASUREMENT_ADV_lDisableArbitration(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100070c8:	b580      	push	{r7, lr}
100070ca:	b082      	sub	sp, #8
100070cc:	af00      	add	r7, sp, #0
100070ce:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        XMC_VADC_GROUP_QueueDisableArbitrationSlot(group_ptrs[handle_ptr->group_index]);
100070d0:	687b      	ldr	r3, [r7, #4]
100070d2:	7d5b      	ldrb	r3, [r3, #21]
100070d4:	1c1a      	adds	r2, r3, #0
100070d6:	4b04      	ldr	r3, [pc, #16]	; (100070e8 <ADC_MEASUREMENT_ADV_lDisableArbitration+0x20>)
100070d8:	0092      	lsls	r2, r2, #2
100070da:	58d3      	ldr	r3, [r2, r3]
100070dc:	1c18      	adds	r0, r3, #0
100070de:	f7ff fea9 	bl	10006e34 <XMC_VADC_GROUP_QueueDisableArbitrationSlot>
      }
#endif
}
100070e2:	46bd      	mov	sp, r7
100070e4:	b002      	add	sp, #8
100070e6:	bd80      	pop	{r7, pc}
100070e8:	100096a4 	.word	0x100096a4

100070ec <ADC_MEASUREMENT_ADV_lInsertChannels>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Insert channels into the hardware*/
void ADC_MEASUREMENT_ADV_lInsertChannels(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100070ec:	b580      	push	{r7, lr}
100070ee:	b082      	sub	sp, #8
100070f0:	af00      	add	r7, sp, #0
100070f2:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_ADC_QUEUE_USED
      if ( ADC_MEASUREMENT_ADV_REQUEST_SOURCE_QUEUE != handle_ptr->req_src)
  #endif
      {
        ADC_MEASUREMENT_ADV_lQueueInsertEntries(handle_ptr);
100070f4:	687b      	ldr	r3, [r7, #4]
100070f6:	1c18      	adds	r0, r3, #0
100070f8:	f7ff ff86 	bl	10007008 <ADC_MEASUREMENT_ADV_lQueueInsertEntries>
        ADC_QUEUE_AllEntriesInserted(handle_ptr->queue_handle);
      }
#endif
    }
#endif
}
100070fc:	46bd      	mov	sp, r7
100070fe:	b002      	add	sp, #8
10007100:	bd80      	pop	{r7, pc}
10007102:	46c0      	nop			; (mov r8, r8)

10007104 <ADC_MEASUREMENT_ADV_lSyncADCClocks>:
}
/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
#ifndef ADC_MEASUREMENT_ADV_SYNC_USED
/* Address the errata for the incorrect conversion.*/
void ADC_MEASUREMENT_ADV_lSyncADCClocks(void)
{
10007104:	b580      	push	{r7, lr}
10007106:	b082      	sub	sp, #8
10007108:	af00      	add	r7, sp, #0
  int32_t group_index;

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
1000710a:	2301      	movs	r3, #1
1000710c:	607b      	str	r3, [r7, #4]
1000710e:	e00a      	b.n	10007126 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x22>
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
10007110:	4b19      	ldr	r3, [pc, #100]	; (10007178 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x74>)
10007112:	687a      	ldr	r2, [r7, #4]
10007114:	0092      	lsls	r2, r2, #2
10007116:	58d3      	ldr	r3, [r2, r3]
10007118:	1c18      	adds	r0, r3, #0
1000711a:	2100      	movs	r1, #0
1000711c:	f7fc faa4 	bl	10003668 <XMC_VADC_GROUP_SetPowerMode>
/* Address the errata for the incorrect conversion.*/
void ADC_MEASUREMENT_ADV_lSyncADCClocks(void)
{
  int32_t group_index;

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
10007120:	687b      	ldr	r3, [r7, #4]
10007122:	3b01      	subs	r3, #1
10007124:	607b      	str	r3, [r7, #4]
10007126:	687b      	ldr	r3, [r7, #4]
10007128:	2b00      	cmp	r3, #0
1000712a:	daf1      	bge.n	10007110 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0xc>
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
  }

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index > (int32_t)0  ; group_index--)
1000712c:	2301      	movs	r3, #1
1000712e:	607b      	str	r3, [r7, #4]
10007130:	e012      	b.n	10007158 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x54>
  {
    XMC_VADC_GROUP_SetSyncSlave(group_ptrs[group_index], (uint32_t)0, (uint32_t)group_index);
10007132:	4b11      	ldr	r3, [pc, #68]	; (10007178 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x74>)
10007134:	687a      	ldr	r2, [r7, #4]
10007136:	0092      	lsls	r2, r2, #2
10007138:	58d2      	ldr	r2, [r2, r3]
1000713a:	687b      	ldr	r3, [r7, #4]
1000713c:	1c10      	adds	r0, r2, #0
1000713e:	2100      	movs	r1, #0
10007140:	1c1a      	adds	r2, r3, #0
10007142:	f7fc faad 	bl	100036a0 <XMC_VADC_GROUP_SetSyncSlave>

    XMC_VADC_GROUP_CheckSlaveReadiness(group_ptrs[0U], (uint32_t)group_index);
10007146:	4a0d      	ldr	r2, [pc, #52]	; (1000717c <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
10007148:	687b      	ldr	r3, [r7, #4]
1000714a:	1c10      	adds	r0, r2, #0
1000714c:	1c19      	adds	r1, r3, #0
1000714e:	f7fc fadb 	bl	10003708 <XMC_VADC_GROUP_CheckSlaveReadiness>
  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index >= (int32_t)0  ; group_index--)
  {
    XMC_VADC_GROUP_SetPowerMode(group_ptrs[group_index],XMC_VADC_GROUP_POWERMODE_OFF);
  }

  for (group_index = (int32_t)XMC_VADC_MAXIMUM_NUM_GROUPS - (int32_t)1; group_index > (int32_t)0  ; group_index--)
10007152:	687b      	ldr	r3, [r7, #4]
10007154:	3b01      	subs	r3, #1
10007156:	607b      	str	r3, [r7, #4]
10007158:	687b      	ldr	r3, [r7, #4]
1000715a:	2b00      	cmp	r3, #0
1000715c:	dce9      	bgt.n	10007132 <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x2e>
    XMC_VADC_GROUP_SetSyncSlave(group_ptrs[group_index], (uint32_t)0, (uint32_t)group_index);

    XMC_VADC_GROUP_CheckSlaveReadiness(group_ptrs[0U], (uint32_t)group_index);
  }

  XMC_VADC_GROUP_SetSyncMaster(group_ptrs[0U]);
1000715e:	4b07      	ldr	r3, [pc, #28]	; (1000717c <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
10007160:	1c18      	adds	r0, r3, #0
10007162:	f7fc fabd 	bl	100036e0 <XMC_VADC_GROUP_SetSyncMaster>

  XMC_VADC_GROUP_SetPowerMode(group_ptrs[0U],XMC_VADC_GROUP_POWERMODE_NORMAL);
10007166:	4b05      	ldr	r3, [pc, #20]	; (1000717c <ADC_MEASUREMENT_ADV_lSyncADCClocks+0x78>)
10007168:	1c18      	adds	r0, r3, #0
1000716a:	2103      	movs	r1, #3
1000716c:	f7fc fa7c 	bl	10003668 <XMC_VADC_GROUP_SetPowerMode>
}
10007170:	46bd      	mov	sp, r7
10007172:	b002      	add	sp, #8
10007174:	bd80      	pop	{r7, pc}
10007176:	46c0      	nop			; (mov r8, r8)
10007178:	100096a4 	.word	0x100096a4
1000717c:	48030400 	.word	0x48030400

10007180 <ADC_MEASUREMENT_ADV_StartADC>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Enables the arbiter of the selected request source*/
void ADC_MEASUREMENT_ADV_StartADC(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
10007180:	b580      	push	{r7, lr}
10007182:	b082      	sub	sp, #8
10007184:	af00      	add	r7, sp, #0
10007186:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
      else
  #endif
      {
        XMC_VADC_GROUP_QueueEnableArbitrationSlot(group_ptrs[handle_ptr->group_index]);
10007188:	687b      	ldr	r3, [r7, #4]
1000718a:	7d5b      	ldrb	r3, [r3, #21]
1000718c:	1c1a      	adds	r2, r3, #0
1000718e:	4b04      	ldr	r3, [pc, #16]	; (100071a0 <ADC_MEASUREMENT_ADV_StartADC+0x20>)
10007190:	0092      	lsls	r2, r2, #2
10007192:	58d3      	ldr	r3, [r2, r3]
10007194:	1c18      	adds	r0, r3, #0
10007196:	f7ff fe3d 	bl	10006e14 <XMC_VADC_GROUP_QueueEnableArbitrationSlot>
      }
#endif
}
1000719a:	46bd      	mov	sp, r7
1000719c:	b002      	add	sp, #8
1000719e:	bd80      	pop	{r7, pc}
100071a0:	100096a4 	.word	0x100096a4

100071a4 <ADC_MEASUREMENT_ADV_SoftwareTrigger>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Starts the ADC conversions by causing a software start of conversion*/
void ADC_MEASUREMENT_ADV_SoftwareTrigger(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100071a4:	b580      	push	{r7, lr}
100071a6:	b082      	sub	sp, #8
100071a8:	af00      	add	r7, sp, #0
100071aa:	6078      	str	r0, [r7, #4]
#ifdef ADC_MEASUREMENT_ADV_QUEUE_USED
  #ifdef ADC_MEASUREMENT_ADV_SCAN_USED
    else
  #endif
    {
      XMC_VADC_GROUP_QueueTriggerConversion(group_ptrs[handle_ptr->group_index]);
100071ac:	687b      	ldr	r3, [r7, #4]
100071ae:	7d5b      	ldrb	r3, [r3, #21]
100071b0:	1c1a      	adds	r2, r3, #0
100071b2:	4b04      	ldr	r3, [pc, #16]	; (100071c4 <ADC_MEASUREMENT_ADV_SoftwareTrigger+0x20>)
100071b4:	0092      	lsls	r2, r2, #2
100071b6:	58d3      	ldr	r3, [r2, r3]
100071b8:	1c18      	adds	r0, r3, #0
100071ba:	f7ff fe81 	bl	10006ec0 <XMC_VADC_GROUP_QueueTriggerConversion>
    }
#endif
}
100071be:	46bd      	mov	sp, r7
100071c0:	b002      	add	sp, #8
100071c2:	bd80      	pop	{r7, pc}
100071c4:	100096a4 	.word	0x100096a4

100071c8 <ADC_MEASUREMENT_ADC_lNvicEnable>:


/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Enables the NVIC(if needed) when scan/queue request source is consumed internally in the APP. */
void ADC_MEASUREMENT_ADC_lNvicEnable(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100071c8:	b580      	push	{r7, lr}
100071ca:	b082      	sub	sp, #8
100071cc:	af00      	add	r7, sp, #0
100071ce:	6078      	str	r0, [r7, #4]
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_scan_handle->rs_intr_handle.node_id);
    }
#endif
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
    if (((bool)true == handle_ptr->local_queue_handle->rs_intr_handle.interrupt_enable) &&
100071d0:	687b      	ldr	r3, [r7, #4]
100071d2:	68db      	ldr	r3, [r3, #12]
100071d4:	7a1b      	ldrb	r3, [r3, #8]
100071d6:	2b00      	cmp	r3, #0
100071d8:	d00b      	beq.n	100071f2 <ADC_MEASUREMENT_ADC_lNvicEnable+0x2a>
        (ADC_MEASUREMENT_ADV_REQUEST_SOURCE_LOCAL_QUEUE == handle_ptr->req_src))
100071da:	687b      	ldr	r3, [r7, #4]
100071dc:	7d1b      	ldrb	r3, [r3, #20]
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_scan_handle->rs_intr_handle.node_id);
    }
#endif
#ifdef ADC_MEASUREMENT_ADV_LOCAL_QUEUE_USED
    if (((bool)true == handle_ptr->local_queue_handle->rs_intr_handle.interrupt_enable) &&
100071de:	2b03      	cmp	r3, #3
100071e0:	d107      	bne.n	100071f2 <ADC_MEASUREMENT_ADC_lNvicEnable+0x2a>
        (ADC_MEASUREMENT_ADV_REQUEST_SOURCE_LOCAL_QUEUE == handle_ptr->req_src))
    {
      NVIC_EnableIRQ((IRQn_Type)handle_ptr->local_queue_handle->rs_intr_handle.node_id);
100071e2:	687b      	ldr	r3, [r7, #4]
100071e4:	68db      	ldr	r3, [r3, #12]
100071e6:	681b      	ldr	r3, [r3, #0]
100071e8:	b2db      	uxtb	r3, r3
100071ea:	b25b      	sxtb	r3, r3
100071ec:	1c18      	adds	r0, r3, #0
100071ee:	f7ff fd91 	bl	10006d14 <NVIC_EnableIRQ>
    }
#endif
}
100071f2:	46bd      	mov	sp, r7
100071f4:	b002      	add	sp, #8
100071f6:	bd80      	pop	{r7, pc}

100071f8 <ADC_MEASUREMENT_ADV_Init>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialization routine to call ADC LLD API's */
ADC_MEASUREMENT_ADV_STATUS_t ADC_MEASUREMENT_ADV_Init(const ADC_MEASUREMENT_ADV_t *const handle_ptr)
{
100071f8:	b590      	push	{r4, r7, lr}
100071fa:	b085      	sub	sp, #20
100071fc:	af00      	add	r7, sp, #0
100071fe:	6078      	str	r0, [r7, #4]
  uint8_t fifo_head;
#endif
#ifdef ADC_MEASUREMENT_ADV_SHS_GAIN_NON_DEFAULT
  uint8_t channel_number;
#endif
  bool arbitration_status = (bool)false;
10007200:	230e      	movs	r3, #14
10007202:	18fb      	adds	r3, r7, r3
10007204:	2200      	movs	r2, #0
10007206:	701a      	strb	r2, [r3, #0]

  if (ADC_MEASUREMENT_ADV_STATUS_UNINITIALIZED == *handle_ptr->init_state)
10007208:	687b      	ldr	r3, [r7, #4]
1000720a:	691b      	ldr	r3, [r3, #16]
1000720c:	781b      	ldrb	r3, [r3, #0]
1000720e:	2b02      	cmp	r3, #2
10007210:	d176      	bne.n	10007300 <ADC_MEASUREMENT_ADV_Init+0x108>
  {

    arbitration_status = ADC_MEASUREMENT_ADV_lArbitrationStatus(handle_ptr);
10007212:	230e      	movs	r3, #14
10007214:	18fc      	adds	r4, r7, r3
10007216:	687b      	ldr	r3, [r7, #4]
10007218:	1c18      	adds	r0, r3, #0
1000721a:	f7ff ff1f 	bl	1000705c <ADC_MEASUREMENT_ADV_lArbitrationStatus>
1000721e:	1c03      	adds	r3, r0, #0
10007220:	7023      	strb	r3, [r4, #0]

   /* Initialize the scan/queue request source.*/
   status = ADC_MEASUREMENT_ADV_lRequestSrcInit(handle_ptr);
10007222:	230d      	movs	r3, #13
10007224:	18fc      	adds	r4, r7, r3
10007226:	687b      	ldr	r3, [r7, #4]
10007228:	1c18      	adds	r0, r3, #0
1000722a:	f7ff fed5 	bl	10006fd8 <ADC_MEASUREMENT_ADV_lRequestSrcInit>
1000722e:	1c03      	adds	r3, r0, #0
10007230:	7023      	strb	r3, [r4, #0]

   if(arbitration_status == (bool)false)
10007232:	230e      	movs	r3, #14
10007234:	18fb      	adds	r3, r7, r3
10007236:	781b      	ldrb	r3, [r3, #0]
10007238:	2201      	movs	r2, #1
1000723a:	4053      	eors	r3, r2
1000723c:	b2db      	uxtb	r3, r3
1000723e:	2b00      	cmp	r3, #0
10007240:	d003      	beq.n	1000724a <ADC_MEASUREMENT_ADV_Init+0x52>
   {
     ADC_MEASUREMENT_ADV_lDisableArbitration(handle_ptr);
10007242:	687b      	ldr	r3, [r7, #4]
10007244:	1c18      	adds	r0, r3, #0
10007246:	f7ff ff3f 	bl	100070c8 <ADC_MEASUREMENT_ADV_lDisableArbitration>
    {
      /*  Configure the Sync conversion operation */
      ADC_MEASUREMENT_ADV_lSyncInit(handle_ptr);
    }
#else
   ADC_MEASUREMENT_ADV_lSyncADCClocks();
1000724a:	f7ff ff5b 	bl	10007104 <ADC_MEASUREMENT_ADV_lSyncADCClocks>
#ifdef ADC_MEASUREMENT_ADV_MUX_USED
  #ifdef ADC_MEASUREMENT_ADV_MUX_NOT_ALL_USED
    if (handle_ptr->event_config != NULL)
  #endif
    {
      (handle_ptr->event_config)();
1000724e:	687b      	ldr	r3, [r7, #4]
10007250:	689b      	ldr	r3, [r3, #8]
10007252:	4798      	blx	r3
    }
#endif

    total_number_of_channels = (uint8_t)handle_ptr->total_number_of_channels;
10007254:	230c      	movs	r3, #12
10007256:	18fb      	adds	r3, r7, r3
10007258:	687a      	ldr	r2, [r7, #4]
1000725a:	7dd2      	ldrb	r2, [r2, #23]
1000725c:	701a      	strb	r2, [r3, #0]
    for (ch_num = (uint8_t)0; ch_num < (uint8_t)total_number_of_channels; ch_num++)
1000725e:	230f      	movs	r3, #15
10007260:	18fb      	adds	r3, r7, r3
10007262:	2200      	movs	r2, #0
10007264:	701a      	strb	r2, [r3, #0]
10007266:	e031      	b.n	100072cc <ADC_MEASUREMENT_ADV_Init+0xd4>
    {
      indexed = handle_ptr->channel_array[ch_num];
10007268:	687b      	ldr	r3, [r7, #4]
1000726a:	681a      	ldr	r2, [r3, #0]
1000726c:	230f      	movs	r3, #15
1000726e:	18fb      	adds	r3, r7, r3
10007270:	781b      	ldrb	r3, [r3, #0]
10007272:	009b      	lsls	r3, r3, #2
10007274:	18d3      	adds	r3, r2, r3
10007276:	681b      	ldr	r3, [r3, #0]
10007278:	60bb      	str	r3, [r7, #8]

      /* Initialize for configured channels*/
      XMC_VADC_GROUP_ChannelInit(group_ptrs[indexed->group_index],(uint32_t)indexed->ch_num, indexed->ch_handle);
1000727a:	68bb      	ldr	r3, [r7, #8]
1000727c:	7a1b      	ldrb	r3, [r3, #8]
1000727e:	1c1a      	adds	r2, r3, #0
10007280:	4b23      	ldr	r3, [pc, #140]	; (10007310 <ADC_MEASUREMENT_ADV_Init+0x118>)
10007282:	0092      	lsls	r2, r2, #2
10007284:	58d2      	ldr	r2, [r2, r3]
10007286:	68bb      	ldr	r3, [r7, #8]
10007288:	7a5b      	ldrb	r3, [r3, #9]
1000728a:	1c19      	adds	r1, r3, #0
1000728c:	68bb      	ldr	r3, [r7, #8]
1000728e:	681b      	ldr	r3, [r3, #0]
10007290:	1c10      	adds	r0, r2, #0
10007292:	1c1a      	adds	r2, r3, #0
10007294:	f7fc fae2 	bl	1000385c <XMC_VADC_GROUP_ChannelInit>
          XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->result_fifo_tail_number,
                                    indexed->res_handle[ADC_MEASUREMENT_ADV_TAIL_RESULT_REG_CONFIG]);
      }
#endif
      /* Initialize for configured result registers For FIFO Head configuration*/
      XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->ch_handle->result_reg_number,
10007298:	68bb      	ldr	r3, [r7, #8]
1000729a:	7a1b      	ldrb	r3, [r3, #8]
1000729c:	1c1a      	adds	r2, r3, #0
1000729e:	4b1c      	ldr	r3, [pc, #112]	; (10007310 <ADC_MEASUREMENT_ADV_Init+0x118>)
100072a0:	0092      	lsls	r2, r2, #2
100072a2:	58d2      	ldr	r2, [r2, r3]
100072a4:	68bb      	ldr	r3, [r7, #8]
100072a6:	681b      	ldr	r3, [r3, #0]
100072a8:	789b      	ldrb	r3, [r3, #2]
100072aa:	071b      	lsls	r3, r3, #28
100072ac:	0f1b      	lsrs	r3, r3, #28
100072ae:	b2db      	uxtb	r3, r3
100072b0:	1c19      	adds	r1, r3, #0
                                indexed->res_handle[ADC_MEASUREMENT_ADV_HEAD_RESULT_REG_CONFIG]);
100072b2:	68bb      	ldr	r3, [r7, #8]
100072b4:	685b      	ldr	r3, [r3, #4]
          XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->result_fifo_tail_number,
                                    indexed->res_handle[ADC_MEASUREMENT_ADV_TAIL_RESULT_REG_CONFIG]);
      }
#endif
      /* Initialize for configured result registers For FIFO Head configuration*/
      XMC_VADC_GROUP_ResultInit(group_ptrs[indexed->group_index], (uint32_t)indexed->ch_handle->result_reg_number,
100072b6:	1c10      	adds	r0, r2, #0
100072b8:	1c1a      	adds	r2, r3, #0
100072ba:	f7ff fe23 	bl	10006f04 <XMC_VADC_GROUP_ResultInit>
      (handle_ptr->event_config)();
    }
#endif

    total_number_of_channels = (uint8_t)handle_ptr->total_number_of_channels;
    for (ch_num = (uint8_t)0; ch_num < (uint8_t)total_number_of_channels; ch_num++)
100072be:	230f      	movs	r3, #15
100072c0:	18fb      	adds	r3, r7, r3
100072c2:	781a      	ldrb	r2, [r3, #0]
100072c4:	230f      	movs	r3, #15
100072c6:	18fb      	adds	r3, r7, r3
100072c8:	3201      	adds	r2, #1
100072ca:	701a      	strb	r2, [r3, #0]
100072cc:	230f      	movs	r3, #15
100072ce:	18fa      	adds	r2, r7, r3
100072d0:	230c      	movs	r3, #12
100072d2:	18fb      	adds	r3, r7, r3
100072d4:	7812      	ldrb	r2, [r2, #0]
100072d6:	781b      	ldrb	r3, [r3, #0]
100072d8:	429a      	cmp	r2, r3
100072da:	d3c5      	bcc.n	10007268 <ADC_MEASUREMENT_ADV_Init+0x70>
      }
    }
#endif

    /* Enables the NVIC node if NVIC node is consumed inside the APP*/
    ADC_MEASUREMENT_ADC_lNvicEnable(handle_ptr);
100072dc:	687b      	ldr	r3, [r7, #4]
100072de:	1c18      	adds	r0, r3, #0
100072e0:	f7ff ff72 	bl	100071c8 <ADC_MEASUREMENT_ADC_lNvicEnable>

    /* Load the queue/scan entries into the hardware */
    ADC_MEASUREMENT_ADV_lInsertChannels(handle_ptr);
100072e4:	687b      	ldr	r3, [r7, #4]
100072e6:	1c18      	adds	r0, r3, #0
100072e8:	f7ff ff00 	bl	100070ec <ADC_MEASUREMENT_ADV_lInsertChannels>
#ifdef ADC_MEASUREMENT_ADV_START_ADC
  #ifdef ADC_MEASUREMENT_ADV_NOT_ALL_REQ_START
    if ((bool)false  != handle_ptr->start_at_initialization)
  #endif
    {
      ADC_MEASUREMENT_ADV_StartADC(handle_ptr);
100072ec:	687b      	ldr	r3, [r7, #4]
100072ee:	1c18      	adds	r0, r3, #0
100072f0:	f7ff ff46 	bl	10007180 <ADC_MEASUREMENT_ADV_StartADC>
    }
#endif

    *handle_ptr->init_state = status;
100072f4:	687b      	ldr	r3, [r7, #4]
100072f6:	691b      	ldr	r3, [r3, #16]
100072f8:	220d      	movs	r2, #13
100072fa:	18ba      	adds	r2, r7, r2
100072fc:	7812      	ldrb	r2, [r2, #0]
100072fe:	701a      	strb	r2, [r3, #0]
  }
  return (*handle_ptr->init_state);
10007300:	687b      	ldr	r3, [r7, #4]
10007302:	691b      	ldr	r3, [r3, #16]
10007304:	781b      	ldrb	r3, [r3, #0]
}
10007306:	1c18      	adds	r0, r3, #0
10007308:	46bd      	mov	sp, r7
1000730a:	b005      	add	sp, #20
1000730c:	bd90      	pop	{r4, r7, pc}
1000730e:	46c0      	nop			; (mov r8, r8)
10007310:	100096a4 	.word	0x100096a4

10007314 <ADC_MEASUREMENT_ADV_0_event_config>:

/* This function would be called in the ADC_MEASUREMENT_Init() to initialize the SR lines of the
 * Result event/channel event.
 */
static void ADC_MEASUREMENT_ADV_0_event_config(void)
{
10007314:	b580      	push	{r7, lr}
10007316:	af00      	add	r7, sp, #0

	/* Result Event Node Mux Configuration for xmc_I_cw (Group-0 channel-4 Result_Register-10)*/
	XMC_VADC_GROUP_SetResultInterruptNode(VADC_G0, 10U, XMC_VADC_SR_SHARED_SR0);
10007318:	4b03      	ldr	r3, [pc, #12]	; (10007328 <ADC_MEASUREMENT_ADV_0_event_config+0x14>)
1000731a:	1c18      	adds	r0, r3, #0
1000731c:	210a      	movs	r1, #10
1000731e:	2204      	movs	r2, #4
10007320:	f7fc fb0a 	bl	10003938 <XMC_VADC_GROUP_SetResultInterruptNode>

}
10007324:	46bd      	mov	sp, r7
10007326:	bd80      	pop	{r7, pc}
10007328:	48030400 	.word	0x48030400

1000732c <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
DAVE_STATUS_t DAVE_Init(void)
{
1000732c:	b590      	push	{r4, r7, lr}
1000732e:	b083      	sub	sp, #12
10007330:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
10007332:	1dfb      	adds	r3, r7, #7
10007334:	2200      	movs	r2, #0
10007336:	701a      	strb	r2, [r3, #0]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC1_Init(&CLOCK_XMC1_0);
10007338:	1dfc      	adds	r4, r7, #7
1000733a:	4b4d      	ldr	r3, [pc, #308]	; (10007470 <DAVE_Init+0x144>)
1000733c:	1c18      	adds	r0, r3, #0
1000733e:	f7ff fc97 	bl	10006c70 <CLOCK_XMC1_Init>
10007342:	1c03      	adds	r3, r0, #0
10007344:	7023      	strb	r3, [r4, #0]

  if (init_status == DAVE_STATUS_SUCCESS)
10007346:	1dfb      	adds	r3, r7, #7
10007348:	781b      	ldrb	r3, [r3, #0]
1000734a:	2b00      	cmp	r3, #0
1000734c:	d106      	bne.n	1000735c <DAVE_Init+0x30>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_int_tcs */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_int_tcs); 
1000734e:	1dfc      	adds	r4, r7, #7
10007350:	4b48      	ldr	r3, [pc, #288]	; (10007474 <DAVE_Init+0x148>)
10007352:	1c18      	adds	r0, r3, #0
10007354:	f7ff fc68 	bl	10006c28 <DIGITAL_IO_Init>
10007358:	1c03      	adds	r3, r0, #0
1000735a:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000735c:	1dfb      	adds	r3, r7, #7
1000735e:	781b      	ldrb	r3, [r3, #0]
10007360:	2b00      	cmp	r3, #0
10007362:	d106      	bne.n	10007372 <DAVE_Init+0x46>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_int_bmc */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_int_bmc); 
10007364:	1dfc      	adds	r4, r7, #7
10007366:	4b44      	ldr	r3, [pc, #272]	; (10007478 <DAVE_Init+0x14c>)
10007368:	1c18      	adds	r0, r3, #0
1000736a:	f7ff fc5d 	bl	10006c28 <DIGITAL_IO_Init>
1000736e:	1c03      	adds	r3, r0, #0
10007370:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007372:	1dfb      	adds	r3, r7, #7
10007374:	781b      	ldrb	r3, [r3, #0]
10007376:	2b00      	cmp	r3, #0
10007378:	d106      	bne.n	10007388 <DAVE_Init+0x5c>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_lin_en */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_lin_en); 
1000737a:	1dfc      	adds	r4, r7, #7
1000737c:	4b3f      	ldr	r3, [pc, #252]	; (1000747c <DAVE_Init+0x150>)
1000737e:	1c18      	adds	r0, r3, #0
10007380:	f7ff fc52 	bl	10006c28 <DIGITAL_IO_Init>
10007384:	1c03      	adds	r3, r0, #0
10007386:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007388:	1dfb      	adds	r3, r7, #7
1000738a:	781b      	ldrb	r3, [r3, #0]
1000738c:	2b00      	cmp	r3, #0
1000738e:	d106      	bne.n	1000739e <DAVE_Init+0x72>
  {
	 /**  Initialization of DIGITAL_IO APP instance xmc_sel_gain */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&xmc_sel_gain); 
10007390:	1dfc      	adds	r4, r7, #7
10007392:	4b3b      	ldr	r3, [pc, #236]	; (10007480 <DAVE_Init+0x154>)
10007394:	1c18      	adds	r0, r3, #0
10007396:	f7ff fc47 	bl	10006c28 <DIGITAL_IO_Init>
1000739a:	1c03      	adds	r3, r0, #0
1000739c:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000739e:	1dfb      	adds	r3, r7, #7
100073a0:	781b      	ldrb	r3, [r3, #0]
100073a2:	2b00      	cmp	r3, #0
100073a4:	d106      	bne.n	100073b4 <DAVE_Init+0x88>
  {
	 /**  Initialization of DIGITAL_IO APP instance VCC_LED_shtdwn */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&VCC_LED_shtdwn); 
100073a6:	1dfc      	adds	r4, r7, #7
100073a8:	4b36      	ldr	r3, [pc, #216]	; (10007484 <DAVE_Init+0x158>)
100073aa:	1c18      	adds	r0, r3, #0
100073ac:	f7ff fc3c 	bl	10006c28 <DIGITAL_IO_Init>
100073b0:	1c03      	adds	r3, r0, #0
100073b2:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100073b4:	1dfb      	adds	r3, r7, #7
100073b6:	781b      	ldrb	r3, [r3, #0]
100073b8:	2b00      	cmp	r3, #0
100073ba:	d106      	bne.n	100073ca <DAVE_Init+0x9e>
  {
	 /**  Initialization of UART APP instance UART_0 */
	 init_status = (DAVE_STATUS_t)UART_Init(&UART_0); 
100073bc:	1dfc      	adds	r4, r7, #7
100073be:	4b32      	ldr	r3, [pc, #200]	; (10007488 <DAVE_Init+0x15c>)
100073c0:	1c18      	adds	r0, r3, #0
100073c2:	f7fc fbe5 	bl	10003b90 <UART_Init>
100073c6:	1c03      	adds	r3, r0, #0
100073c8:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100073ca:	1dfb      	adds	r3, r7, #7
100073cc:	781b      	ldrb	r3, [r3, #0]
100073ce:	2b00      	cmp	r3, #0
100073d0:	d106      	bne.n	100073e0 <DAVE_Init+0xb4>
  {
	 /**  Initialization of UART APP instance UART_1 */
	 init_status = (DAVE_STATUS_t)UART_Init(&UART_1); 
100073d2:	1dfc      	adds	r4, r7, #7
100073d4:	4b2d      	ldr	r3, [pc, #180]	; (1000748c <DAVE_Init+0x160>)
100073d6:	1c18      	adds	r0, r3, #0
100073d8:	f7fc fbda 	bl	10003b90 <UART_Init>
100073dc:	1c03      	adds	r3, r0, #0
100073de:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100073e0:	1dfb      	adds	r3, r7, #7
100073e2:	781b      	ldrb	r3, [r3, #0]
100073e4:	2b00      	cmp	r3, #0
100073e6:	d106      	bne.n	100073f6 <DAVE_Init+0xca>
  {
	 /**  Initialization of SYSTIMER APP instance SYSTIMER_0 */
	 init_status = (DAVE_STATUS_t)SYSTIMER_Init(&SYSTIMER_0); 
100073e8:	1dfc      	adds	r4, r7, #7
100073ea:	4b29      	ldr	r3, [pc, #164]	; (10007490 <DAVE_Init+0x164>)
100073ec:	1c18      	adds	r0, r3, #0
100073ee:	f7fd fa67 	bl	100048c0 <SYSTIMER_Init>
100073f2:	1c03      	adds	r3, r0, #0
100073f4:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
100073f6:	1dfb      	adds	r3, r7, #7
100073f8:	781b      	ldrb	r3, [r3, #0]
100073fa:	2b00      	cmp	r3, #0
100073fc:	d106      	bne.n	1000740c <DAVE_Init+0xe0>
  {
	 /**  Initialization of E_EEPROM_XMC1 APP instance E_EEPROM_XMC1_0 */
	 init_status = (DAVE_STATUS_t)E_EEPROM_XMC1_Init(&E_EEPROM_XMC1_0); 
100073fe:	1dfc      	adds	r4, r7, #7
10007400:	4b24      	ldr	r3, [pc, #144]	; (10007494 <DAVE_Init+0x168>)
10007402:	1c18      	adds	r0, r3, #0
10007404:	f7fd fea0 	bl	10005148 <E_EEPROM_XMC1_Init>
10007408:	1c03      	adds	r3, r0, #0
1000740a:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000740c:	1dfb      	adds	r3, r7, #7
1000740e:	781b      	ldrb	r3, [r3, #0]
10007410:	2b00      	cmp	r3, #0
10007412:	d106      	bne.n	10007422 <DAVE_Init+0xf6>
  {
	 /**  Initialization of ADC_MEASUREMENT_ADV APP instance ADC_MEASUREMENT_ADV_0 */
	 init_status = (DAVE_STATUS_t)ADC_MEASUREMENT_ADV_Init(&ADC_MEASUREMENT_ADV_0); 
10007414:	1dfc      	adds	r4, r7, #7
10007416:	4b20      	ldr	r3, [pc, #128]	; (10007498 <DAVE_Init+0x16c>)
10007418:	1c18      	adds	r0, r3, #0
1000741a:	f7ff feed 	bl	100071f8 <ADC_MEASUREMENT_ADV_Init>
1000741e:	1c03      	adds	r3, r0, #0
10007420:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007422:	1dfb      	adds	r3, r7, #7
10007424:	781b      	ldrb	r3, [r3, #0]
10007426:	2b00      	cmp	r3, #0
10007428:	d106      	bne.n	10007438 <DAVE_Init+0x10c>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_0 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_0); 
1000742a:	1dfc      	adds	r4, r7, #7
1000742c:	4b1b      	ldr	r3, [pc, #108]	; (1000749c <DAVE_Init+0x170>)
1000742e:	1c18      	adds	r0, r3, #0
10007430:	f7fd fd8a 	bl	10004f48 <INTERRUPT_Init>
10007434:	1c03      	adds	r3, r0, #0
10007436:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10007438:	1dfb      	adds	r3, r7, #7
1000743a:	781b      	ldrb	r3, [r3, #0]
1000743c:	2b00      	cmp	r3, #0
1000743e:	d106      	bne.n	1000744e <DAVE_Init+0x122>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_1 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_1); 
10007440:	1dfc      	adds	r4, r7, #7
10007442:	4b17      	ldr	r3, [pc, #92]	; (100074a0 <DAVE_Init+0x174>)
10007444:	1c18      	adds	r0, r3, #0
10007446:	f7fd fd7f 	bl	10004f48 <INTERRUPT_Init>
1000744a:	1c03      	adds	r3, r0, #0
1000744c:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
1000744e:	1dfb      	adds	r3, r7, #7
10007450:	781b      	ldrb	r3, [r3, #0]
10007452:	2b00      	cmp	r3, #0
10007454:	d106      	bne.n	10007464 <DAVE_Init+0x138>
  {
	 /**  Initialization of PDM_DIMMED_LED_LAMP APP instance PDM_DIMMED_LED_LAMP_0 */
	 init_status = (DAVE_STATUS_t)PDM_DIMMED_LED_LAMP_Init(&PDM_DIMMED_LED_LAMP_0); 
10007456:	1dfc      	adds	r4, r7, #7
10007458:	4b12      	ldr	r3, [pc, #72]	; (100074a4 <DAVE_Init+0x178>)
1000745a:	1c18      	adds	r0, r3, #0
1000745c:	f7fd fb60 	bl	10004b20 <PDM_DIMMED_LED_LAMP_Init>
10007460:	1c03      	adds	r3, r0, #0
10007462:	7023      	strb	r3, [r4, #0]
   }  
  return init_status;
10007464:	1dfb      	adds	r3, r7, #7
10007466:	781b      	ldrb	r3, [r3, #0]
} /**  End of function DAVE_Init */
10007468:	1c18      	adds	r0, r3, #0
1000746a:	46bd      	mov	sp, r7
1000746c:	b003      	add	sp, #12
1000746e:	bd90      	pop	{r4, r7, pc}
10007470:	200007c0 	.word	0x200007c0
10007474:	10009648 	.word	0x10009648
10007478:	10009658 	.word	0x10009658
1000747c:	10009668 	.word	0x10009668
10007480:	10009678 	.word	0x10009678
10007484:	10009688 	.word	0x10009688
10007488:	20000554 	.word	0x20000554
1000748c:	20000560 	.word	0x20000560
10007490:	200007bc 	.word	0x200007bc
10007494:	20000718 	.word	0x20000718
10007498:	10009760 	.word	0x10009760
1000749c:	100095ac 	.word	0x100095ac
100074a0:	100095b0 	.word	0x100095b0
100074a4:	20000580 	.word	0x20000580

100074a8 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
100074a8:	b580      	push	{r7, lr}
100074aa:	b082      	sub	sp, #8
100074ac:	af00      	add	r7, sp, #0
100074ae:	6078      	str	r0, [r7, #4]
100074b0:	1c0a      	adds	r2, r1, #0
100074b2:	1cfb      	adds	r3, r7, #3
100074b4:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
100074b6:	1cfb      	adds	r3, r7, #3
100074b8:	781b      	ldrb	r3, [r3, #0]
100074ba:	2201      	movs	r2, #1
100074bc:	409a      	lsls	r2, r3
100074be:	687b      	ldr	r3, [r7, #4]
100074c0:	605a      	str	r2, [r3, #4]
}
100074c2:	46bd      	mov	sp, r7
100074c4:	b002      	add	sp, #8
100074c6:	bd80      	pop	{r7, pc}

100074c8 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
100074c8:	b580      	push	{r7, lr}
100074ca:	b082      	sub	sp, #8
100074cc:	af00      	add	r7, sp, #0
100074ce:	6078      	str	r0, [r7, #4]
100074d0:	1c0a      	adds	r2, r1, #0
100074d2:	1cfb      	adds	r3, r7, #3
100074d4:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
100074d6:	1cfb      	adds	r3, r7, #3
100074d8:	781b      	ldrb	r3, [r3, #0]
100074da:	2280      	movs	r2, #128	; 0x80
100074dc:	0252      	lsls	r2, r2, #9
100074de:	409a      	lsls	r2, r3
100074e0:	687b      	ldr	r3, [r7, #4]
100074e2:	605a      	str	r2, [r3, #4]
}
100074e4:	46bd      	mov	sp, r7
100074e6:	b002      	add	sp, #8
100074e8:	bd80      	pop	{r7, pc}
100074ea:	46c0      	nop			; (mov r8, r8)

100074ec <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
100074ec:	b580      	push	{r7, lr}
100074ee:	b082      	sub	sp, #8
100074f0:	af00      	add	r7, sp, #0
100074f2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
100074f4:	687b      	ldr	r3, [r7, #4]
100074f6:	681a      	ldr	r2, [r3, #0]
100074f8:	687b      	ldr	r3, [r7, #4]
100074fa:	7b1b      	ldrb	r3, [r3, #12]
100074fc:	1c10      	adds	r0, r2, #0
100074fe:	1c19      	adds	r1, r3, #0
10007500:	f7ff ffd2 	bl	100074a8 <XMC_GPIO_SetOutputHigh>
}
10007504:	46bd      	mov	sp, r7
10007506:	b002      	add	sp, #8
10007508:	bd80      	pop	{r7, pc}
1000750a:	46c0      	nop			; (mov r8, r8)

1000750c <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
1000750c:	b580      	push	{r7, lr}
1000750e:	b082      	sub	sp, #8
10007510:	af00      	add	r7, sp, #0
10007512:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
10007514:	687b      	ldr	r3, [r7, #4]
10007516:	681a      	ldr	r2, [r3, #0]
10007518:	687b      	ldr	r3, [r7, #4]
1000751a:	7b1b      	ldrb	r3, [r3, #12]
1000751c:	1c10      	adds	r0, r2, #0
1000751e:	1c19      	adds	r1, r3, #0
10007520:	f7ff ffd2 	bl	100074c8 <XMC_GPIO_SetOutputLow>
}
10007524:	46bd      	mov	sp, r7
10007526:	b002      	add	sp, #8
10007528:	bd80      	pop	{r7, pc}
1000752a:	46c0      	nop			; (mov r8, r8)

1000752c <XMC_VADC_GROUP_GetResult>:
 * \par<b>Related APIs:</b><br>
 * XMC_VADC_GROUP_GetDetailedResult().
 */
__STATIC_INLINE XMC_VADC_RESULT_SIZE_t XMC_VADC_GROUP_GetResult(XMC_VADC_GROUP_t *const group_ptr, 
                                                                const uint32_t res_reg)
{
1000752c:	b580      	push	{r7, lr}
1000752e:	b082      	sub	sp, #8
10007530:	af00      	add	r7, sp, #0
10007532:	6078      	str	r0, [r7, #4]
10007534:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Group Pointer", XMC_VADC_CHECK_GROUP_PTR(group_ptr))
  XMC_ASSERT("XMC_VADC_GROUP_GetResult:Wrong Result Register", ((res_reg) < XMC_VADC_NUM_RESULT_REGISTERS))

  return ((XMC_VADC_RESULT_SIZE_t)group_ptr->RES[res_reg]);
10007536:	687b      	ldr	r3, [r7, #4]
10007538:	683a      	ldr	r2, [r7, #0]
1000753a:	32c0      	adds	r2, #192	; 0xc0
1000753c:	0092      	lsls	r2, r2, #2
1000753e:	58d3      	ldr	r3, [r2, r3]
10007540:	b29b      	uxth	r3, r3
}
10007542:	1c18      	adds	r0, r3, #0
10007544:	46bd      	mov	sp, r7
10007546:	b002      	add	sp, #8
10007548:	bd80      	pop	{r7, pc}
1000754a:	46c0      	nop			; (mov r8, r8)

1000754c <ADC_MEASUREMENT_ADV_GetResult>:
  }
}
 * @endcode
 */
__STATIC_INLINE uint16_t ADC_MEASUREMENT_ADV_GetResult(const ADC_MEASUREMENT_ADV_CHANNEL_t *const handle_ptr)
{
1000754c:	b590      	push	{r4, r7, lr}
1000754e:	b085      	sub	sp, #20
10007550:	af00      	add	r7, sp, #0
10007552:	6078      	str	r0, [r7, #4]
  uint16_t result;
  extern XMC_VADC_GROUP_t *const group_ptrs[XMC_VADC_MAXIMUM_NUM_GROUPS];
  XMC_ASSERT("ADC_MEASUREMENT_ADV_GetResult:Invalid handle_ptr", (handle_ptr != NULL))

  result = XMC_VADC_GROUP_GetResult(group_ptrs[handle_ptr->group_index],
10007554:	687b      	ldr	r3, [r7, #4]
10007556:	7a1b      	ldrb	r3, [r3, #8]
10007558:	1c1a      	adds	r2, r3, #0
1000755a:	4b0c      	ldr	r3, [pc, #48]	; (1000758c <ADC_MEASUREMENT_ADV_GetResult+0x40>)
1000755c:	0092      	lsls	r2, r2, #2
1000755e:	58d2      	ldr	r2, [r2, r3]
                                    (uint32_t) handle_ptr->ch_handle->result_reg_number);
10007560:	687b      	ldr	r3, [r7, #4]
10007562:	681b      	ldr	r3, [r3, #0]
10007564:	789b      	ldrb	r3, [r3, #2]
10007566:	071b      	lsls	r3, r3, #28
10007568:	0f1b      	lsrs	r3, r3, #28
1000756a:	b2db      	uxtb	r3, r3
{
  uint16_t result;
  extern XMC_VADC_GROUP_t *const group_ptrs[XMC_VADC_MAXIMUM_NUM_GROUPS];
  XMC_ASSERT("ADC_MEASUREMENT_ADV_GetResult:Invalid handle_ptr", (handle_ptr != NULL))

  result = XMC_VADC_GROUP_GetResult(group_ptrs[handle_ptr->group_index],
1000756c:	210e      	movs	r1, #14
1000756e:	187c      	adds	r4, r7, r1
10007570:	1c10      	adds	r0, r2, #0
10007572:	1c19      	adds	r1, r3, #0
10007574:	f7ff ffda 	bl	1000752c <XMC_VADC_GROUP_GetResult>
10007578:	1c03      	adds	r3, r0, #0
1000757a:	8023      	strh	r3, [r4, #0]
                                    (uint32_t) handle_ptr->ch_handle->result_reg_number);
  return(result);
1000757c:	230e      	movs	r3, #14
1000757e:	18fb      	adds	r3, r7, r3
10007580:	881b      	ldrh	r3, [r3, #0]
}
10007582:	1c18      	adds	r0, r3, #0
10007584:	46bd      	mov	sp, r7
10007586:	b005      	add	sp, #20
10007588:	bd90      	pop	{r4, r7, pc}
1000758a:	46c0      	nop			; (mov r8, r8)
1000758c:	100096a4 	.word	0x100096a4

10007590 <main>:

	 DAVE_STATUS_t Dstatus;


int main(void)
{
10007590:	b590      	push	{r4, r7, lr}
10007592:	b087      	sub	sp, #28
10007594:	af00      	add	r7, sp, #0
	uint32_t TimerId,status;
	uint32_t Timer1M,status1M;
	uint32_t Timer20M,status20M;

   Dstatus = DAVE_Init();  //(DAVE_STATUS_t)DIGITAL_IO_Init(&DIGITAL_IO_0) is called within DAVE_Init()
10007596:	f7ff fec9 	bl	1000732c <DAVE_Init>
1000759a:	1c03      	adds	r3, r0, #0
1000759c:	1c1a      	adds	r2, r3, #0
1000759e:	4bf3      	ldr	r3, [pc, #972]	; (1000796c <main+0x3dc>)
100075a0:	701a      	strb	r2, [r3, #0]
   if(Dstatus == DAVE_STATUS_SUCCESS)
100075a2:	4bf2      	ldr	r3, [pc, #968]	; (1000796c <main+0x3dc>)
100075a4:	781b      	ldrb	r3, [r3, #0]
100075a6:	2b00      	cmp	r3, #0
100075a8:	d000      	beq.n	100075ac <main+0x1c>
   else
   {
    XMC_DEBUG(("DAVE Apps initialization failed with status %d\n", Dstatus));
    while(1U)
    {
    }
100075aa:	e7fe      	b.n	100075aa <main+0x1a>
   }
   // Initialisierung
   // Übergabe werte
	sysiniValueB1();
100075ac:	f7fa fbf4 	bl	10001d98 <sysiniValueB1>
	sysiniValueB2();
100075b0:	f7fa fc32 	bl	10001e18 <sysiniValueB2>
	sysiniValueB4();
100075b4:	f7fa fc6e 	bl	10001e94 <sysiniValueB4>
sysiniValueB5();
100075b8:	f7fa fce0 	bl	10001f7c <sysiniValueB5>
	//  tester4 = writeOff_light_B5_EEprom();
	  tester = readSerNrEEprom();
100075bc:	f7fa fa3e 	bl	10001a3c <readSerNrEEprom>
100075c0:	1c03      	adds	r3, r0, #0
100075c2:	1c1a      	adds	r2, r3, #0
100075c4:	4bea      	ldr	r3, [pc, #936]	; (10007970 <main+0x3e0>)
100075c6:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
100075c8:	4be9      	ldr	r3, [pc, #932]	; (10007970 <main+0x3e0>)
100075ca:	681b      	ldr	r3, [r3, #0]
100075cc:	2b03      	cmp	r3, #3
100075ce:	d166      	bne.n	1000769e <main+0x10e>
	{
	Ser_NrH = ReadBuffer1[0] * 0x100 + ReadBuffer1[1];
100075d0:	4be8      	ldr	r3, [pc, #928]	; (10007974 <main+0x3e4>)
100075d2:	781b      	ldrb	r3, [r3, #0]
100075d4:	b29b      	uxth	r3, r3
100075d6:	021b      	lsls	r3, r3, #8
100075d8:	b29a      	uxth	r2, r3
100075da:	4be6      	ldr	r3, [pc, #920]	; (10007974 <main+0x3e4>)
100075dc:	785b      	ldrb	r3, [r3, #1]
100075de:	b29b      	uxth	r3, r3
100075e0:	18d3      	adds	r3, r2, r3
100075e2:	b29a      	uxth	r2, r3
100075e4:	4be4      	ldr	r3, [pc, #912]	; (10007978 <main+0x3e8>)
100075e6:	801a      	strh	r2, [r3, #0]
	Ser_NrL = ReadBuffer1[2] * 0x100 + ReadBuffer1[3];
100075e8:	4be2      	ldr	r3, [pc, #904]	; (10007974 <main+0x3e4>)
100075ea:	789b      	ldrb	r3, [r3, #2]
100075ec:	b29b      	uxth	r3, r3
100075ee:	021b      	lsls	r3, r3, #8
100075f0:	b29a      	uxth	r2, r3
100075f2:	4be0      	ldr	r3, [pc, #896]	; (10007974 <main+0x3e4>)
100075f4:	78db      	ldrb	r3, [r3, #3]
100075f6:	b29b      	uxth	r3, r3
100075f8:	18d3      	adds	r3, r2, r3
100075fa:	b29a      	uxth	r2, r3
100075fc:	4bdf      	ldr	r3, [pc, #892]	; (1000797c <main+0x3ec>)
100075fe:	801a      	strh	r2, [r3, #0]
  Hard_Vers = ReadBuffer1[4] * 0x100 + ReadBuffer1[5];
10007600:	4bdc      	ldr	r3, [pc, #880]	; (10007974 <main+0x3e4>)
10007602:	791b      	ldrb	r3, [r3, #4]
10007604:	b29b      	uxth	r3, r3
10007606:	021b      	lsls	r3, r3, #8
10007608:	b29a      	uxth	r2, r3
1000760a:	4bda      	ldr	r3, [pc, #872]	; (10007974 <main+0x3e4>)
1000760c:	795b      	ldrb	r3, [r3, #5]
1000760e:	b29b      	uxth	r3, r3
10007610:	18d3      	adds	r3, r2, r3
10007612:	b29a      	uxth	r2, r3
10007614:	4bda      	ldr	r3, [pc, #872]	; (10007980 <main+0x3f0>)
10007616:	801a      	strh	r2, [r3, #0]
  Soft_Vers = ReadBuffer1[6] * 0x100 + ReadBuffer1[7];
10007618:	4bd6      	ldr	r3, [pc, #856]	; (10007974 <main+0x3e4>)
1000761a:	799b      	ldrb	r3, [r3, #6]
1000761c:	b29b      	uxth	r3, r3
1000761e:	021b      	lsls	r3, r3, #8
10007620:	b29a      	uxth	r2, r3
10007622:	4bd4      	ldr	r3, [pc, #848]	; (10007974 <main+0x3e4>)
10007624:	79db      	ldrb	r3, [r3, #7]
10007626:	b29b      	uxth	r3, r3
10007628:	18d3      	adds	r3, r2, r3
1000762a:	b29a      	uxth	r2, r3
1000762c:	4bd5      	ldr	r3, [pc, #852]	; (10007984 <main+0x3f4>)
1000762e:	801a      	strh	r2, [r3, #0]
  GEH_Vers = ReadBuffer1[8] * 0x100 + ReadBuffer1[9];
10007630:	4bd0      	ldr	r3, [pc, #832]	; (10007974 <main+0x3e4>)
10007632:	7a1b      	ldrb	r3, [r3, #8]
10007634:	b29b      	uxth	r3, r3
10007636:	021b      	lsls	r3, r3, #8
10007638:	b29a      	uxth	r2, r3
1000763a:	4bce      	ldr	r3, [pc, #824]	; (10007974 <main+0x3e4>)
1000763c:	7a5b      	ldrb	r3, [r3, #9]
1000763e:	b29b      	uxth	r3, r3
10007640:	18d3      	adds	r3, r2, r3
10007642:	b29a      	uxth	r2, r3
10007644:	4bd0      	ldr	r3, [pc, #832]	; (10007988 <main+0x3f8>)
10007646:	801a      	strh	r2, [r3, #0]
  Mon_Vers = ReadBuffer1[10] * 0x100 + ReadBuffer1[11];
10007648:	4bca      	ldr	r3, [pc, #808]	; (10007974 <main+0x3e4>)
1000764a:	7a9b      	ldrb	r3, [r3, #10]
1000764c:	b29b      	uxth	r3, r3
1000764e:	021b      	lsls	r3, r3, #8
10007650:	b29a      	uxth	r2, r3
10007652:	4bc8      	ldr	r3, [pc, #800]	; (10007974 <main+0x3e4>)
10007654:	7adb      	ldrb	r3, [r3, #11]
10007656:	b29b      	uxth	r3, r3
10007658:	18d3      	adds	r3, r2, r3
1000765a:	b29a      	uxth	r2, r3
1000765c:	4bcb      	ldr	r3, [pc, #812]	; (1000798c <main+0x3fc>)
1000765e:	801a      	strh	r2, [r3, #0]
  LED_WW_Vers = ReadBuffer1[12] * 0x100 + ReadBuffer1[13];
10007660:	4bc4      	ldr	r3, [pc, #784]	; (10007974 <main+0x3e4>)
10007662:	7b1b      	ldrb	r3, [r3, #12]
10007664:	b29b      	uxth	r3, r3
10007666:	021b      	lsls	r3, r3, #8
10007668:	b29a      	uxth	r2, r3
1000766a:	4bc2      	ldr	r3, [pc, #776]	; (10007974 <main+0x3e4>)
1000766c:	7b5b      	ldrb	r3, [r3, #13]
1000766e:	b29b      	uxth	r3, r3
10007670:	18d3      	adds	r3, r2, r3
10007672:	b29a      	uxth	r2, r3
10007674:	4bc6      	ldr	r3, [pc, #792]	; (10007990 <main+0x400>)
10007676:	801a      	strh	r2, [r3, #0]
  LED_CW_Vers = ReadBuffer1[14] * 0x100 + ReadBuffer1[15];
10007678:	4bbe      	ldr	r3, [pc, #760]	; (10007974 <main+0x3e4>)
1000767a:	7b9b      	ldrb	r3, [r3, #14]
1000767c:	b29b      	uxth	r3, r3
1000767e:	021b      	lsls	r3, r3, #8
10007680:	b29a      	uxth	r2, r3
10007682:	4bbc      	ldr	r3, [pc, #752]	; (10007974 <main+0x3e4>)
10007684:	7bdb      	ldrb	r3, [r3, #15]
10007686:	b29b      	uxth	r3, r3
10007688:	18d3      	adds	r3, r2, r3
1000768a:	b29a      	uxth	r2, r3
1000768c:	4bc1      	ldr	r3, [pc, #772]	; (10007994 <main+0x404>)
1000768e:	801a      	strh	r2, [r3, #0]

  neu_Ser_NrH = 0 ;
10007690:	4bc1      	ldr	r3, [pc, #772]	; (10007998 <main+0x408>)
10007692:	2200      	movs	r2, #0
10007694:	801a      	strh	r2, [r3, #0]
  neu_Ser_NrL = 0 ;
10007696:	4bc1      	ldr	r3, [pc, #772]	; (1000799c <main+0x40c>)
10007698:	2200      	movs	r2, #0
1000769a:	801a      	strh	r2, [r3, #0]
1000769c:	e001      	b.n	100076a2 <main+0x112>

	}
	else
	{
	sysiniValueB1();
1000769e:	f7fa fb7b 	bl	10001d98 <sysiniValueB1>
	}

tester = readNodeIdEEprom();
100076a2:	f7fa f9f3 	bl	10001a8c <readNodeIdEEprom>
100076a6:	1c03      	adds	r3, r0, #0
100076a8:	1c1a      	adds	r2, r3, #0
100076aa:	4bb1      	ldr	r3, [pc, #708]	; (10007970 <main+0x3e0>)
100076ac:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
100076ae:	4bb0      	ldr	r3, [pc, #704]	; (10007970 <main+0x3e0>)
100076b0:	681b      	ldr	r3, [r3, #0]
100076b2:	2b03      	cmp	r3, #3
100076b4:	d15f      	bne.n	10007776 <main+0x1e6>
	{
		node_id_alt = ReadBuffer2[0] ;
100076b6:	4bba      	ldr	r3, [pc, #744]	; (100079a0 <main+0x410>)
100076b8:	781a      	ldrb	r2, [r3, #0]
100076ba:	4bba      	ldr	r3, [pc, #744]	; (100079a4 <main+0x414>)
100076bc:	701a      	strb	r2, [r3, #0]
		node_id = ReadBuffer2[1];
100076be:	4bb8      	ldr	r3, [pc, #736]	; (100079a0 <main+0x410>)
100076c0:	785a      	ldrb	r2, [r3, #1]
100076c2:	4bb9      	ldr	r3, [pc, #740]	; (100079a8 <main+0x418>)
100076c4:	701a      	strb	r2, [r3, #0]
		node_id_16bit = ReadBuffer2[2] * 0x100 + ReadBuffer2[3];
100076c6:	4bb6      	ldr	r3, [pc, #728]	; (100079a0 <main+0x410>)
100076c8:	789b      	ldrb	r3, [r3, #2]
100076ca:	b29b      	uxth	r3, r3
100076cc:	021b      	lsls	r3, r3, #8
100076ce:	b29a      	uxth	r2, r3
100076d0:	4bb3      	ldr	r3, [pc, #716]	; (100079a0 <main+0x410>)
100076d2:	78db      	ldrb	r3, [r3, #3]
100076d4:	b29b      	uxth	r3, r3
100076d6:	18d3      	adds	r3, r2, r3
100076d8:	b29a      	uxth	r2, r3
100076da:	4bb4      	ldr	r3, [pc, #720]	; (100079ac <main+0x41c>)
100076dc:	801a      	strh	r2, [r3, #0]
		val_Pow_Nom = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
100076de:	4bb0      	ldr	r3, [pc, #704]	; (100079a0 <main+0x410>)
100076e0:	791b      	ldrb	r3, [r3, #4]
100076e2:	b29b      	uxth	r3, r3
100076e4:	021b      	lsls	r3, r3, #8
100076e6:	b29a      	uxth	r2, r3
100076e8:	4bad      	ldr	r3, [pc, #692]	; (100079a0 <main+0x410>)
100076ea:	795b      	ldrb	r3, [r3, #5]
100076ec:	b29b      	uxth	r3, r3
100076ee:	18d3      	adds	r3, r2, r3
100076f0:	b29a      	uxth	r2, r3
100076f2:	4baf      	ldr	r3, [pc, #700]	; (100079b0 <main+0x420>)
100076f4:	801a      	strh	r2, [r3, #0]
		val_Pow_max = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
100076f6:	4baa      	ldr	r3, [pc, #680]	; (100079a0 <main+0x410>)
100076f8:	799b      	ldrb	r3, [r3, #6]
100076fa:	b29b      	uxth	r3, r3
100076fc:	021b      	lsls	r3, r3, #8
100076fe:	b29a      	uxth	r2, r3
10007700:	4ba7      	ldr	r3, [pc, #668]	; (100079a0 <main+0x410>)
10007702:	79db      	ldrb	r3, [r3, #7]
10007704:	b29b      	uxth	r3, r3
10007706:	18d3      	adds	r3, r2, r3
10007708:	b29a      	uxth	r2, r3
1000770a:	4baa      	ldr	r3, [pc, #680]	; (100079b4 <main+0x424>)
1000770c:	801a      	strh	r2, [r3, #0]
		val_Spannung_min = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
1000770e:	4ba4      	ldr	r3, [pc, #656]	; (100079a0 <main+0x410>)
10007710:	7a1b      	ldrb	r3, [r3, #8]
10007712:	b29b      	uxth	r3, r3
10007714:	021b      	lsls	r3, r3, #8
10007716:	b29a      	uxth	r2, r3
10007718:	4ba1      	ldr	r3, [pc, #644]	; (100079a0 <main+0x410>)
1000771a:	7a5b      	ldrb	r3, [r3, #9]
1000771c:	b29b      	uxth	r3, r3
1000771e:	18d3      	adds	r3, r2, r3
10007720:	b29a      	uxth	r2, r3
10007722:	4ba5      	ldr	r3, [pc, #660]	; (100079b8 <main+0x428>)
10007724:	801a      	strh	r2, [r3, #0]
		val_Spannung_max = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
10007726:	4b9e      	ldr	r3, [pc, #632]	; (100079a0 <main+0x410>)
10007728:	7a9b      	ldrb	r3, [r3, #10]
1000772a:	b29b      	uxth	r3, r3
1000772c:	021b      	lsls	r3, r3, #8
1000772e:	b29a      	uxth	r2, r3
10007730:	4b9b      	ldr	r3, [pc, #620]	; (100079a0 <main+0x410>)
10007732:	7adb      	ldrb	r3, [r3, #11]
10007734:	b29b      	uxth	r3, r3
10007736:	18d3      	adds	r3, r2, r3
10007738:	b29a      	uxth	r2, r3
1000773a:	4ba0      	ldr	r3, [pc, #640]	; (100079bc <main+0x42c>)
1000773c:	801a      	strh	r2, [r3, #0]
		led_grupp = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
1000773e:	4b98      	ldr	r3, [pc, #608]	; (100079a0 <main+0x410>)
10007740:	7b1b      	ldrb	r3, [r3, #12]
10007742:	b29b      	uxth	r3, r3
10007744:	021b      	lsls	r3, r3, #8
10007746:	b29a      	uxth	r2, r3
10007748:	4b95      	ldr	r3, [pc, #596]	; (100079a0 <main+0x410>)
1000774a:	7b5b      	ldrb	r3, [r3, #13]
1000774c:	b29b      	uxth	r3, r3
1000774e:	18d3      	adds	r3, r2, r3
10007750:	b29a      	uxth	r2, r3
10007752:	4b9b      	ldr	r3, [pc, #620]	; (100079c0 <main+0x430>)
10007754:	801a      	strh	r2, [r3, #0]
		led_Strom = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
10007756:	4b92      	ldr	r3, [pc, #584]	; (100079a0 <main+0x410>)
10007758:	7b9b      	ldrb	r3, [r3, #14]
1000775a:	b29b      	uxth	r3, r3
1000775c:	021b      	lsls	r3, r3, #8
1000775e:	b29a      	uxth	r2, r3
10007760:	4b8f      	ldr	r3, [pc, #572]	; (100079a0 <main+0x410>)
10007762:	7bdb      	ldrb	r3, [r3, #15]
10007764:	b29b      	uxth	r3, r3
10007766:	18d3      	adds	r3, r2, r3
10007768:	b29a      	uxth	r2, r3
1000776a:	4b96      	ldr	r3, [pc, #600]	; (100079c4 <main+0x434>)
1000776c:	801a      	strh	r2, [r3, #0]

  	   node_id_neu = 1;
1000776e:	4b96      	ldr	r3, [pc, #600]	; (100079c8 <main+0x438>)
10007770:	2201      	movs	r2, #1
10007772:	701a      	strb	r2, [r3, #0]
10007774:	e001      	b.n	1000777a <main+0x1ea>
	}
	else
	{
   sysiniValueB2();
10007776:	f7fa fb4f 	bl	10001e18 <sysiniValueB2>
	}

tester = read_akt_light_EEprom();
1000777a:	f7fa f9af 	bl	10001adc <read_akt_light_EEprom>
1000777e:	1c03      	adds	r3, r0, #0
10007780:	1c1a      	adds	r2, r3, #0
10007782:	4b7b      	ldr	r3, [pc, #492]	; (10007970 <main+0x3e0>)
10007784:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
10007786:	4b7a      	ldr	r3, [pc, #488]	; (10007970 <main+0x3e0>)
10007788:	681b      	ldr	r3, [r3, #0]
1000778a:	2b03      	cmp	r3, #3
1000778c:	d000      	beq.n	10007790 <main+0x200>
1000778e:	e082      	b.n	10007896 <main+0x306>
	{

		Dimm_Gamma = ReadBuffer2[0] ;
10007790:	4b83      	ldr	r3, [pc, #524]	; (100079a0 <main+0x410>)
10007792:	781a      	ldrb	r2, [r3, #0]
10007794:	4b8d      	ldr	r3, [pc, #564]	; (100079cc <main+0x43c>)
10007796:	701a      	strb	r2, [r3, #0]
		Dimm_Stufen = ReadBuffer2[1];
10007798:	4b81      	ldr	r3, [pc, #516]	; (100079a0 <main+0x410>)
1000779a:	785a      	ldrb	r2, [r3, #1]
1000779c:	4b8c      	ldr	r3, [pc, #560]	; (100079d0 <main+0x440>)
1000779e:	701a      	strb	r2, [r3, #0]
		Dimm_StufenGR = ReadBuffer2[2] ;
100077a0:	4b7f      	ldr	r3, [pc, #508]	; (100079a0 <main+0x410>)
100077a2:	789a      	ldrb	r2, [r3, #2]
100077a4:	4b8b      	ldr	r3, [pc, #556]	; (100079d4 <main+0x444>)
100077a6:	701a      	strb	r2, [r3, #0]
		Dimm_Valu = ReadBuffer2[3];
100077a8:	4b7d      	ldr	r3, [pc, #500]	; (100079a0 <main+0x410>)
100077aa:	78da      	ldrb	r2, [r3, #3]
100077ac:	4b8a      	ldr	r3, [pc, #552]	; (100079d8 <main+0x448>)
100077ae:	701a      	strb	r2, [r3, #0]
		Smooth_Value = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
100077b0:	4b7b      	ldr	r3, [pc, #492]	; (100079a0 <main+0x410>)
100077b2:	791b      	ldrb	r3, [r3, #4]
100077b4:	b29b      	uxth	r3, r3
100077b6:	021b      	lsls	r3, r3, #8
100077b8:	b29a      	uxth	r2, r3
100077ba:	4b79      	ldr	r3, [pc, #484]	; (100079a0 <main+0x410>)
100077bc:	795b      	ldrb	r3, [r3, #5]
100077be:	b29b      	uxth	r3, r3
100077c0:	18d3      	adds	r3, r2, r3
100077c2:	b29a      	uxth	r2, r3
100077c4:	4b85      	ldr	r3, [pc, #532]	; (100079dc <main+0x44c>)
100077c6:	801a      	strh	r2, [r3, #0]
		linearwalk_gen = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
100077c8:	4b75      	ldr	r3, [pc, #468]	; (100079a0 <main+0x410>)
100077ca:	799b      	ldrb	r3, [r3, #6]
100077cc:	b29b      	uxth	r3, r3
100077ce:	021b      	lsls	r3, r3, #8
100077d0:	b29a      	uxth	r2, r3
100077d2:	4b73      	ldr	r3, [pc, #460]	; (100079a0 <main+0x410>)
100077d4:	79db      	ldrb	r3, [r3, #7]
100077d6:	b29b      	uxth	r3, r3
100077d8:	18d3      	adds	r3, r2, r3
100077da:	b29a      	uxth	r2, r3
100077dc:	4b80      	ldr	r3, [pc, #512]	; (100079e0 <main+0x450>)
100077de:	801a      	strh	r2, [r3, #0]
		Farbe_wwcw_Quot_gen = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
100077e0:	4b6f      	ldr	r3, [pc, #444]	; (100079a0 <main+0x410>)
100077e2:	7a1b      	ldrb	r3, [r3, #8]
100077e4:	b29b      	uxth	r3, r3
100077e6:	021b      	lsls	r3, r3, #8
100077e8:	b29a      	uxth	r2, r3
100077ea:	4b6d      	ldr	r3, [pc, #436]	; (100079a0 <main+0x410>)
100077ec:	7a5b      	ldrb	r3, [r3, #9]
100077ee:	b29b      	uxth	r3, r3
100077f0:	18d3      	adds	r3, r2, r3
100077f2:	b29a      	uxth	r2, r3
100077f4:	4b7b      	ldr	r3, [pc, #492]	; (100079e4 <main+0x454>)
100077f6:	801a      	strh	r2, [r3, #0]
		Reserve_1 = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
100077f8:	4b69      	ldr	r3, [pc, #420]	; (100079a0 <main+0x410>)
100077fa:	7a9b      	ldrb	r3, [r3, #10]
100077fc:	b29b      	uxth	r3, r3
100077fe:	021b      	lsls	r3, r3, #8
10007800:	b29a      	uxth	r2, r3
10007802:	4b67      	ldr	r3, [pc, #412]	; (100079a0 <main+0x410>)
10007804:	7adb      	ldrb	r3, [r3, #11]
10007806:	b29b      	uxth	r3, r3
10007808:	18d3      	adds	r3, r2, r3
1000780a:	b29a      	uxth	r2, r3
1000780c:	4b76      	ldr	r3, [pc, #472]	; (100079e8 <main+0x458>)
1000780e:	801a      	strh	r2, [r3, #0]
		Dimm_Max_WW = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
10007810:	4b63      	ldr	r3, [pc, #396]	; (100079a0 <main+0x410>)
10007812:	7b1b      	ldrb	r3, [r3, #12]
10007814:	b29b      	uxth	r3, r3
10007816:	021b      	lsls	r3, r3, #8
10007818:	b29a      	uxth	r2, r3
1000781a:	4b61      	ldr	r3, [pc, #388]	; (100079a0 <main+0x410>)
1000781c:	7b5b      	ldrb	r3, [r3, #13]
1000781e:	b29b      	uxth	r3, r3
10007820:	18d3      	adds	r3, r2, r3
10007822:	b29a      	uxth	r2, r3
10007824:	4b71      	ldr	r3, [pc, #452]	; (100079ec <main+0x45c>)
10007826:	801a      	strh	r2, [r3, #0]
		Dimm_Max_CW = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
10007828:	4b5d      	ldr	r3, [pc, #372]	; (100079a0 <main+0x410>)
1000782a:	7b9b      	ldrb	r3, [r3, #14]
1000782c:	b29b      	uxth	r3, r3
1000782e:	021b      	lsls	r3, r3, #8
10007830:	b29a      	uxth	r2, r3
10007832:	4b5b      	ldr	r3, [pc, #364]	; (100079a0 <main+0x410>)
10007834:	7bdb      	ldrb	r3, [r3, #15]
10007836:	b29b      	uxth	r3, r3
10007838:	18d3      	adds	r3, r2, r3
1000783a:	b29a      	uxth	r2, r3
1000783c:	4b6c      	ldr	r3, [pc, #432]	; (100079f0 <main+0x460>)
1000783e:	801a      	strh	r2, [r3, #0]

	      linearwalk_ww1 = linearwalk_gen;
10007840:	4b67      	ldr	r3, [pc, #412]	; (100079e0 <main+0x450>)
10007842:	881a      	ldrh	r2, [r3, #0]
10007844:	4b6b      	ldr	r3, [pc, #428]	; (100079f4 <main+0x464>)
10007846:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww2 = linearwalk_gen;
10007848:	4b65      	ldr	r3, [pc, #404]	; (100079e0 <main+0x450>)
1000784a:	881a      	ldrh	r2, [r3, #0]
1000784c:	4b6a      	ldr	r3, [pc, #424]	; (100079f8 <main+0x468>)
1000784e:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw1 = linearwalk_gen;
10007850:	4b63      	ldr	r3, [pc, #396]	; (100079e0 <main+0x450>)
10007852:	881a      	ldrh	r2, [r3, #0]
10007854:	4b69      	ldr	r3, [pc, #420]	; (100079fc <main+0x46c>)
10007856:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw2 = linearwalk_gen;
10007858:	4b61      	ldr	r3, [pc, #388]	; (100079e0 <main+0x450>)
1000785a:	881a      	ldrh	r2, [r3, #0]
1000785c:	4b68      	ldr	r3, [pc, #416]	; (10007a00 <main+0x470>)
1000785e:	801a      	strh	r2, [r3, #0]

	      Farbe_ww1_Quot = Farbe_wwcw_Quot_gen>>8;
10007860:	4b60      	ldr	r3, [pc, #384]	; (100079e4 <main+0x454>)
10007862:	881b      	ldrh	r3, [r3, #0]
10007864:	0a1b      	lsrs	r3, r3, #8
10007866:	b29a      	uxth	r2, r3
10007868:	4b66      	ldr	r3, [pc, #408]	; (10007a04 <main+0x474>)
1000786a:	801a      	strh	r2, [r3, #0]
	      Farbe_cw1_Quot = Farbe_wwcw_Quot_gen>>8;
1000786c:	4b5d      	ldr	r3, [pc, #372]	; (100079e4 <main+0x454>)
1000786e:	881b      	ldrh	r3, [r3, #0]
10007870:	0a1b      	lsrs	r3, r3, #8
10007872:	b29a      	uxth	r2, r3
10007874:	4b64      	ldr	r3, [pc, #400]	; (10007a08 <main+0x478>)
10007876:	801a      	strh	r2, [r3, #0]
	      Farbe_ww2_Quot = Farbe_wwcw_Quot_gen & 0xff;
10007878:	4b5a      	ldr	r3, [pc, #360]	; (100079e4 <main+0x454>)
1000787a:	881b      	ldrh	r3, [r3, #0]
1000787c:	22ff      	movs	r2, #255	; 0xff
1000787e:	4013      	ands	r3, r2
10007880:	b29a      	uxth	r2, r3
10007882:	4b62      	ldr	r3, [pc, #392]	; (10007a0c <main+0x47c>)
10007884:	801a      	strh	r2, [r3, #0]
	      Farbe_cw2_Quot = Farbe_wwcw_Quot_gen & 0xff;
10007886:	4b57      	ldr	r3, [pc, #348]	; (100079e4 <main+0x454>)
10007888:	881b      	ldrh	r3, [r3, #0]
1000788a:	22ff      	movs	r2, #255	; 0xff
1000788c:	4013      	ands	r3, r2
1000788e:	b29a      	uxth	r2, r3
10007890:	4b5f      	ldr	r3, [pc, #380]	; (10007a10 <main+0x480>)
10007892:	801a      	strh	r2, [r3, #0]
10007894:	e001      	b.n	1000789a <main+0x30a>

	}
	else
	{
	sysiniValueB4();
10007896:	f7fa fafd 	bl	10001e94 <sysiniValueB4>
	}

tester = read_off_light_EEprom();
1000789a:	f7fa f947 	bl	10001b2c <read_off_light_EEprom>
1000789e:	1c03      	adds	r3, r0, #0
100078a0:	1c1a      	adds	r2, r3, #0
100078a2:	4b33      	ldr	r3, [pc, #204]	; (10007970 <main+0x3e0>)
100078a4:	601a      	str	r2, [r3, #0]
	if (tester == 0x03)
100078a6:	4b32      	ldr	r3, [pc, #200]	; (10007970 <main+0x3e0>)
100078a8:	681b      	ldr	r3, [r3, #0]
100078aa:	2b03      	cmp	r3, #3
100078ac:	d000      	beq.n	100078b0 <main+0x320>
100078ae:	e0c3      	b.n	10007a38 <main+0x4a8>
	{

		RegOnOff = ReadBuffer2[0] ;
100078b0:	4b3b      	ldr	r3, [pc, #236]	; (100079a0 <main+0x410>)
100078b2:	781a      	ldrb	r2, [r3, #0]
100078b4:	4b57      	ldr	r3, [pc, #348]	; (10007a14 <main+0x484>)
100078b6:	701a      	strb	r2, [r3, #0]
		RegOnOff2 = ReadBuffer2[1];
100078b8:	4b39      	ldr	r3, [pc, #228]	; (100079a0 <main+0x410>)
100078ba:	785a      	ldrb	r2, [r3, #1]
100078bc:	4b56      	ldr	r3, [pc, #344]	; (10007a18 <main+0x488>)
100078be:	701a      	strb	r2, [r3, #0]
		Reserve_2  = ReadBuffer2[2] * 0x100 + ReadBuffer2[3];
100078c0:	4b37      	ldr	r3, [pc, #220]	; (100079a0 <main+0x410>)
100078c2:	789b      	ldrb	r3, [r3, #2]
100078c4:	b29b      	uxth	r3, r3
100078c6:	021b      	lsls	r3, r3, #8
100078c8:	b29a      	uxth	r2, r3
100078ca:	4b35      	ldr	r3, [pc, #212]	; (100079a0 <main+0x410>)
100078cc:	78db      	ldrb	r3, [r3, #3]
100078ce:	b29b      	uxth	r3, r3
100078d0:	18d3      	adds	r3, r2, r3
100078d2:	b29a      	uxth	r2, r3
100078d4:	4b51      	ldr	r3, [pc, #324]	; (10007a1c <main+0x48c>)
100078d6:	801a      	strh	r2, [r3, #0]
		dimOff_Ww = ReadBuffer2[4] * 0x100 + ReadBuffer2[5];
100078d8:	4b31      	ldr	r3, [pc, #196]	; (100079a0 <main+0x410>)
100078da:	791b      	ldrb	r3, [r3, #4]
100078dc:	b29b      	uxth	r3, r3
100078de:	021b      	lsls	r3, r3, #8
100078e0:	b29a      	uxth	r2, r3
100078e2:	4b2f      	ldr	r3, [pc, #188]	; (100079a0 <main+0x410>)
100078e4:	795b      	ldrb	r3, [r3, #5]
100078e6:	b29b      	uxth	r3, r3
100078e8:	18d3      	adds	r3, r2, r3
100078ea:	b29a      	uxth	r2, r3
100078ec:	4b4c      	ldr	r3, [pc, #304]	; (10007a20 <main+0x490>)
100078ee:	801a      	strh	r2, [r3, #0]
		dimOff_Cw = ReadBuffer2[6] * 0x100 + ReadBuffer2[7];
100078f0:	4b2b      	ldr	r3, [pc, #172]	; (100079a0 <main+0x410>)
100078f2:	799b      	ldrb	r3, [r3, #6]
100078f4:	b29b      	uxth	r3, r3
100078f6:	021b      	lsls	r3, r3, #8
100078f8:	b29a      	uxth	r2, r3
100078fa:	4b29      	ldr	r3, [pc, #164]	; (100079a0 <main+0x410>)
100078fc:	79db      	ldrb	r3, [r3, #7]
100078fe:	b29b      	uxth	r3, r3
10007900:	18d3      	adds	r3, r2, r3
10007902:	b29a      	uxth	r2, r3
10007904:	4b47      	ldr	r3, [pc, #284]	; (10007a24 <main+0x494>)
10007906:	801a      	strh	r2, [r3, #0]
		dimNorm1_Ww  = ReadBuffer2[8] * 0x100 + ReadBuffer2[9];
10007908:	4b25      	ldr	r3, [pc, #148]	; (100079a0 <main+0x410>)
1000790a:	7a1b      	ldrb	r3, [r3, #8]
1000790c:	b29b      	uxth	r3, r3
1000790e:	021b      	lsls	r3, r3, #8
10007910:	b29a      	uxth	r2, r3
10007912:	4b23      	ldr	r3, [pc, #140]	; (100079a0 <main+0x410>)
10007914:	7a5b      	ldrb	r3, [r3, #9]
10007916:	b29b      	uxth	r3, r3
10007918:	18d3      	adds	r3, r2, r3
1000791a:	b29a      	uxth	r2, r3
1000791c:	4b42      	ldr	r3, [pc, #264]	; (10007a28 <main+0x498>)
1000791e:	801a      	strh	r2, [r3, #0]
		dimNorm1_Cw = ReadBuffer2[10] * 0x100 + ReadBuffer2[11];
10007920:	4b1f      	ldr	r3, [pc, #124]	; (100079a0 <main+0x410>)
10007922:	7a9b      	ldrb	r3, [r3, #10]
10007924:	b29b      	uxth	r3, r3
10007926:	021b      	lsls	r3, r3, #8
10007928:	b29a      	uxth	r2, r3
1000792a:	4b1d      	ldr	r3, [pc, #116]	; (100079a0 <main+0x410>)
1000792c:	7adb      	ldrb	r3, [r3, #11]
1000792e:	b29b      	uxth	r3, r3
10007930:	18d3      	adds	r3, r2, r3
10007932:	b29a      	uxth	r2, r3
10007934:	4b3d      	ldr	r3, [pc, #244]	; (10007a2c <main+0x49c>)
10007936:	801a      	strh	r2, [r3, #0]
		dimNorm2_Ww = ReadBuffer2[12] * 0x100 + ReadBuffer2[13];
10007938:	4b19      	ldr	r3, [pc, #100]	; (100079a0 <main+0x410>)
1000793a:	7b1b      	ldrb	r3, [r3, #12]
1000793c:	b29b      	uxth	r3, r3
1000793e:	021b      	lsls	r3, r3, #8
10007940:	b29a      	uxth	r2, r3
10007942:	4b17      	ldr	r3, [pc, #92]	; (100079a0 <main+0x410>)
10007944:	7b5b      	ldrb	r3, [r3, #13]
10007946:	b29b      	uxth	r3, r3
10007948:	18d3      	adds	r3, r2, r3
1000794a:	b29a      	uxth	r2, r3
1000794c:	4b38      	ldr	r3, [pc, #224]	; (10007a30 <main+0x4a0>)
1000794e:	801a      	strh	r2, [r3, #0]
		dimNorm2_Cw = ReadBuffer2[14] * 0x100 + ReadBuffer2[15];
10007950:	4b13      	ldr	r3, [pc, #76]	; (100079a0 <main+0x410>)
10007952:	7b9b      	ldrb	r3, [r3, #14]
10007954:	b29b      	uxth	r3, r3
10007956:	021b      	lsls	r3, r3, #8
10007958:	b29a      	uxth	r2, r3
1000795a:	4b11      	ldr	r3, [pc, #68]	; (100079a0 <main+0x410>)
1000795c:	7bdb      	ldrb	r3, [r3, #15]
1000795e:	b29b      	uxth	r3, r3
10007960:	18d3      	adds	r3, r2, r3
10007962:	b29a      	uxth	r2, r3
10007964:	4b33      	ldr	r3, [pc, #204]	; (10007a34 <main+0x4a4>)
10007966:	801a      	strh	r2, [r3, #0]
10007968:	e068      	b.n	10007a3c <main+0x4ac>
1000796a:	46c0      	nop			; (mov r8, r8)
1000796c:	20000c2c 	.word	0x20000c2c
10007970:	20000c28 	.word	0x20000c28
10007974:	20000890 	.word	0x20000890
10007978:	20000830 	.word	0x20000830
1000797c:	200008a8 	.word	0x200008a8
10007980:	200007f0 	.word	0x200007f0
10007984:	200008b4 	.word	0x200008b4
10007988:	2000083c 	.word	0x2000083c
1000798c:	200007fc 	.word	0x200007fc
10007990:	200007f2 	.word	0x200007f2
10007994:	2000082e 	.word	0x2000082e
10007998:	20000816 	.word	0x20000816
1000799c:	20000904 	.word	0x20000904
100079a0:	20000848 	.word	0x20000848
100079a4:	20000844 	.word	0x20000844
100079a8:	20000836 	.word	0x20000836
100079ac:	20000860 	.word	0x20000860
100079b0:	2000085c 	.word	0x2000085c
100079b4:	200008f6 	.word	0x200008f6
100079b8:	2000083a 	.word	0x2000083a
100079bc:	200008be 	.word	0x200008be
100079c0:	20000834 	.word	0x20000834
100079c4:	20000858 	.word	0x20000858
100079c8:	200007ca 	.word	0x200007ca
100079cc:	20000862 	.word	0x20000862
100079d0:	20000840 	.word	0x20000840
100079d4:	2000088a 	.word	0x2000088a
100079d8:	20000814 	.word	0x20000814
100079dc:	200008aa 	.word	0x200008aa
100079e0:	2000054a 	.word	0x2000054a
100079e4:	200008a0 	.word	0x200008a0
100079e8:	200008b8 	.word	0x200008b8
100079ec:	20000838 	.word	0x20000838
100079f0:	2000088c 	.word	0x2000088c
100079f4:	200007ec 	.word	0x200007ec
100079f8:	20000842 	.word	0x20000842
100079fc:	20000908 	.word	0x20000908
10007a00:	2000083e 	.word	0x2000083e
10007a04:	20000832 	.word	0x20000832
10007a08:	200008f4 	.word	0x200008f4
10007a0c:	2000081c 	.word	0x2000081c
10007a10:	200008a6 	.word	0x200008a6
10007a14:	2000085a 	.word	0x2000085a
10007a18:	20000818 	.word	0x20000818
10007a1c:	200007f4 	.word	0x200007f4
10007a20:	20000900 	.word	0x20000900
10007a24:	20000864 	.word	0x20000864
10007a28:	200008a4 	.word	0x200008a4
10007a2c:	200008b2 	.word	0x200008b2
10007a30:	200007c8 	.word	0x200007c8
10007a34:	20000970 	.word	0x20000970


	}
	else
	{
	sysiniValueB5();
10007a38:	f7fa faa0 	bl	10001f7c <sysiniValueB5>
	}



		// Übergabe Variablen
	    new_data_fill();
10007a3c:	f7f9 fbf8 	bl	10001230 <new_data_fill>

		// Start Farbberechnungen

		  bcuInit();
10007a40:	f7fa fad4 	bl	10001fec <bcuInit>
		  linearwalk_gen = 100;
10007a44:	4bce      	ldr	r3, [pc, #824]	; (10007d80 <main+0x7f0>)
10007a46:	2264      	movs	r2, #100	; 0x64
10007a48:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww1 = linearwalk_gen;//n+l
10007a4a:	4bcd      	ldr	r3, [pc, #820]	; (10007d80 <main+0x7f0>)
10007a4c:	881a      	ldrh	r2, [r3, #0]
10007a4e:	4bcd      	ldr	r3, [pc, #820]	; (10007d84 <main+0x7f4>)
10007a50:	801a      	strh	r2, [r3, #0]
	      linearwalk_ww2 = linearwalk_gen;//n+l
10007a52:	4bcb      	ldr	r3, [pc, #812]	; (10007d80 <main+0x7f0>)
10007a54:	881a      	ldrh	r2, [r3, #0]
10007a56:	4bcc      	ldr	r3, [pc, #816]	; (10007d88 <main+0x7f8>)
10007a58:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw1 = linearwalk_gen;//n+l
10007a5a:	4bc9      	ldr	r3, [pc, #804]	; (10007d80 <main+0x7f0>)
10007a5c:	881a      	ldrh	r2, [r3, #0]
10007a5e:	4bcb      	ldr	r3, [pc, #812]	; (10007d8c <main+0x7fc>)
10007a60:	801a      	strh	r2, [r3, #0]
	      linearwalk_cw2 = linearwalk_gen;  //n+l
10007a62:	4bc7      	ldr	r3, [pc, #796]	; (10007d80 <main+0x7f0>)
10007a64:	881a      	ldrh	r2, [r3, #0]
10007a66:	4bca      	ldr	r3, [pc, #808]	; (10007d90 <main+0x800>)
10007a68:	801a      	strh	r2, [r3, #0]

			 dimAkt_Ww =  0x07ff;//n+l
10007a6a:	4bca      	ldr	r3, [pc, #808]	; (10007d94 <main+0x804>)
10007a6c:	4aca      	ldr	r2, [pc, #808]	; (10007d98 <main+0x808>)
10007a6e:	801a      	strh	r2, [r3, #0]
			 dimAkt_Cw =  0x07ff;//n+l
10007a70:	4bca      	ldr	r3, [pc, #808]	; (10007d9c <main+0x80c>)
10007a72:	4ac9      	ldr	r2, [pc, #804]	; (10007d98 <main+0x808>)
10007a74:	801a      	strh	r2, [r3, #0]
	//	  bcudirAktBerechnung();//n+l
	//	  bcuUebergabe();


   //Placeholder for user application code. The while loop below can be replaced with user application code.
   TimerId = SYSTIMER_CreateTimer(ONESEC,SYSTIMER_MODE_PERIODIC,(void*)LED_Toggle_EverySec,NULL);
10007a76:	4aca      	ldr	r2, [pc, #808]	; (10007da0 <main+0x810>)
10007a78:	4bca      	ldr	r3, [pc, #808]	; (10007da4 <main+0x814>)
10007a7a:	1c10      	adds	r0, r2, #0
10007a7c:	2101      	movs	r1, #1
10007a7e:	1c1a      	adds	r2, r3, #0
10007a80:	2300      	movs	r3, #0
10007a82:	f7fc ff59 	bl	10004938 <SYSTIMER_CreateTimer>
10007a86:	1c03      	adds	r3, r0, #0
10007a88:	617b      	str	r3, [r7, #20]
    if(TimerId != 0U)
10007a8a:	697b      	ldr	r3, [r7, #20]
10007a8c:	2b00      	cmp	r3, #0
10007a8e:	d005      	beq.n	10007a9c <main+0x50c>
    {
      status = SYSTIMER_StartTimer(TimerId);
10007a90:	697b      	ldr	r3, [r7, #20]
10007a92:	1c18      	adds	r0, r3, #0
10007a94:	f7fc fff0 	bl	10004a78 <SYSTIMER_StartTimer>
10007a98:	1c03      	adds	r3, r0, #0
10007a9a:	613b      	str	r3, [r7, #16]
    {
      // Timer ID Can not be zero
    }
    //____________________________________________

    Timer1M = SYSTIMER_CreateTimer(T1milliSEC,SYSTIMER_MODE_PERIODIC,(void*)Time1msec,NULL);
10007a9c:	23fa      	movs	r3, #250	; 0xfa
10007a9e:	009a      	lsls	r2, r3, #2
10007aa0:	4bc1      	ldr	r3, [pc, #772]	; (10007da8 <main+0x818>)
10007aa2:	1c10      	adds	r0, r2, #0
10007aa4:	2101      	movs	r1, #1
10007aa6:	1c1a      	adds	r2, r3, #0
10007aa8:	2300      	movs	r3, #0
10007aaa:	f7fc ff45 	bl	10004938 <SYSTIMER_CreateTimer>
10007aae:	1c03      	adds	r3, r0, #0
10007ab0:	60fb      	str	r3, [r7, #12]
     if(Timer1M != 0U)
10007ab2:	68fb      	ldr	r3, [r7, #12]
10007ab4:	2b00      	cmp	r3, #0
10007ab6:	d005      	beq.n	10007ac4 <main+0x534>
     {
       status1M = SYSTIMER_StartTimer(Timer1M);
10007ab8:	68fb      	ldr	r3, [r7, #12]
10007aba:	1c18      	adds	r0, r3, #0
10007abc:	f7fc ffdc 	bl	10004a78 <SYSTIMER_StartTimer>
10007ac0:	1c03      	adds	r3, r0, #0
10007ac2:	60bb      	str	r3, [r7, #8]
     else
     {
     }
    //____________________________________________

     Timer20M = SYSTIMER_CreateTimer(T20milliSEC,SYSTIMER_MODE_PERIODIC,(void*)Time20msec,NULL);
10007ac4:	4ab9      	ldr	r2, [pc, #740]	; (10007dac <main+0x81c>)
10007ac6:	4bba      	ldr	r3, [pc, #744]	; (10007db0 <main+0x820>)
10007ac8:	1c10      	adds	r0, r2, #0
10007aca:	2101      	movs	r1, #1
10007acc:	1c1a      	adds	r2, r3, #0
10007ace:	2300      	movs	r3, #0
10007ad0:	f7fc ff32 	bl	10004938 <SYSTIMER_CreateTimer>
10007ad4:	1c03      	adds	r3, r0, #0
10007ad6:	607b      	str	r3, [r7, #4]
      if(Timer20M != 0U)
10007ad8:	687b      	ldr	r3, [r7, #4]
10007ada:	2b00      	cmp	r3, #0
10007adc:	d005      	beq.n	10007aea <main+0x55a>
      {
        status20M = SYSTIMER_StartTimer(Timer20M);
10007ade:	687b      	ldr	r3, [r7, #4]
10007ae0:	1c18      	adds	r0, r3, #0
10007ae2:	f7fc ffc9 	bl	10004a78 <SYSTIMER_StartTimer>
10007ae6:	1c03      	adds	r3, r0, #0
10007ae8:	603b      	str	r3, [r7, #0]
      }

	//START hardware ###################################################################################


    DIGITAL_IO_SetOutputHigh(&xmc_lin_en);
10007aea:	4bb2      	ldr	r3, [pc, #712]	; (10007db4 <main+0x824>)
10007aec:	1c18      	adds	r0, r3, #0
10007aee:	f7ff fcfd 	bl	100074ec <DIGITAL_IO_SetOutputHigh>
	DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
10007af2:	4bb1      	ldr	r3, [pc, #708]	; (10007db8 <main+0x828>)
10007af4:	1c18      	adds	r0, r3, #0
10007af6:	f7ff fcf9 	bl	100074ec <DIGITAL_IO_SetOutputHigh>
   // analog_start () ;
    ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
10007afa:	4bb0      	ldr	r3, [pc, #704]	; (10007dbc <main+0x82c>)
10007afc:	1c18      	adds	r0, r3, #0
10007afe:	f7ff fb51 	bl	100071a4 <ADC_MEASUREMENT_ADV_SoftwareTrigger>
	//#############################################

	while(1U)
	{

		if(   UART_Receive(&UART_1, ReadData, 1) == UART_STATUS_SUCCESS)
10007b02:	4aaf      	ldr	r2, [pc, #700]	; (10007dc0 <main+0x830>)
10007b04:	4baf      	ldr	r3, [pc, #700]	; (10007dc4 <main+0x834>)
10007b06:	1c10      	adds	r0, r2, #0
10007b08:	1c19      	adds	r1, r3, #0
10007b0a:	2201      	movs	r2, #1
10007b0c:	f7fc f87e 	bl	10003c0c <UART_Receive>
10007b10:	1e03      	subs	r3, r0, #0
10007b12:	d001      	beq.n	10007b18 <main+0x588>
10007b14:	f001 fc05 	bl	10009322 <main+0x1d92>
		{
			while(UART_1.runtime->rx_busy)
10007b18:	46c0      	nop			; (mov r8, r8)
10007b1a:	4ba9      	ldr	r3, [pc, #676]	; (10007dc0 <main+0x830>)
10007b1c:	689b      	ldr	r3, [r3, #8]
10007b1e:	7e5b      	ldrb	r3, [r3, #25]
10007b20:	b2db      	uxtb	r3, r3
10007b22:	2b00      	cmp	r3, #0
10007b24:	d1f9      	bne.n	10007b1a <main+0x58a>
		 	}



			 //START UART ###################################################################################
			 if ( charcount == 0 && synclevel == 0 && ReadData[0] == 0x4C )
10007b26:	4ba8      	ldr	r3, [pc, #672]	; (10007dc8 <main+0x838>)
10007b28:	781b      	ldrb	r3, [r3, #0]
10007b2a:	2b00      	cmp	r3, #0
10007b2c:	d10e      	bne.n	10007b4c <main+0x5bc>
10007b2e:	4ba7      	ldr	r3, [pc, #668]	; (10007dcc <main+0x83c>)
10007b30:	781b      	ldrb	r3, [r3, #0]
10007b32:	2b00      	cmp	r3, #0
10007b34:	d10a      	bne.n	10007b4c <main+0x5bc>
10007b36:	4ba3      	ldr	r3, [pc, #652]	; (10007dc4 <main+0x834>)
10007b38:	781b      	ldrb	r3, [r3, #0]
10007b3a:	2b4c      	cmp	r3, #76	; 0x4c
10007b3c:	d106      	bne.n	10007b4c <main+0x5bc>
			 {
			 	charcount = 1;
10007b3e:	4ba2      	ldr	r3, [pc, #648]	; (10007dc8 <main+0x838>)
10007b40:	2201      	movs	r2, #1
10007b42:	701a      	strb	r2, [r3, #0]
			 	synclevel = 1;
10007b44:	4ba1      	ldr	r3, [pc, #644]	; (10007dcc <main+0x83c>)
10007b46:	2201      	movs	r2, #1
10007b48:	701a      	strb	r2, [r3, #0]
10007b4a:	e0b4      	b.n	10007cb6 <main+0x726>
			 }
			 else if (  charcount == 1 && synclevel == 1 && ReadData[0] == 0x49 )
10007b4c:	4b9e      	ldr	r3, [pc, #632]	; (10007dc8 <main+0x838>)
10007b4e:	781b      	ldrb	r3, [r3, #0]
10007b50:	2b01      	cmp	r3, #1
10007b52:	d10e      	bne.n	10007b72 <main+0x5e2>
10007b54:	4b9d      	ldr	r3, [pc, #628]	; (10007dcc <main+0x83c>)
10007b56:	781b      	ldrb	r3, [r3, #0]
10007b58:	2b01      	cmp	r3, #1
10007b5a:	d10a      	bne.n	10007b72 <main+0x5e2>
10007b5c:	4b99      	ldr	r3, [pc, #612]	; (10007dc4 <main+0x834>)
10007b5e:	781b      	ldrb	r3, [r3, #0]
10007b60:	2b49      	cmp	r3, #73	; 0x49
10007b62:	d106      	bne.n	10007b72 <main+0x5e2>
			 {
			 	charcount = 2;
10007b64:	4b98      	ldr	r3, [pc, #608]	; (10007dc8 <main+0x838>)
10007b66:	2202      	movs	r2, #2
10007b68:	701a      	strb	r2, [r3, #0]
			 	synclevel = 2;
10007b6a:	4b98      	ldr	r3, [pc, #608]	; (10007dcc <main+0x83c>)
10007b6c:	2202      	movs	r2, #2
10007b6e:	701a      	strb	r2, [r3, #0]
10007b70:	e0a1      	b.n	10007cb6 <main+0x726>
			 }
			 else if (  charcount ==2 && synclevel == 2 && ReadData[0] == 0x4E )
10007b72:	4b95      	ldr	r3, [pc, #596]	; (10007dc8 <main+0x838>)
10007b74:	781b      	ldrb	r3, [r3, #0]
10007b76:	2b02      	cmp	r3, #2
10007b78:	d10e      	bne.n	10007b98 <main+0x608>
10007b7a:	4b94      	ldr	r3, [pc, #592]	; (10007dcc <main+0x83c>)
10007b7c:	781b      	ldrb	r3, [r3, #0]
10007b7e:	2b02      	cmp	r3, #2
10007b80:	d10a      	bne.n	10007b98 <main+0x608>
10007b82:	4b90      	ldr	r3, [pc, #576]	; (10007dc4 <main+0x834>)
10007b84:	781b      	ldrb	r3, [r3, #0]
10007b86:	2b4e      	cmp	r3, #78	; 0x4e
10007b88:	d106      	bne.n	10007b98 <main+0x608>
			 {
			 	charcount = 3;
10007b8a:	4b8f      	ldr	r3, [pc, #572]	; (10007dc8 <main+0x838>)
10007b8c:	2203      	movs	r2, #3
10007b8e:	701a      	strb	r2, [r3, #0]
			 	synclevel = 3;
10007b90:	4b8e      	ldr	r3, [pc, #568]	; (10007dcc <main+0x83c>)
10007b92:	2203      	movs	r2, #3
10007b94:	701a      	strb	r2, [r3, #0]
10007b96:	e08e      	b.n	10007cb6 <main+0x726>
			 }
			 else if (  charcount == 3 && synclevel == 3 )
10007b98:	4b8b      	ldr	r3, [pc, #556]	; (10007dc8 <main+0x838>)
10007b9a:	781b      	ldrb	r3, [r3, #0]
10007b9c:	2b03      	cmp	r3, #3
10007b9e:	d10b      	bne.n	10007bb8 <main+0x628>
10007ba0:	4b8a      	ldr	r3, [pc, #552]	; (10007dcc <main+0x83c>)
10007ba2:	781b      	ldrb	r3, [r3, #0]
10007ba4:	2b03      	cmp	r3, #3
10007ba6:	d107      	bne.n	10007bb8 <main+0x628>
			 {
			 	charcount = 4;
10007ba8:	4b87      	ldr	r3, [pc, #540]	; (10007dc8 <main+0x838>)
10007baa:	2204      	movs	r2, #4
10007bac:	701a      	strb	r2, [r3, #0]
			 	node_id_resi = ReadData[0];
10007bae:	4b85      	ldr	r3, [pc, #532]	; (10007dc4 <main+0x834>)
10007bb0:	781a      	ldrb	r2, [r3, #0]
10007bb2:	4b87      	ldr	r3, [pc, #540]	; (10007dd0 <main+0x840>)
10007bb4:	701a      	strb	r2, [r3, #0]
10007bb6:	e07e      	b.n	10007cb6 <main+0x726>
			 }
			 else if (  charcount == 4 && synclevel == 3 )
10007bb8:	4b83      	ldr	r3, [pc, #524]	; (10007dc8 <main+0x838>)
10007bba:	781b      	ldrb	r3, [r3, #0]
10007bbc:	2b04      	cmp	r3, #4
10007bbe:	d10b      	bne.n	10007bd8 <main+0x648>
10007bc0:	4b82      	ldr	r3, [pc, #520]	; (10007dcc <main+0x83c>)
10007bc2:	781b      	ldrb	r3, [r3, #0]
10007bc4:	2b03      	cmp	r3, #3
10007bc6:	d107      	bne.n	10007bd8 <main+0x648>
			 {
			 	charcount = 5;
10007bc8:	4b7f      	ldr	r3, [pc, #508]	; (10007dc8 <main+0x838>)
10007bca:	2205      	movs	r2, #5
10007bcc:	701a      	strb	r2, [r3, #0]
			 	framelength = ReadData[0];
10007bce:	4b7d      	ldr	r3, [pc, #500]	; (10007dc4 <main+0x834>)
10007bd0:	781a      	ldrb	r2, [r3, #0]
10007bd2:	4b80      	ldr	r3, [pc, #512]	; (10007dd4 <main+0x844>)
10007bd4:	701a      	strb	r2, [r3, #0]
10007bd6:	e06e      	b.n	10007cb6 <main+0x726>
			 }
			 else if ( charcount == 5 && synclevel == 3 )
10007bd8:	4b7b      	ldr	r3, [pc, #492]	; (10007dc8 <main+0x838>)
10007bda:	781b      	ldrb	r3, [r3, #0]
10007bdc:	2b05      	cmp	r3, #5
10007bde:	d10b      	bne.n	10007bf8 <main+0x668>
10007be0:	4b7a      	ldr	r3, [pc, #488]	; (10007dcc <main+0x83c>)
10007be2:	781b      	ldrb	r3, [r3, #0]
10007be4:	2b03      	cmp	r3, #3
10007be6:	d107      	bne.n	10007bf8 <main+0x668>
			 {
			 	charcount = 6;
10007be8:	4b77      	ldr	r3, [pc, #476]	; (10007dc8 <main+0x838>)
10007bea:	2206      	movs	r2, #6
10007bec:	701a      	strb	r2, [r3, #0]
		 		command = ReadData[0];
10007bee:	4b75      	ldr	r3, [pc, #468]	; (10007dc4 <main+0x834>)
10007bf0:	781a      	ldrb	r2, [r3, #0]
10007bf2:	4b79      	ldr	r3, [pc, #484]	; (10007dd8 <main+0x848>)
10007bf4:	701a      	strb	r2, [r3, #0]
10007bf6:	e05e      	b.n	10007cb6 <main+0x726>
			 }
			 else if ( charcount == 6 && synclevel == 3 )
10007bf8:	4b73      	ldr	r3, [pc, #460]	; (10007dc8 <main+0x838>)
10007bfa:	781b      	ldrb	r3, [r3, #0]
10007bfc:	2b06      	cmp	r3, #6
10007bfe:	d10b      	bne.n	10007c18 <main+0x688>
10007c00:	4b72      	ldr	r3, [pc, #456]	; (10007dcc <main+0x83c>)
10007c02:	781b      	ldrb	r3, [r3, #0]
10007c04:	2b03      	cmp	r3, #3
10007c06:	d107      	bne.n	10007c18 <main+0x688>
			 {
			 	charcount = 7;
10007c08:	4b6f      	ldr	r3, [pc, #444]	; (10007dc8 <main+0x838>)
10007c0a:	2207      	movs	r2, #7
10007c0c:	701a      	strb	r2, [r3, #0]
			 	ReadData[1] = ReadData[0];
10007c0e:	4b6d      	ldr	r3, [pc, #436]	; (10007dc4 <main+0x834>)
10007c10:	781a      	ldrb	r2, [r3, #0]
10007c12:	4b6c      	ldr	r3, [pc, #432]	; (10007dc4 <main+0x834>)
10007c14:	705a      	strb	r2, [r3, #1]
10007c16:	e04e      	b.n	10007cb6 <main+0x726>
			 }
			 else if ( charcount == 7 && synclevel == 3 )
10007c18:	4b6b      	ldr	r3, [pc, #428]	; (10007dc8 <main+0x838>)
10007c1a:	781b      	ldrb	r3, [r3, #0]
10007c1c:	2b07      	cmp	r3, #7
10007c1e:	d10b      	bne.n	10007c38 <main+0x6a8>
10007c20:	4b6a      	ldr	r3, [pc, #424]	; (10007dcc <main+0x83c>)
10007c22:	781b      	ldrb	r3, [r3, #0]
10007c24:	2b03      	cmp	r3, #3
10007c26:	d107      	bne.n	10007c38 <main+0x6a8>
			 {
			 	charcount = 8;
10007c28:	4b67      	ldr	r3, [pc, #412]	; (10007dc8 <main+0x838>)
10007c2a:	2208      	movs	r2, #8
10007c2c:	701a      	strb	r2, [r3, #0]
			 	ReadData[2] = ReadData[0];
10007c2e:	4b65      	ldr	r3, [pc, #404]	; (10007dc4 <main+0x834>)
10007c30:	781a      	ldrb	r2, [r3, #0]
10007c32:	4b64      	ldr	r3, [pc, #400]	; (10007dc4 <main+0x834>)
10007c34:	709a      	strb	r2, [r3, #2]
10007c36:	e03e      	b.n	10007cb6 <main+0x726>
			 }
			 else if ( charcount == 8 && synclevel == 3 )
10007c38:	4b63      	ldr	r3, [pc, #396]	; (10007dc8 <main+0x838>)
10007c3a:	781b      	ldrb	r3, [r3, #0]
10007c3c:	2b08      	cmp	r3, #8
10007c3e:	d10b      	bne.n	10007c58 <main+0x6c8>
10007c40:	4b62      	ldr	r3, [pc, #392]	; (10007dcc <main+0x83c>)
10007c42:	781b      	ldrb	r3, [r3, #0]
10007c44:	2b03      	cmp	r3, #3
10007c46:	d107      	bne.n	10007c58 <main+0x6c8>
			 {
			 	charcount = 9;
10007c48:	4b5f      	ldr	r3, [pc, #380]	; (10007dc8 <main+0x838>)
10007c4a:	2209      	movs	r2, #9
10007c4c:	701a      	strb	r2, [r3, #0]
			 	ReadData[3] = ReadData[0];
10007c4e:	4b5d      	ldr	r3, [pc, #372]	; (10007dc4 <main+0x834>)
10007c50:	781a      	ldrb	r2, [r3, #0]
10007c52:	4b5c      	ldr	r3, [pc, #368]	; (10007dc4 <main+0x834>)
10007c54:	70da      	strb	r2, [r3, #3]
10007c56:	e02e      	b.n	10007cb6 <main+0x726>
			 }
			 else if ( charcount == 9 && synclevel == 3 )
10007c58:	4b5b      	ldr	r3, [pc, #364]	; (10007dc8 <main+0x838>)
10007c5a:	781b      	ldrb	r3, [r3, #0]
10007c5c:	2b09      	cmp	r3, #9
10007c5e:	d10b      	bne.n	10007c78 <main+0x6e8>
10007c60:	4b5a      	ldr	r3, [pc, #360]	; (10007dcc <main+0x83c>)
10007c62:	781b      	ldrb	r3, [r3, #0]
10007c64:	2b03      	cmp	r3, #3
10007c66:	d107      	bne.n	10007c78 <main+0x6e8>
			 {
			 	charcount = 10;
10007c68:	4b57      	ldr	r3, [pc, #348]	; (10007dc8 <main+0x838>)
10007c6a:	220a      	movs	r2, #10
10007c6c:	701a      	strb	r2, [r3, #0]
			 	ReadData[4] = ReadData[0];
10007c6e:	4b55      	ldr	r3, [pc, #340]	; (10007dc4 <main+0x834>)
10007c70:	781a      	ldrb	r2, [r3, #0]
10007c72:	4b54      	ldr	r3, [pc, #336]	; (10007dc4 <main+0x834>)
10007c74:	711a      	strb	r2, [r3, #4]
10007c76:	e01e      	b.n	10007cb6 <main+0x726>
			 }
			 else if ( charcount == 10 && synclevel == 3 && ReadData[0] == 0xFF )
10007c78:	4b53      	ldr	r3, [pc, #332]	; (10007dc8 <main+0x838>)
10007c7a:	781b      	ldrb	r3, [r3, #0]
10007c7c:	2b0a      	cmp	r3, #10
10007c7e:	d111      	bne.n	10007ca4 <main+0x714>
10007c80:	4b52      	ldr	r3, [pc, #328]	; (10007dcc <main+0x83c>)
10007c82:	781b      	ldrb	r3, [r3, #0]
10007c84:	2b03      	cmp	r3, #3
10007c86:	d10d      	bne.n	10007ca4 <main+0x714>
10007c88:	4b4e      	ldr	r3, [pc, #312]	; (10007dc4 <main+0x834>)
10007c8a:	781b      	ldrb	r3, [r3, #0]
10007c8c:	2bff      	cmp	r3, #255	; 0xff
10007c8e:	d109      	bne.n	10007ca4 <main+0x714>
			 {
			 	charcount = 0;
10007c90:	4b4d      	ldr	r3, [pc, #308]	; (10007dc8 <main+0x838>)
10007c92:	2200      	movs	r2, #0
10007c94:	701a      	strb	r2, [r3, #0]
			 	synclevel = 0;
10007c96:	4b4d      	ldr	r3, [pc, #308]	; (10007dcc <main+0x83c>)
10007c98:	2200      	movs	r2, #0
10007c9a:	701a      	strb	r2, [r3, #0]
			 	execute = 1;
10007c9c:	4b4f      	ldr	r3, [pc, #316]	; (10007ddc <main+0x84c>)
10007c9e:	2201      	movs	r2, #1
10007ca0:	701a      	strb	r2, [r3, #0]
10007ca2:	e008      	b.n	10007cb6 <main+0x726>
			 }
			 else
			 {
			 	charcount = 0;
10007ca4:	4b48      	ldr	r3, [pc, #288]	; (10007dc8 <main+0x838>)
10007ca6:	2200      	movs	r2, #0
10007ca8:	701a      	strb	r2, [r3, #0]
			 	synclevel = 0;
10007caa:	4b48      	ldr	r3, [pc, #288]	; (10007dcc <main+0x83c>)
10007cac:	2200      	movs	r2, #0
10007cae:	701a      	strb	r2, [r3, #0]
			 	execute = 0;
10007cb0:	4b4a      	ldr	r3, [pc, #296]	; (10007ddc <main+0x84c>)
10007cb2:	2200      	movs	r2, #0
10007cb4:	701a      	strb	r2, [r3, #0]
			 }
			 // END UART ###################################################################################
			 if ( execute == 1 )
10007cb6:	4b49      	ldr	r3, [pc, #292]	; (10007ddc <main+0x84c>)
10007cb8:	781b      	ldrb	r3, [r3, #0]
10007cba:	2b01      	cmp	r3, #1
10007cbc:	d001      	beq.n	10007cc2 <main+0x732>
10007cbe:	f001 fb30 	bl	10009322 <main+0x1d92>
		{
			 	if (node_id_resi != node_id)
10007cc2:	4b43      	ldr	r3, [pc, #268]	; (10007dd0 <main+0x840>)
10007cc4:	781a      	ldrb	r2, [r3, #0]
10007cc6:	4b46      	ldr	r3, [pc, #280]	; (10007de0 <main+0x850>)
10007cc8:	781b      	ldrb	r3, [r3, #0]
10007cca:	429a      	cmp	r2, r3
10007ccc:	d100      	bne.n	10007cd0 <main+0x740>
10007cce:	e0da      	b.n	10007e86 <main+0x8f6>
			 {
				// ohne Node übereinstimmung
				switch  (command) {
10007cd0:	4b41      	ldr	r3, [pc, #260]	; (10007dd8 <main+0x848>)
10007cd2:	781b      	ldrb	r3, [r3, #0]
10007cd4:	2b54      	cmp	r3, #84	; 0x54
10007cd6:	d012      	beq.n	10007cfe <main+0x76e>
10007cd8:	2b55      	cmp	r3, #85	; 0x55
10007cda:	d100      	bne.n	10007cde <main+0x74e>
10007cdc:	e08d      	b.n	10007dfa <main+0x86a>
10007cde:	2b4f      	cmp	r3, #79	; 0x4f
10007ce0:	d000      	beq.n	10007ce4 <main+0x754>
10007ce2:	e0ca      	b.n	10007e7a <main+0x8ea>
				case command_BroadcastResi : 	new_data_BroadcastBack();
10007ce4:	f7f9 fad0 	bl	10001288 <new_data_BroadcastBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007ce8:	4b3e      	ldr	r3, [pc, #248]	; (10007de4 <main+0x854>)
10007cea:	781b      	ldrb	r3, [r3, #0]
10007cec:	1c1c      	adds	r4, r3, #0
10007cee:	4a34      	ldr	r2, [pc, #208]	; (10007dc0 <main+0x830>)
10007cf0:	4b3d      	ldr	r3, [pc, #244]	; (10007de8 <main+0x858>)
10007cf2:	1c10      	adds	r0, r2, #0
10007cf4:	1c19      	adds	r1, r3, #0
10007cf6:	1c22      	adds	r2, r4, #0
10007cf8:	f7fb ff62 	bl	10003bc0 <UART_Transmit>
											break;
10007cfc:	e0c1      	b.n	10007e82 <main+0x8f2>
				case command_all_ledOff_Resi :
											if (ReadData[1] == 5 && ReadData[2] == 5 &&   ReadData[3] ==  secure_all_ledOffH_Resi  &&  ReadData[4] == secure_all_ledOffL_Resi )
10007cfe:	4b31      	ldr	r3, [pc, #196]	; (10007dc4 <main+0x834>)
10007d00:	785b      	ldrb	r3, [r3, #1]
10007d02:	2b05      	cmp	r3, #5
10007d04:	d000      	beq.n	10007d08 <main+0x778>
10007d06:	e077      	b.n	10007df8 <main+0x868>
10007d08:	4b2e      	ldr	r3, [pc, #184]	; (10007dc4 <main+0x834>)
10007d0a:	789b      	ldrb	r3, [r3, #2]
10007d0c:	2b05      	cmp	r3, #5
10007d0e:	d173      	bne.n	10007df8 <main+0x868>
10007d10:	4b2c      	ldr	r3, [pc, #176]	; (10007dc4 <main+0x834>)
10007d12:	78db      	ldrb	r3, [r3, #3]
10007d14:	2b34      	cmp	r3, #52	; 0x34
10007d16:	d16f      	bne.n	10007df8 <main+0x868>
10007d18:	4b2a      	ldr	r3, [pc, #168]	; (10007dc4 <main+0x834>)
10007d1a:	791b      	ldrb	r3, [r3, #4]
10007d1c:	2b78      	cmp	r3, #120	; 0x78
10007d1e:	d16b      	bne.n	10007df8 <main+0x868>
												{new_data_HalloBack();
10007d20:	f7f9 fc7e 	bl	10001620 <new_data_HalloBack>
	 	 	 	 	 							B_nextLedOff=1;   // schaltet on led beim spannnungsvergleich aus
10007d24:	4b31      	ldr	r3, [pc, #196]	; (10007dec <main+0x85c>)
10007d26:	2201      	movs	r2, #1
10007d28:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
10007d2a:	4b23      	ldr	r3, [pc, #140]	; (10007db8 <main+0x828>)
10007d2c:	1c18      	adds	r0, r3, #0
10007d2e:	f7ff fbed 	bl	1000750c <DIGITAL_IO_SetOutputLow>
												new_data[5]= command_all_ledOffBack ;
10007d32:	4b2d      	ldr	r3, [pc, #180]	; (10007de8 <main+0x858>)
10007d34:	2274      	movs	r2, #116	; 0x74
10007d36:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10007d38:	4b2d      	ldr	r3, [pc, #180]	; (10007df0 <main+0x860>)
10007d3a:	881b      	ldrh	r3, [r3, #0]
10007d3c:	0a1b      	lsrs	r3, r3, #8
10007d3e:	b29b      	uxth	r3, r3
10007d40:	b2da      	uxtb	r2, r3
10007d42:	4b29      	ldr	r3, [pc, #164]	; (10007de8 <main+0x858>)
10007d44:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10007d46:	4b2a      	ldr	r3, [pc, #168]	; (10007df0 <main+0x860>)
10007d48:	881b      	ldrh	r3, [r3, #0]
10007d4a:	b2da      	uxtb	r2, r3
10007d4c:	4b26      	ldr	r3, [pc, #152]	; (10007de8 <main+0x858>)
10007d4e:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
10007d50:	4b28      	ldr	r3, [pc, #160]	; (10007df4 <main+0x864>)
10007d52:	881b      	ldrh	r3, [r3, #0]
10007d54:	0a1b      	lsrs	r3, r3, #8
10007d56:	b29b      	uxth	r3, r3
10007d58:	b2da      	uxtb	r2, r3
10007d5a:	4b23      	ldr	r3, [pc, #140]	; (10007de8 <main+0x858>)
10007d5c:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
10007d5e:	4b25      	ldr	r3, [pc, #148]	; (10007df4 <main+0x864>)
10007d60:	881b      	ldrh	r3, [r3, #0]
10007d62:	b2da      	uxtb	r2, r3
10007d64:	4b20      	ldr	r3, [pc, #128]	; (10007de8 <main+0x858>)
10007d66:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007d68:	4b1e      	ldr	r3, [pc, #120]	; (10007de4 <main+0x854>)
10007d6a:	781b      	ldrb	r3, [r3, #0]
10007d6c:	1c1c      	adds	r4, r3, #0
10007d6e:	4a14      	ldr	r2, [pc, #80]	; (10007dc0 <main+0x830>)
10007d70:	4b1d      	ldr	r3, [pc, #116]	; (10007de8 <main+0x858>)
10007d72:	1c10      	adds	r0, r2, #0
10007d74:	1c19      	adds	r1, r3, #0
10007d76:	1c22      	adds	r2, r4, #0
10007d78:	f7fb ff22 	bl	10003bc0 <UART_Transmit>
												}
											break;
10007d7c:	e081      	b.n	10007e82 <main+0x8f2>
10007d7e:	46c0      	nop			; (mov r8, r8)
10007d80:	2000054a 	.word	0x2000054a
10007d84:	200007ec 	.word	0x200007ec
10007d88:	20000842 	.word	0x20000842
10007d8c:	20000908 	.word	0x20000908
10007d90:	2000083e 	.word	0x2000083e
10007d94:	200008ac 	.word	0x200008ac
10007d98:	000007ff 	.word	0x000007ff
10007d9c:	200008c0 	.word	0x200008c0
10007da0:	000f4240 	.word	0x000f4240
10007da4:	10001121 	.word	0x10001121
10007da8:	100023c5 	.word	0x100023c5
10007dac:	00004e20 	.word	0x00004e20
10007db0:	100023d9 	.word	0x100023d9
10007db4:	10009668 	.word	0x10009668
10007db8:	10009688 	.word	0x10009688
10007dbc:	10009760 	.word	0x10009760
10007dc0:	20000560 	.word	0x20000560
10007dc4:	20000824 	.word	0x20000824
10007dc8:	200007c6 	.word	0x200007c6
10007dcc:	2000081e 	.word	0x2000081e
10007dd0:	200008f8 	.word	0x200008f8
10007dd4:	20000815 	.word	0x20000815
10007dd8:	2000082c 	.word	0x2000082c
10007ddc:	200008b0 	.word	0x200008b0
10007de0:	20000836 	.word	0x20000836
10007de4:	20000550 	.word	0x20000550
10007de8:	20000804 	.word	0x20000804
10007dec:	2000076d 	.word	0x2000076d
10007df0:	20000830 	.word	0x20000830
10007df4:	200008a8 	.word	0x200008a8
10007df8:	e043      	b.n	10007e82 <main+0x8f2>
				case command_all_ledOn_Resi :
											if (ReadData[1] == 3 && ReadData[2] == 3 &&   ReadData[3] ==  secure_all_ledOnH_Resi  &&  ReadData[4] == secure_all_ledOnL_Resi )
10007dfa:	4bed      	ldr	r3, [pc, #948]	; (100081b0 <main+0xc20>)
10007dfc:	785b      	ldrb	r3, [r3, #1]
10007dfe:	2b03      	cmp	r3, #3
10007e00:	d13a      	bne.n	10007e78 <main+0x8e8>
10007e02:	4beb      	ldr	r3, [pc, #940]	; (100081b0 <main+0xc20>)
10007e04:	789b      	ldrb	r3, [r3, #2]
10007e06:	2b03      	cmp	r3, #3
10007e08:	d136      	bne.n	10007e78 <main+0x8e8>
10007e0a:	4be9      	ldr	r3, [pc, #932]	; (100081b0 <main+0xc20>)
10007e0c:	78db      	ldrb	r3, [r3, #3]
10007e0e:	2bf5      	cmp	r3, #245	; 0xf5
10007e10:	d132      	bne.n	10007e78 <main+0x8e8>
10007e12:	4be7      	ldr	r3, [pc, #924]	; (100081b0 <main+0xc20>)
10007e14:	791b      	ldrb	r3, [r3, #4]
10007e16:	2bc5      	cmp	r3, #197	; 0xc5
10007e18:	d12e      	bne.n	10007e78 <main+0x8e8>
												{new_data_HalloBack();
10007e1a:	f7f9 fc01 	bl	10001620 <new_data_HalloBack>

			  	 	 	 	 	 	 	 	 	B_nextLedOff=0;
10007e1e:	4be5      	ldr	r3, [pc, #916]	; (100081b4 <main+0xc24>)
10007e20:	2200      	movs	r2, #0
10007e22:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
10007e24:	4be4      	ldr	r3, [pc, #912]	; (100081b8 <main+0xc28>)
10007e26:	1c18      	adds	r0, r3, #0
10007e28:	f7ff fb60 	bl	100074ec <DIGITAL_IO_SetOutputHigh>
												new_data[5]= command_all_ledOnBack ;
10007e2c:	4be3      	ldr	r3, [pc, #908]	; (100081bc <main+0xc2c>)
10007e2e:	2275      	movs	r2, #117	; 0x75
10007e30:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10007e32:	4be3      	ldr	r3, [pc, #908]	; (100081c0 <main+0xc30>)
10007e34:	881b      	ldrh	r3, [r3, #0]
10007e36:	0a1b      	lsrs	r3, r3, #8
10007e38:	b29b      	uxth	r3, r3
10007e3a:	b2da      	uxtb	r2, r3
10007e3c:	4bdf      	ldr	r3, [pc, #892]	; (100081bc <main+0xc2c>)
10007e3e:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10007e40:	4bdf      	ldr	r3, [pc, #892]	; (100081c0 <main+0xc30>)
10007e42:	881b      	ldrh	r3, [r3, #0]
10007e44:	b2da      	uxtb	r2, r3
10007e46:	4bdd      	ldr	r3, [pc, #884]	; (100081bc <main+0xc2c>)
10007e48:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
10007e4a:	4bde      	ldr	r3, [pc, #888]	; (100081c4 <main+0xc34>)
10007e4c:	881b      	ldrh	r3, [r3, #0]
10007e4e:	0a1b      	lsrs	r3, r3, #8
10007e50:	b29b      	uxth	r3, r3
10007e52:	b2da      	uxtb	r2, r3
10007e54:	4bd9      	ldr	r3, [pc, #868]	; (100081bc <main+0xc2c>)
10007e56:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
10007e58:	4bda      	ldr	r3, [pc, #872]	; (100081c4 <main+0xc34>)
10007e5a:	881b      	ldrh	r3, [r3, #0]
10007e5c:	b2da      	uxtb	r2, r3
10007e5e:	4bd7      	ldr	r3, [pc, #860]	; (100081bc <main+0xc2c>)
10007e60:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007e62:	4bd9      	ldr	r3, [pc, #868]	; (100081c8 <main+0xc38>)
10007e64:	781b      	ldrb	r3, [r3, #0]
10007e66:	1c1c      	adds	r4, r3, #0
10007e68:	4ad8      	ldr	r2, [pc, #864]	; (100081cc <main+0xc3c>)
10007e6a:	4bd4      	ldr	r3, [pc, #848]	; (100081bc <main+0xc2c>)
10007e6c:	1c10      	adds	r0, r2, #0
10007e6e:	1c19      	adds	r1, r3, #0
10007e70:	1c22      	adds	r2, r4, #0
10007e72:	f7fb fea5 	bl	10003bc0 <UART_Transmit>
												}
											break;
10007e76:	e004      	b.n	10007e82 <main+0x8f2>
10007e78:	e003      	b.n	10007e82 <main+0x8f2>


				default: 						execute = 0;
10007e7a:	4bd5      	ldr	r3, [pc, #852]	; (100081d0 <main+0xc40>)
10007e7c:	2200      	movs	r2, #0
10007e7e:	701a      	strb	r2, [r3, #0]
				break;
10007e80:	46c0      	nop			; (mov r8, r8)
10007e82:	f001 fa4b 	bl	1000931c <main+0x1d8c>
				}
			 }
			 	else //node_id_resi = node_id)
			 {

				switch  (command) {
10007e86:	4bd3      	ldr	r3, [pc, #844]	; (100081d4 <main+0xc44>)
10007e88:	781b      	ldrb	r3, [r3, #0]
10007e8a:	3b33      	subs	r3, #51	; 0x33
10007e8c:	2b20      	cmp	r3, #32
10007e8e:	d901      	bls.n	10007e94 <main+0x904>
10007e90:	f001 fa43 	bl	1000931a <main+0x1d8a>
10007e94:	009a      	lsls	r2, r3, #2
10007e96:	4bd0      	ldr	r3, [pc, #832]	; (100081d8 <main+0xc48>)
10007e98:	18d3      	adds	r3, r2, r3
10007e9a:	681b      	ldr	r3, [r3, #0]
10007e9c:	469f      	mov	pc, r3

				case command_BroadcastResi : 	new_data_BroadcastBack();
10007e9e:	f7f9 f9f3 	bl	10001288 <new_data_BroadcastBack>
											UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007ea2:	4bc9      	ldr	r3, [pc, #804]	; (100081c8 <main+0xc38>)
10007ea4:	781b      	ldrb	r3, [r3, #0]
10007ea6:	1c1c      	adds	r4, r3, #0
10007ea8:	4ac8      	ldr	r2, [pc, #800]	; (100081cc <main+0xc3c>)
10007eaa:	4bc4      	ldr	r3, [pc, #784]	; (100081bc <main+0xc2c>)
10007eac:	1c10      	adds	r0, r2, #0
10007eae:	1c19      	adds	r1, r3, #0
10007eb0:	1c22      	adds	r2, r4, #0
10007eb2:	f7fb fe85 	bl	10003bc0 <UART_Transmit>
											break;
10007eb6:	f001 fa31 	bl	1000931c <main+0x1d8c>
				case command_ana1Resi  :
												new_data_analog1Back();
10007eba:	f7f9 fa25 	bl	10001308 <new_data_analog1Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007ebe:	4bc2      	ldr	r3, [pc, #776]	; (100081c8 <main+0xc38>)
10007ec0:	781b      	ldrb	r3, [r3, #0]
10007ec2:	1c1c      	adds	r4, r3, #0
10007ec4:	4ac1      	ldr	r2, [pc, #772]	; (100081cc <main+0xc3c>)
10007ec6:	4bbd      	ldr	r3, [pc, #756]	; (100081bc <main+0xc2c>)
10007ec8:	1c10      	adds	r0, r2, #0
10007eca:	1c19      	adds	r1, r3, #0
10007ecc:	1c22      	adds	r2, r4, #0
10007ece:	f7fb fe77 	bl	10003bc0 <UART_Transmit>
											break;
10007ed2:	f001 fa23 	bl	1000931c <main+0x1d8c>
				case command_ana2Resi  :
												new_data_analog2Back();
10007ed6:	f7f9 fa57 	bl	10001388 <new_data_analog2Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007eda:	4bbb      	ldr	r3, [pc, #748]	; (100081c8 <main+0xc38>)
10007edc:	781b      	ldrb	r3, [r3, #0]
10007ede:	1c1c      	adds	r4, r3, #0
10007ee0:	4aba      	ldr	r2, [pc, #744]	; (100081cc <main+0xc3c>)
10007ee2:	4bb6      	ldr	r3, [pc, #728]	; (100081bc <main+0xc2c>)
10007ee4:	1c10      	adds	r0, r2, #0
10007ee6:	1c19      	adds	r1, r3, #0
10007ee8:	1c22      	adds	r2, r4, #0
10007eea:	f7fb fe69 	bl	10003bc0 <UART_Transmit>
											break;
10007eee:	f001 fa15 	bl	1000931c <main+0x1d8c>
				case command_aktLichtResi : 	dimAkt_Ww=ReadData[1]*0x100+ReadData[2];
10007ef2:	4baf      	ldr	r3, [pc, #700]	; (100081b0 <main+0xc20>)
10007ef4:	785b      	ldrb	r3, [r3, #1]
10007ef6:	b29b      	uxth	r3, r3
10007ef8:	021b      	lsls	r3, r3, #8
10007efa:	b29a      	uxth	r2, r3
10007efc:	4bac      	ldr	r3, [pc, #688]	; (100081b0 <main+0xc20>)
10007efe:	789b      	ldrb	r3, [r3, #2]
10007f00:	b29b      	uxth	r3, r3
10007f02:	18d3      	adds	r3, r2, r3
10007f04:	b29a      	uxth	r2, r3
10007f06:	4bb5      	ldr	r3, [pc, #724]	; (100081dc <main+0xc4c>)
10007f08:	801a      	strh	r2, [r3, #0]
												dimAkt_Cw=ReadData[3]*0x100+ReadData[4];
10007f0a:	4ba9      	ldr	r3, [pc, #676]	; (100081b0 <main+0xc20>)
10007f0c:	78db      	ldrb	r3, [r3, #3]
10007f0e:	b29b      	uxth	r3, r3
10007f10:	021b      	lsls	r3, r3, #8
10007f12:	b29a      	uxth	r2, r3
10007f14:	4ba6      	ldr	r3, [pc, #664]	; (100081b0 <main+0xc20>)
10007f16:	791b      	ldrb	r3, [r3, #4]
10007f18:	b29b      	uxth	r3, r3
10007f1a:	18d3      	adds	r3, r2, r3
10007f1c:	b29a      	uxth	r2, r3
10007f1e:	4bb0      	ldr	r3, [pc, #704]	; (100081e0 <main+0xc50>)
10007f20:	801a      	strh	r2, [r3, #0]

												bcuAktBerechnung();
10007f22:	f7fa f90b 	bl	1000213c <bcuAktBerechnung>
											    bcuUebergabe();
10007f26:	f7fa f8ad 	bl	10002084 <bcuUebergabe>

												new_data_aktLichtBack();
10007f2a:	f7f9 fa6d 	bl	10001408 <new_data_aktLichtBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f2e:	4ba6      	ldr	r3, [pc, #664]	; (100081c8 <main+0xc38>)
10007f30:	781b      	ldrb	r3, [r3, #0]
10007f32:	1c1c      	adds	r4, r3, #0
10007f34:	4aa5      	ldr	r2, [pc, #660]	; (100081cc <main+0xc3c>)
10007f36:	4ba1      	ldr	r3, [pc, #644]	; (100081bc <main+0xc2c>)
10007f38:	1c10      	adds	r0, r2, #0
10007f3a:	1c19      	adds	r1, r3, #0
10007f3c:	1c22      	adds	r2, r4, #0
10007f3e:	f7fb fe3f 	bl	10003bc0 <UART_Transmit>
											break;
10007f42:	f001 f9eb 	bl	1000931c <main+0x1d8c>
				case command_offLichtResi :
											dimOff_Ww=ReadData[1]*0x100+ReadData[2];
10007f46:	4b9a      	ldr	r3, [pc, #616]	; (100081b0 <main+0xc20>)
10007f48:	785b      	ldrb	r3, [r3, #1]
10007f4a:	b29b      	uxth	r3, r3
10007f4c:	021b      	lsls	r3, r3, #8
10007f4e:	b29a      	uxth	r2, r3
10007f50:	4b97      	ldr	r3, [pc, #604]	; (100081b0 <main+0xc20>)
10007f52:	789b      	ldrb	r3, [r3, #2]
10007f54:	b29b      	uxth	r3, r3
10007f56:	18d3      	adds	r3, r2, r3
10007f58:	b29a      	uxth	r2, r3
10007f5a:	4ba2      	ldr	r3, [pc, #648]	; (100081e4 <main+0xc54>)
10007f5c:	801a      	strh	r2, [r3, #0]
											dimOff_Cw=ReadData[3]*0x100+ReadData[4];
10007f5e:	4b94      	ldr	r3, [pc, #592]	; (100081b0 <main+0xc20>)
10007f60:	78db      	ldrb	r3, [r3, #3]
10007f62:	b29b      	uxth	r3, r3
10007f64:	021b      	lsls	r3, r3, #8
10007f66:	b29a      	uxth	r2, r3
10007f68:	4b91      	ldr	r3, [pc, #580]	; (100081b0 <main+0xc20>)
10007f6a:	791b      	ldrb	r3, [r3, #4]
10007f6c:	b29b      	uxth	r3, r3
10007f6e:	18d3      	adds	r3, r2, r3
10007f70:	b29a      	uxth	r2, r3
10007f72:	4b9d      	ldr	r3, [pc, #628]	; (100081e8 <main+0xc58>)
10007f74:	801a      	strh	r2, [r3, #0]

												new_data_offLichtBack();
10007f76:	f7f9 fa87 	bl	10001488 <new_data_offLichtBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f7a:	4b93      	ldr	r3, [pc, #588]	; (100081c8 <main+0xc38>)
10007f7c:	781b      	ldrb	r3, [r3, #0]
10007f7e:	1c1c      	adds	r4, r3, #0
10007f80:	4a92      	ldr	r2, [pc, #584]	; (100081cc <main+0xc3c>)
10007f82:	4b8e      	ldr	r3, [pc, #568]	; (100081bc <main+0xc2c>)
10007f84:	1c10      	adds	r0, r2, #0
10007f86:	1c19      	adds	r1, r3, #0
10007f88:	1c22      	adds	r2, r4, #0
10007f8a:	f7fb fe19 	bl	10003bc0 <UART_Transmit>
											break;
10007f8e:	f001 f9c5 	bl	1000931c <main+0x1d8c>
				case command_HalloResi : 		new_data_HalloBack();
10007f92:	f7f9 fb45 	bl	10001620 <new_data_HalloBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007f96:	4b8c      	ldr	r3, [pc, #560]	; (100081c8 <main+0xc38>)
10007f98:	781b      	ldrb	r3, [r3, #0]
10007f9a:	1c1c      	adds	r4, r3, #0
10007f9c:	4a8b      	ldr	r2, [pc, #556]	; (100081cc <main+0xc3c>)
10007f9e:	4b87      	ldr	r3, [pc, #540]	; (100081bc <main+0xc2c>)
10007fa0:	1c10      	adds	r0, r2, #0
10007fa2:	1c19      	adds	r1, r3, #0
10007fa4:	1c22      	adds	r2, r4, #0
10007fa6:	f7fb fe0b 	bl	10003bc0 <UART_Transmit>
											break;
10007faa:	f001 f9b7 	bl	1000931c <main+0x1d8c>
				case command_nextledOff_Resi : 		new_data_HalloBack();
10007fae:	f7f9 fb37 	bl	10001620 <new_data_HalloBack>
	 	 	 	 	 							B_nextLedOff=1;   // schaltet on led beim spannnungsvergleich aus
10007fb2:	4b80      	ldr	r3, [pc, #512]	; (100081b4 <main+0xc24>)
10007fb4:	2201      	movs	r2, #1
10007fb6:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputLow(&VCC_LED_shtdwn);
10007fb8:	4b7f      	ldr	r3, [pc, #508]	; (100081b8 <main+0xc28>)
10007fba:	1c18      	adds	r0, r3, #0
10007fbc:	f7ff faa6 	bl	1000750c <DIGITAL_IO_SetOutputLow>
												new_data[5]= command_nextledOffBack ;
10007fc0:	4b7e      	ldr	r3, [pc, #504]	; (100081bc <main+0xc2c>)
10007fc2:	2272      	movs	r2, #114	; 0x72
10007fc4:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10007fc6:	4b7e      	ldr	r3, [pc, #504]	; (100081c0 <main+0xc30>)
10007fc8:	881b      	ldrh	r3, [r3, #0]
10007fca:	0a1b      	lsrs	r3, r3, #8
10007fcc:	b29b      	uxth	r3, r3
10007fce:	b2da      	uxtb	r2, r3
10007fd0:	4b7a      	ldr	r3, [pc, #488]	; (100081bc <main+0xc2c>)
10007fd2:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10007fd4:	4b7a      	ldr	r3, [pc, #488]	; (100081c0 <main+0xc30>)
10007fd6:	881b      	ldrh	r3, [r3, #0]
10007fd8:	b2da      	uxtb	r2, r3
10007fda:	4b78      	ldr	r3, [pc, #480]	; (100081bc <main+0xc2c>)
10007fdc:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
10007fde:	4b79      	ldr	r3, [pc, #484]	; (100081c4 <main+0xc34>)
10007fe0:	881b      	ldrh	r3, [r3, #0]
10007fe2:	0a1b      	lsrs	r3, r3, #8
10007fe4:	b29b      	uxth	r3, r3
10007fe6:	b2da      	uxtb	r2, r3
10007fe8:	4b74      	ldr	r3, [pc, #464]	; (100081bc <main+0xc2c>)
10007fea:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
10007fec:	4b75      	ldr	r3, [pc, #468]	; (100081c4 <main+0xc34>)
10007fee:	881b      	ldrh	r3, [r3, #0]
10007ff0:	b2da      	uxtb	r2, r3
10007ff2:	4b72      	ldr	r3, [pc, #456]	; (100081bc <main+0xc2c>)
10007ff4:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10007ff6:	4b74      	ldr	r3, [pc, #464]	; (100081c8 <main+0xc38>)
10007ff8:	781b      	ldrb	r3, [r3, #0]
10007ffa:	1c1c      	adds	r4, r3, #0
10007ffc:	4a73      	ldr	r2, [pc, #460]	; (100081cc <main+0xc3c>)
10007ffe:	4b6f      	ldr	r3, [pc, #444]	; (100081bc <main+0xc2c>)
10008000:	1c10      	adds	r0, r2, #0
10008002:	1c19      	adds	r1, r3, #0
10008004:	1c22      	adds	r2, r4, #0
10008006:	f7fb fddb 	bl	10003bc0 <UART_Transmit>
											break;
1000800a:	f001 f987 	bl	1000931c <main+0x1d8c>
				case command_nextledOn_Resi : 		new_data_HalloBack();
1000800e:	f7f9 fb07 	bl	10001620 <new_data_HalloBack>

			  	 	 	 	 	 	 	 	 	B_nextLedOff=0;
10008012:	4b68      	ldr	r3, [pc, #416]	; (100081b4 <main+0xc24>)
10008014:	2200      	movs	r2, #0
10008016:	701a      	strb	r2, [r3, #0]
												DIGITAL_IO_SetOutputHigh(&VCC_LED_shtdwn);
10008018:	4b67      	ldr	r3, [pc, #412]	; (100081b8 <main+0xc28>)
1000801a:	1c18      	adds	r0, r3, #0
1000801c:	f7ff fa66 	bl	100074ec <DIGITAL_IO_SetOutputHigh>
												new_data[5]= command_nextledOnBack ;
10008020:	4b66      	ldr	r3, [pc, #408]	; (100081bc <main+0xc2c>)
10008022:	2273      	movs	r2, #115	; 0x73
10008024:	715a      	strb	r2, [r3, #5]
												new_data[6]= Ser_NrH  / 0x100 ;
10008026:	4b66      	ldr	r3, [pc, #408]	; (100081c0 <main+0xc30>)
10008028:	881b      	ldrh	r3, [r3, #0]
1000802a:	0a1b      	lsrs	r3, r3, #8
1000802c:	b29b      	uxth	r3, r3
1000802e:	b2da      	uxtb	r2, r3
10008030:	4b62      	ldr	r3, [pc, #392]	; (100081bc <main+0xc2c>)
10008032:	719a      	strb	r2, [r3, #6]
												new_data[7]= Ser_NrH  & 0xff ;
10008034:	4b62      	ldr	r3, [pc, #392]	; (100081c0 <main+0xc30>)
10008036:	881b      	ldrh	r3, [r3, #0]
10008038:	b2da      	uxtb	r2, r3
1000803a:	4b60      	ldr	r3, [pc, #384]	; (100081bc <main+0xc2c>)
1000803c:	71da      	strb	r2, [r3, #7]
												new_data[8]= Ser_NrL  / 0x100 ;
1000803e:	4b61      	ldr	r3, [pc, #388]	; (100081c4 <main+0xc34>)
10008040:	881b      	ldrh	r3, [r3, #0]
10008042:	0a1b      	lsrs	r3, r3, #8
10008044:	b29b      	uxth	r3, r3
10008046:	b2da      	uxtb	r2, r3
10008048:	4b5c      	ldr	r3, [pc, #368]	; (100081bc <main+0xc2c>)
1000804a:	721a      	strb	r2, [r3, #8]
												new_data[9]= Ser_NrL  & 0xff ;
1000804c:	4b5d      	ldr	r3, [pc, #372]	; (100081c4 <main+0xc34>)
1000804e:	881b      	ldrh	r3, [r3, #0]
10008050:	b2da      	uxtb	r2, r3
10008052:	4b5a      	ldr	r3, [pc, #360]	; (100081bc <main+0xc2c>)
10008054:	725a      	strb	r2, [r3, #9]

												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008056:	4b5c      	ldr	r3, [pc, #368]	; (100081c8 <main+0xc38>)
10008058:	781b      	ldrb	r3, [r3, #0]
1000805a:	1c1c      	adds	r4, r3, #0
1000805c:	4a5b      	ldr	r2, [pc, #364]	; (100081cc <main+0xc3c>)
1000805e:	4b57      	ldr	r3, [pc, #348]	; (100081bc <main+0xc2c>)
10008060:	1c10      	adds	r0, r2, #0
10008062:	1c19      	adds	r1, r3, #0
10008064:	1c22      	adds	r2, r4, #0
10008066:	f7fb fdab 	bl	10003bc0 <UART_Transmit>
											break;
1000806a:	f001 f957 	bl	1000931c <main+0x1d8c>

				case command_Bright_Color_Resi :	Brightness_Gen=ReadData[1]*0x100+ReadData[2];
1000806e:	4b50      	ldr	r3, [pc, #320]	; (100081b0 <main+0xc20>)
10008070:	785b      	ldrb	r3, [r3, #1]
10008072:	b29b      	uxth	r3, r3
10008074:	021b      	lsls	r3, r3, #8
10008076:	b29a      	uxth	r2, r3
10008078:	4b4d      	ldr	r3, [pc, #308]	; (100081b0 <main+0xc20>)
1000807a:	789b      	ldrb	r3, [r3, #2]
1000807c:	b29b      	uxth	r3, r3
1000807e:	18d3      	adds	r3, r2, r3
10008080:	b29a      	uxth	r2, r3
10008082:	4b5a      	ldr	r3, [pc, #360]	; (100081ec <main+0xc5c>)
10008084:	801a      	strh	r2, [r3, #0]
													ColorQuot_Gen=ReadData[3]*0x100+ReadData[4];
10008086:	4b4a      	ldr	r3, [pc, #296]	; (100081b0 <main+0xc20>)
10008088:	78db      	ldrb	r3, [r3, #3]
1000808a:	b29b      	uxth	r3, r3
1000808c:	021b      	lsls	r3, r3, #8
1000808e:	b29a      	uxth	r2, r3
10008090:	4b47      	ldr	r3, [pc, #284]	; (100081b0 <main+0xc20>)
10008092:	791b      	ldrb	r3, [r3, #4]
10008094:	b29b      	uxth	r3, r3
10008096:	18d3      	adds	r3, r2, r3
10008098:	b29a      	uxth	r2, r3
1000809a:	4b55      	ldr	r3, [pc, #340]	; (100081f0 <main+0xc60>)
1000809c:	801a      	strh	r2, [r3, #0]


													bcuColorBerechnung();
1000809e:	f7fa f8b7 	bl	10002210 <bcuColorBerechnung>
													bcuAktBerechnung();
100080a2:	f7fa f84b 	bl	1000213c <bcuAktBerechnung>
													  bcuUebergabe();
100080a6:	f7f9 ffed 	bl	10002084 <bcuUebergabe>
													  //DimmUebergabe();

													new_data_Bright_Color_Back();
100080aa:	f7f9 fa39 	bl	10001520 <new_data_Bright_Color_Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100080ae:	4b46      	ldr	r3, [pc, #280]	; (100081c8 <main+0xc38>)
100080b0:	781b      	ldrb	r3, [r3, #0]
100080b2:	1c1c      	adds	r4, r3, #0
100080b4:	4a45      	ldr	r2, [pc, #276]	; (100081cc <main+0xc3c>)
100080b6:	4b41      	ldr	r3, [pc, #260]	; (100081bc <main+0xc2c>)
100080b8:	1c10      	adds	r0, r2, #0
100080ba:	1c19      	adds	r1, r3, #0
100080bc:	1c22      	adds	r2, r4, #0
100080be:	f7fb fd7f 	bl	10003bc0 <UART_Transmit>
											break;
100080c2:	f001 f92b 	bl	1000931c <main+0x1d8c>

				case command_Quot_Walk_Resi :	linearwalk_gen = ReadData[1]*0x100+ReadData[2];
100080c6:	4b3a      	ldr	r3, [pc, #232]	; (100081b0 <main+0xc20>)
100080c8:	785b      	ldrb	r3, [r3, #1]
100080ca:	b29b      	uxth	r3, r3
100080cc:	021b      	lsls	r3, r3, #8
100080ce:	b29a      	uxth	r2, r3
100080d0:	4b37      	ldr	r3, [pc, #220]	; (100081b0 <main+0xc20>)
100080d2:	789b      	ldrb	r3, [r3, #2]
100080d4:	b29b      	uxth	r3, r3
100080d6:	18d3      	adds	r3, r2, r3
100080d8:	b29a      	uxth	r2, r3
100080da:	4b46      	ldr	r3, [pc, #280]	; (100081f4 <main+0xc64>)
100080dc:	801a      	strh	r2, [r3, #0]
												linearwalk_ww1 = linearwalk_gen;
100080de:	4b45      	ldr	r3, [pc, #276]	; (100081f4 <main+0xc64>)
100080e0:	881a      	ldrh	r2, [r3, #0]
100080e2:	4b45      	ldr	r3, [pc, #276]	; (100081f8 <main+0xc68>)
100080e4:	801a      	strh	r2, [r3, #0]
												linearwalk_ww2 = linearwalk_gen;
100080e6:	4b43      	ldr	r3, [pc, #268]	; (100081f4 <main+0xc64>)
100080e8:	881a      	ldrh	r2, [r3, #0]
100080ea:	4b44      	ldr	r3, [pc, #272]	; (100081fc <main+0xc6c>)
100080ec:	801a      	strh	r2, [r3, #0]
												linearwalk_cw1 = linearwalk_gen;
100080ee:	4b41      	ldr	r3, [pc, #260]	; (100081f4 <main+0xc64>)
100080f0:	881a      	ldrh	r2, [r3, #0]
100080f2:	4b43      	ldr	r3, [pc, #268]	; (10008200 <main+0xc70>)
100080f4:	801a      	strh	r2, [r3, #0]
												linearwalk_cw2 = linearwalk_gen;
100080f6:	4b3f      	ldr	r3, [pc, #252]	; (100081f4 <main+0xc64>)
100080f8:	881a      	ldrh	r2, [r3, #0]
100080fa:	4b42      	ldr	r3, [pc, #264]	; (10008204 <main+0xc74>)
100080fc:	801a      	strh	r2, [r3, #0]

												Farbe_wwcw_Quot_gen=ReadData[3]*0x100+ReadData[4];
100080fe:	4b2c      	ldr	r3, [pc, #176]	; (100081b0 <main+0xc20>)
10008100:	78db      	ldrb	r3, [r3, #3]
10008102:	b29b      	uxth	r3, r3
10008104:	021b      	lsls	r3, r3, #8
10008106:	b29a      	uxth	r2, r3
10008108:	4b29      	ldr	r3, [pc, #164]	; (100081b0 <main+0xc20>)
1000810a:	791b      	ldrb	r3, [r3, #4]
1000810c:	b29b      	uxth	r3, r3
1000810e:	18d3      	adds	r3, r2, r3
10008110:	b29a      	uxth	r2, r3
10008112:	4b3d      	ldr	r3, [pc, #244]	; (10008208 <main+0xc78>)
10008114:	801a      	strh	r2, [r3, #0]
												Farbe_ww1_Quot = ReadData[3];
10008116:	4b26      	ldr	r3, [pc, #152]	; (100081b0 <main+0xc20>)
10008118:	78db      	ldrb	r3, [r3, #3]
1000811a:	b29a      	uxth	r2, r3
1000811c:	4b3b      	ldr	r3, [pc, #236]	; (1000820c <main+0xc7c>)
1000811e:	801a      	strh	r2, [r3, #0]
												Farbe_cw1_Quot = ReadData[3];
10008120:	4b23      	ldr	r3, [pc, #140]	; (100081b0 <main+0xc20>)
10008122:	78db      	ldrb	r3, [r3, #3]
10008124:	b29a      	uxth	r2, r3
10008126:	4b3a      	ldr	r3, [pc, #232]	; (10008210 <main+0xc80>)
10008128:	801a      	strh	r2, [r3, #0]
												Farbe_ww2_Quot = ReadData[4];
1000812a:	4b21      	ldr	r3, [pc, #132]	; (100081b0 <main+0xc20>)
1000812c:	791b      	ldrb	r3, [r3, #4]
1000812e:	b29a      	uxth	r2, r3
10008130:	4b38      	ldr	r3, [pc, #224]	; (10008214 <main+0xc84>)
10008132:	801a      	strh	r2, [r3, #0]
												Farbe_cw2_Quot = ReadData[4];
10008134:	4b1e      	ldr	r3, [pc, #120]	; (100081b0 <main+0xc20>)
10008136:	791b      	ldrb	r3, [r3, #4]
10008138:	b29a      	uxth	r2, r3
1000813a:	4b37      	ldr	r3, [pc, #220]	; (10008218 <main+0xc88>)
1000813c:	801a      	strh	r2, [r3, #0]

												bcuAktBerechnung();
1000813e:	f7f9 fffd 	bl	1000213c <bcuAktBerechnung>
												  bcuUebergabe();
10008142:	f7f9 ff9f 	bl	10002084 <bcuUebergabe>
												 // DimmUebergabe();

													new_data_Quot_Walk_Back();
10008146:	f7f9 fa2b 	bl	100015a0 <new_data_Quot_Walk_Back>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000814a:	4b1f      	ldr	r3, [pc, #124]	; (100081c8 <main+0xc38>)
1000814c:	781b      	ldrb	r3, [r3, #0]
1000814e:	1c1c      	adds	r4, r3, #0
10008150:	4a1e      	ldr	r2, [pc, #120]	; (100081cc <main+0xc3c>)
10008152:	4b1a      	ldr	r3, [pc, #104]	; (100081bc <main+0xc2c>)
10008154:	1c10      	adds	r0, r2, #0
10008156:	1c19      	adds	r1, r3, #0
10008158:	1c22      	adds	r2, r4, #0
1000815a:	f7fb fd31 	bl	10003bc0 <UART_Transmit>
											break;
1000815e:	f001 f8dd 	bl	1000931c <main+0x1d8c>





				case command_neuNodeIdResi :	if (ReadData[1] == ReadData[2] &&  Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]))
10008162:	4b13      	ldr	r3, [pc, #76]	; (100081b0 <main+0xc20>)
10008164:	785a      	ldrb	r2, [r3, #1]
10008166:	4b12      	ldr	r3, [pc, #72]	; (100081b0 <main+0xc20>)
10008168:	789b      	ldrb	r3, [r3, #2]
1000816a:	429a      	cmp	r2, r3
1000816c:	d15a      	bne.n	10008224 <main+0xc94>
1000816e:	4b15      	ldr	r3, [pc, #84]	; (100081c4 <main+0xc34>)
10008170:	881b      	ldrh	r3, [r3, #0]
10008172:	1c19      	adds	r1, r3, #0
10008174:	4b0e      	ldr	r3, [pc, #56]	; (100081b0 <main+0xc20>)
10008176:	78db      	ldrb	r3, [r3, #3]
10008178:	021b      	lsls	r3, r3, #8
1000817a:	4a0d      	ldr	r2, [pc, #52]	; (100081b0 <main+0xc20>)
1000817c:	7912      	ldrb	r2, [r2, #4]
1000817e:	189b      	adds	r3, r3, r2
10008180:	4299      	cmp	r1, r3
10008182:	d14f      	bne.n	10008224 <main+0xc94>
												{
												node_id_neu = ReadData[1];
10008184:	4b0a      	ldr	r3, [pc, #40]	; (100081b0 <main+0xc20>)
10008186:	785a      	ldrb	r2, [r3, #1]
10008188:	4b24      	ldr	r3, [pc, #144]	; (1000821c <main+0xc8c>)
1000818a:	701a      	strb	r2, [r3, #0]
												command_nr=0x30;
1000818c:	4b24      	ldr	r3, [pc, #144]	; (10008220 <main+0xc90>)
1000818e:	2230      	movs	r2, #48	; 0x30
10008190:	801a      	strh	r2, [r3, #0]
												new_data_neuNodeIdBack();
10008192:	f7f9 fa75 	bl	10001680 <new_data_neuNodeIdBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008196:	4b0c      	ldr	r3, [pc, #48]	; (100081c8 <main+0xc38>)
10008198:	781b      	ldrb	r3, [r3, #0]
1000819a:	1c1c      	adds	r4, r3, #0
1000819c:	4a0b      	ldr	r2, [pc, #44]	; (100081cc <main+0xc3c>)
1000819e:	4b07      	ldr	r3, [pc, #28]	; (100081bc <main+0xc2c>)
100081a0:	1c10      	adds	r0, r2, #0
100081a2:	1c19      	adds	r1, r3, #0
100081a4:	1c22      	adds	r2, r4, #0
100081a6:	f7fb fd0b 	bl	10003bc0 <UART_Transmit>
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}

											break;
100081aa:	f001 f8b7 	bl	1000931c <main+0x1d8c>
100081ae:	46c0      	nop			; (mov r8, r8)
100081b0:	20000824 	.word	0x20000824
100081b4:	2000076d 	.word	0x2000076d
100081b8:	10009688 	.word	0x10009688
100081bc:	20000804 	.word	0x20000804
100081c0:	20000830 	.word	0x20000830
100081c4:	200008a8 	.word	0x200008a8
100081c8:	20000550 	.word	0x20000550
100081cc:	20000560 	.word	0x20000560
100081d0:	200008b0 	.word	0x200008b0
100081d4:	2000082c 	.word	0x2000082c
100081d8:	1000977c 	.word	0x1000977c
100081dc:	200008ac 	.word	0x200008ac
100081e0:	200008c0 	.word	0x200008c0
100081e4:	20000900 	.word	0x20000900
100081e8:	20000864 	.word	0x20000864
100081ec:	2000054c 	.word	0x2000054c
100081f0:	2000054e 	.word	0x2000054e
100081f4:	2000054a 	.word	0x2000054a
100081f8:	200007ec 	.word	0x200007ec
100081fc:	20000842 	.word	0x20000842
10008200:	20000908 	.word	0x20000908
10008204:	2000083e 	.word	0x2000083e
10008208:	200008a0 	.word	0x200008a0
1000820c:	20000832 	.word	0x20000832
10008210:	200008f4 	.word	0x200008f4
10008214:	2000081c 	.word	0x2000081c
10008218:	200008a6 	.word	0x200008a6
1000821c:	200007ca 	.word	0x200007ca
10008220:	20000c2e 	.word	0x20000c2e
												command_nr=0x30;
												new_data_neuNodeIdBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else {
												node_id_neu = node_id;
10008224:	4bf0      	ldr	r3, [pc, #960]	; (100085e8 <main+0x1058>)
10008226:	781a      	ldrb	r2, [r3, #0]
10008228:	4bf0      	ldr	r3, [pc, #960]	; (100085ec <main+0x105c>)
1000822a:	701a      	strb	r2, [r3, #0]
												command_nr=0x0;
1000822c:	4bf0      	ldr	r3, [pc, #960]	; (100085f0 <main+0x1060>)
1000822e:	2200      	movs	r2, #0
10008230:	801a      	strh	r2, [r3, #0]
												 new_data_HalloBack();
10008232:	f7f9 f9f5 	bl	10001620 <new_data_HalloBack>
												 new_data[6]='e';
10008236:	4bef      	ldr	r3, [pc, #956]	; (100085f4 <main+0x1064>)
10008238:	2265      	movs	r2, #101	; 0x65
1000823a:	719a      	strb	r2, [r3, #6]
												 new_data[7]= 4;
1000823c:	4bed      	ldr	r3, [pc, #948]	; (100085f4 <main+0x1064>)
1000823e:	2204      	movs	r2, #4
10008240:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008242:	4bed      	ldr	r3, [pc, #948]	; (100085f8 <main+0x1068>)
10008244:	881b      	ldrh	r3, [r3, #0]
10008246:	0a1b      	lsrs	r3, r3, #8
10008248:	b29b      	uxth	r3, r3
1000824a:	b2da      	uxtb	r2, r3
1000824c:	4be9      	ldr	r3, [pc, #932]	; (100085f4 <main+0x1064>)
1000824e:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008250:	4be9      	ldr	r3, [pc, #932]	; (100085f8 <main+0x1068>)
10008252:	881b      	ldrh	r3, [r3, #0]
10008254:	b2da      	uxtb	r2, r3
10008256:	4be7      	ldr	r3, [pc, #924]	; (100085f4 <main+0x1064>)
10008258:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000825a:	4be8      	ldr	r3, [pc, #928]	; (100085fc <main+0x106c>)
1000825c:	781b      	ldrb	r3, [r3, #0]
1000825e:	1c1c      	adds	r4, r3, #0
10008260:	4ae7      	ldr	r2, [pc, #924]	; (10008600 <main+0x1070>)
10008262:	4be4      	ldr	r3, [pc, #912]	; (100085f4 <main+0x1064>)
10008264:	1c10      	adds	r0, r2, #0
10008266:	1c19      	adds	r1, r3, #0
10008268:	1c22      	adds	r2, r4, #0
1000826a:	f7fb fca9 	bl	10003bc0 <UART_Transmit>
												}

											break;
1000826e:	f001 f855 	bl	1000931c <main+0x1d8c>

				case command_neuSerNrResi :
												command_nr = 0x45;
10008272:	4bdf      	ldr	r3, [pc, #892]	; (100085f0 <main+0x1060>)
10008274:	2245      	movs	r2, #69	; 0x45
10008276:	801a      	strh	r2, [r3, #0]
												neu_Ser_NrH  = ReadData[1] * 0x100 + ReadData[2];
10008278:	4be2      	ldr	r3, [pc, #904]	; (10008604 <main+0x1074>)
1000827a:	785b      	ldrb	r3, [r3, #1]
1000827c:	b29b      	uxth	r3, r3
1000827e:	021b      	lsls	r3, r3, #8
10008280:	b29a      	uxth	r2, r3
10008282:	4be0      	ldr	r3, [pc, #896]	; (10008604 <main+0x1074>)
10008284:	789b      	ldrb	r3, [r3, #2]
10008286:	b29b      	uxth	r3, r3
10008288:	18d3      	adds	r3, r2, r3
1000828a:	b29a      	uxth	r2, r3
1000828c:	4bde      	ldr	r3, [pc, #888]	; (10008608 <main+0x1078>)
1000828e:	801a      	strh	r2, [r3, #0]
												neu_Ser_NrL  = ReadData[3] * 0x100 + ReadData[4];
10008290:	4bdc      	ldr	r3, [pc, #880]	; (10008604 <main+0x1074>)
10008292:	78db      	ldrb	r3, [r3, #3]
10008294:	b29b      	uxth	r3, r3
10008296:	021b      	lsls	r3, r3, #8
10008298:	b29a      	uxth	r2, r3
1000829a:	4bda      	ldr	r3, [pc, #872]	; (10008604 <main+0x1074>)
1000829c:	791b      	ldrb	r3, [r3, #4]
1000829e:	b29b      	uxth	r3, r3
100082a0:	18d3      	adds	r3, r2, r3
100082a2:	b29a      	uxth	r2, r3
100082a4:	4bd9      	ldr	r3, [pc, #868]	; (1000860c <main+0x107c>)
100082a6:	801a      	strh	r2, [r3, #0]
												new_data_neuSerNrBack();
100082a8:	f7f9 fa30 	bl	1000170c <new_data_neuSerNrBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100082ac:	4bd3      	ldr	r3, [pc, #844]	; (100085fc <main+0x106c>)
100082ae:	781b      	ldrb	r3, [r3, #0]
100082b0:	1c1c      	adds	r4, r3, #0
100082b2:	4ad3      	ldr	r2, [pc, #844]	; (10008600 <main+0x1070>)
100082b4:	4bcf      	ldr	r3, [pc, #828]	; (100085f4 <main+0x1064>)
100082b6:	1c10      	adds	r0, r2, #0
100082b8:	1c19      	adds	r1, r3, #0
100082ba:	1c22      	adds	r2, r4, #0
100082bc:	f7fb fc80 	bl	10003bc0 <UART_Transmit>
											break;
100082c0:	f001 f82c 	bl	1000931c <main+0x1d8c>
				case command_SerNrResi :		tester = readSerNrEEprom();
100082c4:	f7f9 fbba 	bl	10001a3c <readSerNrEEprom>
100082c8:	1c03      	adds	r3, r0, #0
100082ca:	1c1a      	adds	r2, r3, #0
100082cc:	4bd0      	ldr	r3, [pc, #832]	; (10008610 <main+0x1080>)
100082ce:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
100082d0:	4bcf      	ldr	r3, [pc, #828]	; (10008610 <main+0x1080>)
100082d2:	681b      	ldr	r3, [r3, #0]
100082d4:	2b03      	cmp	r3, #3
100082d6:	d125      	bne.n	10008324 <main+0xd94>
												{
												Ser_NrH = ReadBuffer1[0] * 0x100 + ReadBuffer1[1];
100082d8:	4bce      	ldr	r3, [pc, #824]	; (10008614 <main+0x1084>)
100082da:	781b      	ldrb	r3, [r3, #0]
100082dc:	b29b      	uxth	r3, r3
100082de:	021b      	lsls	r3, r3, #8
100082e0:	b29a      	uxth	r2, r3
100082e2:	4bcc      	ldr	r3, [pc, #816]	; (10008614 <main+0x1084>)
100082e4:	785b      	ldrb	r3, [r3, #1]
100082e6:	b29b      	uxth	r3, r3
100082e8:	18d3      	adds	r3, r2, r3
100082ea:	b29a      	uxth	r2, r3
100082ec:	4bca      	ldr	r3, [pc, #808]	; (10008618 <main+0x1088>)
100082ee:	801a      	strh	r2, [r3, #0]
												Ser_NrL = ReadBuffer1[2] * 0x100 + ReadBuffer1[3];
100082f0:	4bc8      	ldr	r3, [pc, #800]	; (10008614 <main+0x1084>)
100082f2:	789b      	ldrb	r3, [r3, #2]
100082f4:	b29b      	uxth	r3, r3
100082f6:	021b      	lsls	r3, r3, #8
100082f8:	b29a      	uxth	r2, r3
100082fa:	4bc6      	ldr	r3, [pc, #792]	; (10008614 <main+0x1084>)
100082fc:	78db      	ldrb	r3, [r3, #3]
100082fe:	b29b      	uxth	r3, r3
10008300:	18d3      	adds	r3, r2, r3
10008302:	b29a      	uxth	r2, r3
10008304:	4bbc      	ldr	r3, [pc, #752]	; (100085f8 <main+0x1068>)
10008306:	801a      	strh	r2, [r3, #0]
												new_data_SerNrBack();
10008308:	f7f9 faa6 	bl	10001858 <new_data_SerNrBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000830c:	4bbb      	ldr	r3, [pc, #748]	; (100085fc <main+0x106c>)
1000830e:	781b      	ldrb	r3, [r3, #0]
10008310:	1c1c      	adds	r4, r3, #0
10008312:	4abb      	ldr	r2, [pc, #748]	; (10008600 <main+0x1070>)
10008314:	4bb7      	ldr	r3, [pc, #732]	; (100085f4 <main+0x1064>)
10008316:	1c10      	adds	r0, r2, #0
10008318:	1c19      	adds	r1, r3, #0
1000831a:	1c22      	adds	r2, r4, #0
1000831c:	f7fb fc50 	bl	10003bc0 <UART_Transmit>
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}

											break;
10008320:	f000 fffc 	bl	1000931c <main+0x1d8c>
												new_data_SerNrBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
10008324:	f7f9 f97c 	bl	10001620 <new_data_HalloBack>
												new_data[6]='e';
10008328:	4bb2      	ldr	r3, [pc, #712]	; (100085f4 <main+0x1064>)
1000832a:	2265      	movs	r2, #101	; 0x65
1000832c:	719a      	strb	r2, [r3, #6]
												new_data[7]=10;
1000832e:	4bb1      	ldr	r3, [pc, #708]	; (100085f4 <main+0x1064>)
10008330:	220a      	movs	r2, #10
10008332:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
10008334:	4bb6      	ldr	r3, [pc, #728]	; (10008610 <main+0x1080>)
10008336:	681b      	ldr	r3, [r3, #0]
10008338:	b2da      	uxtb	r2, r3
1000833a:	4bae      	ldr	r3, [pc, #696]	; (100085f4 <main+0x1064>)
1000833c:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
1000833e:	4bad      	ldr	r3, [pc, #692]	; (100085f4 <main+0x1064>)
10008340:	2200      	movs	r2, #0
10008342:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008344:	4bad      	ldr	r3, [pc, #692]	; (100085fc <main+0x106c>)
10008346:	781b      	ldrb	r3, [r3, #0]
10008348:	1c1c      	adds	r4, r3, #0
1000834a:	4aad      	ldr	r2, [pc, #692]	; (10008600 <main+0x1070>)
1000834c:	4ba9      	ldr	r3, [pc, #676]	; (100085f4 <main+0x1064>)
1000834e:	1c10      	adds	r0, r2, #0
10008350:	1c19      	adds	r1, r3, #0
10008352:	1c22      	adds	r2, r4, #0
10008354:	f7fb fc34 	bl	10003bc0 <UART_Transmit>
												}

											break;
10008358:	f000 ffe0 	bl	1000931c <main+0x1d8c>
				case command_NodeIdResi :		tester = readNodeIdEEprom();
1000835c:	f7f9 fb96 	bl	10001a8c <readNodeIdEEprom>
10008360:	1c03      	adds	r3, r0, #0
10008362:	1c1a      	adds	r2, r3, #0
10008364:	4baa      	ldr	r3, [pc, #680]	; (10008610 <main+0x1080>)
10008366:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
10008368:	4ba9      	ldr	r3, [pc, #676]	; (10008610 <main+0x1080>)
1000836a:	681b      	ldr	r3, [r3, #0]
1000836c:	2b03      	cmp	r3, #3
1000836e:	d123      	bne.n	100083b8 <main+0xe28>
												{
												node_id_alt = ReadBuffer2[0];
10008370:	4baa      	ldr	r3, [pc, #680]	; (1000861c <main+0x108c>)
10008372:	781a      	ldrb	r2, [r3, #0]
10008374:	4baa      	ldr	r3, [pc, #680]	; (10008620 <main+0x1090>)
10008376:	701a      	strb	r2, [r3, #0]
												node_id  = ReadBuffer2[1];
10008378:	4ba8      	ldr	r3, [pc, #672]	; (1000861c <main+0x108c>)
1000837a:	785a      	ldrb	r2, [r3, #1]
1000837c:	4b9a      	ldr	r3, [pc, #616]	; (100085e8 <main+0x1058>)
1000837e:	701a      	strb	r2, [r3, #0]
												node_id_16bit = ReadBuffer2[2] * 0xFF + ReadBuffer2[3];
10008380:	4ba6      	ldr	r3, [pc, #664]	; (1000861c <main+0x108c>)
10008382:	789b      	ldrb	r3, [r3, #2]
10008384:	b29b      	uxth	r3, r3
10008386:	1c1a      	adds	r2, r3, #0
10008388:	0212      	lsls	r2, r2, #8
1000838a:	1ad3      	subs	r3, r2, r3
1000838c:	b29a      	uxth	r2, r3
1000838e:	4ba3      	ldr	r3, [pc, #652]	; (1000861c <main+0x108c>)
10008390:	78db      	ldrb	r3, [r3, #3]
10008392:	b29b      	uxth	r3, r3
10008394:	18d3      	adds	r3, r2, r3
10008396:	b29a      	uxth	r2, r3
10008398:	4ba2      	ldr	r3, [pc, #648]	; (10008624 <main+0x1094>)
1000839a:	801a      	strh	r2, [r3, #0]
												new_data_NodeIdBack();
1000839c:	f7f9 fa12 	bl	100017c4 <new_data_NodeIdBack>
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100083a0:	4b96      	ldr	r3, [pc, #600]	; (100085fc <main+0x106c>)
100083a2:	781b      	ldrb	r3, [r3, #0]
100083a4:	1c1c      	adds	r4, r3, #0
100083a6:	4a96      	ldr	r2, [pc, #600]	; (10008600 <main+0x1070>)
100083a8:	4b92      	ldr	r3, [pc, #584]	; (100085f4 <main+0x1064>)
100083aa:	1c10      	adds	r0, r2, #0
100083ac:	1c19      	adds	r1, r3, #0
100083ae:	1c22      	adds	r2, r4, #0
100083b0:	f7fb fc06 	bl	10003bc0 <UART_Transmit>
												new_data[7]=11;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
100083b4:	f000 ffb2 	bl	1000931c <main+0x1d8c>
												new_data_NodeIdBack();
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
100083b8:	f7f9 f932 	bl	10001620 <new_data_HalloBack>
												new_data[6]='e';
100083bc:	4b8d      	ldr	r3, [pc, #564]	; (100085f4 <main+0x1064>)
100083be:	2265      	movs	r2, #101	; 0x65
100083c0:	719a      	strb	r2, [r3, #6]
												new_data[7]=11;
100083c2:	4b8c      	ldr	r3, [pc, #560]	; (100085f4 <main+0x1064>)
100083c4:	220b      	movs	r2, #11
100083c6:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
100083c8:	4b91      	ldr	r3, [pc, #580]	; (10008610 <main+0x1080>)
100083ca:	681b      	ldr	r3, [r3, #0]
100083cc:	b2da      	uxtb	r2, r3
100083ce:	4b89      	ldr	r3, [pc, #548]	; (100085f4 <main+0x1064>)
100083d0:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
100083d2:	4b88      	ldr	r3, [pc, #544]	; (100085f4 <main+0x1064>)
100083d4:	2200      	movs	r2, #0
100083d6:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100083d8:	4b88      	ldr	r3, [pc, #544]	; (100085fc <main+0x106c>)
100083da:	781b      	ldrb	r3, [r3, #0]
100083dc:	1c1c      	adds	r4, r3, #0
100083de:	4a88      	ldr	r2, [pc, #544]	; (10008600 <main+0x1070>)
100083e0:	4b84      	ldr	r3, [pc, #528]	; (100085f4 <main+0x1064>)
100083e2:	1c10      	adds	r0, r2, #0
100083e4:	1c19      	adds	r1, r3, #0
100083e6:	1c22      	adds	r2, r4, #0
100083e8:	f7fb fbea 	bl	10003bc0 <UART_Transmit>
												}
											break;
100083ec:	f000 ff96 	bl	1000931c <main+0x1d8c>

				case command_akt_lightEEResi :		tester = read_akt_light_EEprom();
100083f0:	f7f9 fb74 	bl	10001adc <read_akt_light_EEprom>
100083f4:	1c03      	adds	r3, r0, #0
100083f6:	1c1a      	adds	r2, r3, #0
100083f8:	4b85      	ldr	r3, [pc, #532]	; (10008610 <main+0x1080>)
100083fa:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
100083fc:	4b84      	ldr	r3, [pc, #528]	; (10008610 <main+0x1080>)
100083fe:	681b      	ldr	r3, [r3, #0]
10008400:	2b03      	cmp	r3, #3
10008402:	d110      	bne.n	10008426 <main+0xe96>
												{
													new_data_readbuff2Back();
10008404:	f7f9 fa68 	bl	100018d8 <new_data_readbuff2Back>
  		  											 new_data[6]=4;  // 4= akt_light buffertyp
10008408:	4b7a      	ldr	r3, [pc, #488]	; (100085f4 <main+0x1064>)
1000840a:	2204      	movs	r2, #4
1000840c:	719a      	strb	r2, [r3, #6]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000840e:	4b7b      	ldr	r3, [pc, #492]	; (100085fc <main+0x106c>)
10008410:	781b      	ldrb	r3, [r3, #0]
10008412:	1c1c      	adds	r4, r3, #0
10008414:	4a7a      	ldr	r2, [pc, #488]	; (10008600 <main+0x1070>)
10008416:	4b77      	ldr	r3, [pc, #476]	; (100085f4 <main+0x1064>)
10008418:	1c10      	adds	r0, r2, #0
1000841a:	1c19      	adds	r1, r3, #0
1000841c:	1c22      	adds	r2, r4, #0
1000841e:	f7fb fbcf 	bl	10003bc0 <UART_Transmit>
												new_data[7]=45;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008422:	f000 ff7b 	bl	1000931c <main+0x1d8c>
  		  											 new_data[6]=4;  // 4= akt_light buffertyp
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
10008426:	f7f9 f8fb 	bl	10001620 <new_data_HalloBack>
												new_data[6]='e';
1000842a:	4b72      	ldr	r3, [pc, #456]	; (100085f4 <main+0x1064>)
1000842c:	2265      	movs	r2, #101	; 0x65
1000842e:	719a      	strb	r2, [r3, #6]
												new_data[7]=45;
10008430:	4b70      	ldr	r3, [pc, #448]	; (100085f4 <main+0x1064>)
10008432:	222d      	movs	r2, #45	; 0x2d
10008434:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
10008436:	4b76      	ldr	r3, [pc, #472]	; (10008610 <main+0x1080>)
10008438:	681b      	ldr	r3, [r3, #0]
1000843a:	b2da      	uxtb	r2, r3
1000843c:	4b6d      	ldr	r3, [pc, #436]	; (100085f4 <main+0x1064>)
1000843e:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
10008440:	4b6c      	ldr	r3, [pc, #432]	; (100085f4 <main+0x1064>)
10008442:	2200      	movs	r2, #0
10008444:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008446:	4b6d      	ldr	r3, [pc, #436]	; (100085fc <main+0x106c>)
10008448:	781b      	ldrb	r3, [r3, #0]
1000844a:	1c1c      	adds	r4, r3, #0
1000844c:	4a6c      	ldr	r2, [pc, #432]	; (10008600 <main+0x1070>)
1000844e:	4b69      	ldr	r3, [pc, #420]	; (100085f4 <main+0x1064>)
10008450:	1c10      	adds	r0, r2, #0
10008452:	1c19      	adds	r1, r3, #0
10008454:	1c22      	adds	r2, r4, #0
10008456:	f7fb fbb3 	bl	10003bc0 <UART_Transmit>
												}
											break;
1000845a:	f000 ff5f 	bl	1000931c <main+0x1d8c>
				case command_offlightEEResi :		tester = read_off_light_EEprom();
1000845e:	f7f9 fb65 	bl	10001b2c <read_off_light_EEprom>
10008462:	1c03      	adds	r3, r0, #0
10008464:	1c1a      	adds	r2, r3, #0
10008466:	4b6a      	ldr	r3, [pc, #424]	; (10008610 <main+0x1080>)
10008468:	601a      	str	r2, [r3, #0]
												if (tester == 0x03)
1000846a:	4b69      	ldr	r3, [pc, #420]	; (10008610 <main+0x1080>)
1000846c:	681b      	ldr	r3, [r3, #0]
1000846e:	2b03      	cmp	r3, #3
10008470:	d110      	bne.n	10008494 <main+0xf04>
												{
													new_data_readbuff2Back();
10008472:	f7f9 fa31 	bl	100018d8 <new_data_readbuff2Back>
  		  											 new_data[6]=5;  // 5= offlight buffertyp
10008476:	4b5f      	ldr	r3, [pc, #380]	; (100085f4 <main+0x1064>)
10008478:	2205      	movs	r2, #5
1000847a:	719a      	strb	r2, [r3, #6]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000847c:	4b5f      	ldr	r3, [pc, #380]	; (100085fc <main+0x106c>)
1000847e:	781b      	ldrb	r3, [r3, #0]
10008480:	1c1c      	adds	r4, r3, #0
10008482:	4a5f      	ldr	r2, [pc, #380]	; (10008600 <main+0x1070>)
10008484:	4b5b      	ldr	r3, [pc, #364]	; (100085f4 <main+0x1064>)
10008486:	1c10      	adds	r0, r2, #0
10008488:	1c19      	adds	r1, r3, #0
1000848a:	1c22      	adds	r2, r4, #0
1000848c:	f7fb fb98 	bl	10003bc0 <UART_Transmit>
												new_data[7]=21;
												new_data[8]=tester;
												new_data[9]=0;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008490:	f000 ff44 	bl	1000931c <main+0x1d8c>
  		  											 new_data[6]=5;  // 5= offlight buffertyp
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
												else
												{
											    new_data_HalloBack();
10008494:	f7f9 f8c4 	bl	10001620 <new_data_HalloBack>
												new_data[6]='e';
10008498:	4b56      	ldr	r3, [pc, #344]	; (100085f4 <main+0x1064>)
1000849a:	2265      	movs	r2, #101	; 0x65
1000849c:	719a      	strb	r2, [r3, #6]
												new_data[7]=21;
1000849e:	4b55      	ldr	r3, [pc, #340]	; (100085f4 <main+0x1064>)
100084a0:	2215      	movs	r2, #21
100084a2:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
100084a4:	4b5a      	ldr	r3, [pc, #360]	; (10008610 <main+0x1080>)
100084a6:	681b      	ldr	r3, [r3, #0]
100084a8:	b2da      	uxtb	r2, r3
100084aa:	4b52      	ldr	r3, [pc, #328]	; (100085f4 <main+0x1064>)
100084ac:	721a      	strb	r2, [r3, #8]
												new_data[9]=0;
100084ae:	4b51      	ldr	r3, [pc, #324]	; (100085f4 <main+0x1064>)
100084b0:	2200      	movs	r2, #0
100084b2:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
100084b4:	4b51      	ldr	r3, [pc, #324]	; (100085fc <main+0x106c>)
100084b6:	781b      	ldrb	r3, [r3, #0]
100084b8:	1c1c      	adds	r4, r3, #0
100084ba:	4a51      	ldr	r2, [pc, #324]	; (10008600 <main+0x1070>)
100084bc:	4b4d      	ldr	r3, [pc, #308]	; (100085f4 <main+0x1064>)
100084be:	1c10      	adds	r0, r2, #0
100084c0:	1c19      	adds	r1, r3, #0
100084c2:	1c22      	adds	r2, r4, #0
100084c4:	f7fb fb7c 	bl	10003bc0 <UART_Transmit>
												}
											break;
100084c8:	f000 ff28 	bl	1000931c <main+0x1d8c>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
100084cc:	4b48      	ldr	r3, [pc, #288]	; (100085f0 <main+0x1060>)
100084ce:	881b      	ldrh	r3, [r3, #0]
100084d0:	2b47      	cmp	r3, #71	; 0x47
100084d2:	d000      	beq.n	100084d6 <main+0xf46>
100084d4:	e0aa      	b.n	1000862c <main+0x109c>
100084d6:	4b50      	ldr	r3, [pc, #320]	; (10008618 <main+0x1088>)
100084d8:	881b      	ldrh	r3, [r3, #0]
100084da:	1c19      	adds	r1, r3, #0
100084dc:	4b49      	ldr	r3, [pc, #292]	; (10008604 <main+0x1074>)
100084de:	785b      	ldrb	r3, [r3, #1]
100084e0:	021b      	lsls	r3, r3, #8
100084e2:	4a48      	ldr	r2, [pc, #288]	; (10008604 <main+0x1074>)
100084e4:	7892      	ldrb	r2, [r2, #2]
100084e6:	189b      	adds	r3, r3, r2
100084e8:	4299      	cmp	r1, r3
100084ea:	d000      	beq.n	100084ee <main+0xf5e>
100084ec:	e09e      	b.n	1000862c <main+0x109c>
100084ee:	4b42      	ldr	r3, [pc, #264]	; (100085f8 <main+0x1068>)
100084f0:	881b      	ldrh	r3, [r3, #0]
100084f2:	1c19      	adds	r1, r3, #0
100084f4:	4b43      	ldr	r3, [pc, #268]	; (10008604 <main+0x1074>)
100084f6:	78db      	ldrb	r3, [r3, #3]
100084f8:	021b      	lsls	r3, r3, #8
100084fa:	4a42      	ldr	r2, [pc, #264]	; (10008604 <main+0x1074>)
100084fc:	7912      	ldrb	r2, [r2, #4]
100084fe:	189b      	adds	r3, r3, r2
10008500:	4299      	cmp	r1, r3
10008502:	d000      	beq.n	10008506 <main+0xf76>
10008504:	e092      	b.n	1000862c <main+0x109c>
												{
												tester = readNodeIdEEprom();
10008506:	f7f9 fac1 	bl	10001a8c <readNodeIdEEprom>
1000850a:	1c03      	adds	r3, r0, #0
1000850c:	1c1a      	adds	r2, r3, #0
1000850e:	4b40      	ldr	r3, [pc, #256]	; (10008610 <main+0x1080>)
10008510:	601a      	str	r2, [r3, #0]
												  if (tester == 0x03)
10008512:	4b3f      	ldr	r3, [pc, #252]	; (10008610 <main+0x1080>)
10008514:	681b      	ldr	r3, [r3, #0]
10008516:	2b03      	cmp	r3, #3
10008518:	d14b      	bne.n	100085b2 <main+0x1022>
											      {
												  ReadBuffer2[0]= 	node_id; //highbyte
1000851a:	4b33      	ldr	r3, [pc, #204]	; (100085e8 <main+0x1058>)
1000851c:	781a      	ldrb	r2, [r3, #0]
1000851e:	4b3f      	ldr	r3, [pc, #252]	; (1000861c <main+0x108c>)
10008520:	701a      	strb	r2, [r3, #0]
												  ReadBuffer2[1]= 	node_id_neu; //lowbyte
10008522:	4b32      	ldr	r3, [pc, #200]	; (100085ec <main+0x105c>)
10008524:	781a      	ldrb	r2, [r3, #0]
10008526:	4b3d      	ldr	r3, [pc, #244]	; (1000861c <main+0x108c>)
10008528:	705a      	strb	r2, [r3, #1]
												  tester2 = writeNodeid_B2_EEprom();
1000852a:	f7f9 fb5d 	bl	10001be8 <writeNodeid_B2_EEprom>
1000852e:	1c03      	adds	r3, r0, #0
10008530:	b29a      	uxth	r2, r3
10008532:	4b3d      	ldr	r3, [pc, #244]	; (10008628 <main+0x1098>)
10008534:	801a      	strh	r2, [r3, #0]
												    if( tester2  == 0x03 )
10008536:	4b3c      	ldr	r3, [pc, #240]	; (10008628 <main+0x1098>)
10008538:	881b      	ldrh	r3, [r3, #0]
1000853a:	2b03      	cmp	r3, #3
1000853c:	d11c      	bne.n	10008578 <main+0xfe8>
											        {
														new_data_HalloBack();
1000853e:	f7f9 f86f 	bl	10001620 <new_data_HalloBack>
														 new_data[6]='i';
10008542:	4b2c      	ldr	r3, [pc, #176]	; (100085f4 <main+0x1064>)
10008544:	2269      	movs	r2, #105	; 0x69
10008546:	719a      	strb	r2, [r3, #6]
														 new_data[7]='n';
10008548:	4b2a      	ldr	r3, [pc, #168]	; (100085f4 <main+0x1064>)
1000854a:	226e      	movs	r2, #110	; 0x6e
1000854c:	71da      	strb	r2, [r3, #7]
														 new_data[8]=tester;
1000854e:	4b30      	ldr	r3, [pc, #192]	; (10008610 <main+0x1080>)
10008550:	681b      	ldr	r3, [r3, #0]
10008552:	b2da      	uxtb	r2, r3
10008554:	4b27      	ldr	r3, [pc, #156]	; (100085f4 <main+0x1064>)
10008556:	721a      	strb	r2, [r3, #8]
														 new_data[9]=tester2;
10008558:	4b33      	ldr	r3, [pc, #204]	; (10008628 <main+0x1098>)
1000855a:	881b      	ldrh	r3, [r3, #0]
1000855c:	b2da      	uxtb	r2, r3
1000855e:	4b25      	ldr	r3, [pc, #148]	; (100085f4 <main+0x1064>)
10008560:	725a      	strb	r2, [r3, #9]
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008562:	4b26      	ldr	r3, [pc, #152]	; (100085fc <main+0x106c>)
10008564:	781b      	ldrb	r3, [r3, #0]
10008566:	1c1c      	adds	r4, r3, #0
10008568:	4a25      	ldr	r2, [pc, #148]	; (10008600 <main+0x1070>)
1000856a:	4b22      	ldr	r3, [pc, #136]	; (100085f4 <main+0x1064>)
1000856c:	1c10      	adds	r0, r2, #0
1000856e:	1c19      	adds	r1, r3, #0
10008570:	1c22      	adds	r2, r4, #0
10008572:	f7fb fb25 	bl	10003bc0 <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
10008576:	e075      	b.n	10008664 <main+0x10d4>
														 new_data[9]=tester2;
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
											        }
												    else
												    {
													new_data_HalloBack();
10008578:	f7f9 f852 	bl	10001620 <new_data_HalloBack>
														 new_data[6]='e';
1000857c:	4b1d      	ldr	r3, [pc, #116]	; (100085f4 <main+0x1064>)
1000857e:	2265      	movs	r2, #101	; 0x65
10008580:	719a      	strb	r2, [r3, #6]
														 new_data[7]=7;
10008582:	4b1c      	ldr	r3, [pc, #112]	; (100085f4 <main+0x1064>)
10008584:	2207      	movs	r2, #7
10008586:	71da      	strb	r2, [r3, #7]
														 new_data[8]=tester;
10008588:	4b21      	ldr	r3, [pc, #132]	; (10008610 <main+0x1080>)
1000858a:	681b      	ldr	r3, [r3, #0]
1000858c:	b2da      	uxtb	r2, r3
1000858e:	4b19      	ldr	r3, [pc, #100]	; (100085f4 <main+0x1064>)
10008590:	721a      	strb	r2, [r3, #8]
														 new_data[9]=tester2;
10008592:	4b25      	ldr	r3, [pc, #148]	; (10008628 <main+0x1098>)
10008594:	881b      	ldrh	r3, [r3, #0]
10008596:	b2da      	uxtb	r2, r3
10008598:	4b16      	ldr	r3, [pc, #88]	; (100085f4 <main+0x1064>)
1000859a:	725a      	strb	r2, [r3, #9]
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000859c:	4b17      	ldr	r3, [pc, #92]	; (100085fc <main+0x106c>)
1000859e:	781b      	ldrb	r3, [r3, #0]
100085a0:	1c1c      	adds	r4, r3, #0
100085a2:	4a17      	ldr	r2, [pc, #92]	; (10008600 <main+0x1070>)
100085a4:	4b13      	ldr	r3, [pc, #76]	; (100085f4 <main+0x1064>)
100085a6:	1c10      	adds	r0, r2, #0
100085a8:	1c19      	adds	r1, r3, #0
100085aa:	1c22      	adds	r2, r4, #0
100085ac:	f7fb fb08 	bl	10003bc0 <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
100085b0:	e058      	b.n	10008664 <main+0x10d4>
														UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
											      }
												    else
												  {
												  new_data_HalloBack();
100085b2:	f7f9 f835 	bl	10001620 <new_data_HalloBack>
												  new_data[6]='e';
100085b6:	4b0f      	ldr	r3, [pc, #60]	; (100085f4 <main+0x1064>)
100085b8:	2265      	movs	r2, #101	; 0x65
100085ba:	719a      	strb	r2, [r3, #6]
												  new_data[7]=8;
100085bc:	4b0d      	ldr	r3, [pc, #52]	; (100085f4 <main+0x1064>)
100085be:	2208      	movs	r2, #8
100085c0:	71da      	strb	r2, [r3, #7]
												  new_data[8]=tester;
100085c2:	4b13      	ldr	r3, [pc, #76]	; (10008610 <main+0x1080>)
100085c4:	681b      	ldr	r3, [r3, #0]
100085c6:	b2da      	uxtb	r2, r3
100085c8:	4b0a      	ldr	r3, [pc, #40]	; (100085f4 <main+0x1064>)
100085ca:	721a      	strb	r2, [r3, #8]
												  new_data[9]=0;
100085cc:	4b09      	ldr	r3, [pc, #36]	; (100085f4 <main+0x1064>)
100085ce:	2200      	movs	r2, #0
100085d0:	725a      	strb	r2, [r3, #9]
												  UART_Transmit(&UART_1, new_data,transmit_buf_size);
100085d2:	4b0a      	ldr	r3, [pc, #40]	; (100085fc <main+0x106c>)
100085d4:	781b      	ldrb	r3, [r3, #0]
100085d6:	1c1c      	adds	r4, r3, #0
100085d8:	4a09      	ldr	r2, [pc, #36]	; (10008600 <main+0x1070>)
100085da:	4b06      	ldr	r3, [pc, #24]	; (100085f4 <main+0x1064>)
100085dc:	1c10      	adds	r0, r2, #0
100085de:	1c19      	adds	r1, r3, #0
100085e0:	1c22      	adds	r2, r4, #0
100085e2:	f7fb faed 	bl	10003bc0 <UART_Transmit>

				case command_neuNodeIdWriteResi:
											if (command_nr == 0x47 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
												{
												tester = readNodeIdEEprom();
												  if (tester == 0x03)
100085e6:	e03d      	b.n	10008664 <main+0x10d4>
100085e8:	20000836 	.word	0x20000836
100085ec:	200007ca 	.word	0x200007ca
100085f0:	20000c2e 	.word	0x20000c2e
100085f4:	20000804 	.word	0x20000804
100085f8:	200008a8 	.word	0x200008a8
100085fc:	20000550 	.word	0x20000550
10008600:	20000560 	.word	0x20000560
10008604:	20000824 	.word	0x20000824
10008608:	20000816 	.word	0x20000816
1000860c:	20000904 	.word	0x20000904
10008610:	20000c28 	.word	0x20000c28
10008614:	20000890 	.word	0x20000890
10008618:	20000830 	.word	0x20000830
1000861c:	20000848 	.word	0x20000848
10008620:	20000844 	.word	0x20000844
10008624:	20000860 	.word	0x20000860
10008628:	20000c34 	.word	0x20000c34
												  UART_Transmit(&UART_1, new_data,transmit_buf_size);
												  }
												}
										        else
										        {
										         new_data_HalloBack();
1000862c:	f7f8 fff8 	bl	10001620 <new_data_HalloBack>
										         new_data[6]='e';
10008630:	4bc5      	ldr	r3, [pc, #788]	; (10008948 <main+0x13b8>)
10008632:	2265      	movs	r2, #101	; 0x65
10008634:	719a      	strb	r2, [r3, #6]
										         new_data[7]=9;
10008636:	4bc4      	ldr	r3, [pc, #784]	; (10008948 <main+0x13b8>)
10008638:	2209      	movs	r2, #9
1000863a:	71da      	strb	r2, [r3, #7]
										         new_data[8]=command_nr;
1000863c:	4bc3      	ldr	r3, [pc, #780]	; (1000894c <main+0x13bc>)
1000863e:	881b      	ldrh	r3, [r3, #0]
10008640:	b2da      	uxtb	r2, r3
10008642:	4bc1      	ldr	r3, [pc, #772]	; (10008948 <main+0x13b8>)
10008644:	721a      	strb	r2, [r3, #8]
										         new_data[9]=0;
10008646:	4bc0      	ldr	r3, [pc, #768]	; (10008948 <main+0x13b8>)
10008648:	2200      	movs	r2, #0
1000864a:	725a      	strb	r2, [r3, #9]
										         UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000864c:	4bc0      	ldr	r3, [pc, #768]	; (10008950 <main+0x13c0>)
1000864e:	781b      	ldrb	r3, [r3, #0]
10008650:	1c1c      	adds	r4, r3, #0
10008652:	4ac0      	ldr	r2, [pc, #768]	; (10008954 <main+0x13c4>)
10008654:	4bbc      	ldr	r3, [pc, #752]	; (10008948 <main+0x13b8>)
10008656:	1c10      	adds	r0, r2, #0
10008658:	1c19      	adds	r1, r3, #0
1000865a:	1c22      	adds	r2, r4, #0
1000865c:	f7fb fab0 	bl	10003bc0 <UART_Transmit>
										         }

											break;
10008660:	f000 fe5c 	bl	1000931c <main+0x1d8c>
10008664:	f000 fe5a 	bl	1000931c <main+0x1d8c>

				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008668:	4bb8      	ldr	r3, [pc, #736]	; (1000894c <main+0x13bc>)
1000866a:	881b      	ldrh	r3, [r3, #0]
1000866c:	2b66      	cmp	r3, #102	; 0x66
1000866e:	d000      	beq.n	10008672 <main+0x10e2>
10008670:	e07a      	b.n	10008768 <main+0x11d8>
10008672:	4bb9      	ldr	r3, [pc, #740]	; (10008958 <main+0x13c8>)
10008674:	881b      	ldrh	r3, [r3, #0]
10008676:	1c19      	adds	r1, r3, #0
10008678:	4bb8      	ldr	r3, [pc, #736]	; (1000895c <main+0x13cc>)
1000867a:	785b      	ldrb	r3, [r3, #1]
1000867c:	021b      	lsls	r3, r3, #8
1000867e:	4ab7      	ldr	r2, [pc, #732]	; (1000895c <main+0x13cc>)
10008680:	7892      	ldrb	r2, [r2, #2]
10008682:	189b      	adds	r3, r3, r2
10008684:	4299      	cmp	r1, r3
10008686:	d16f      	bne.n	10008768 <main+0x11d8>
10008688:	4bb5      	ldr	r3, [pc, #724]	; (10008960 <main+0x13d0>)
1000868a:	881b      	ldrh	r3, [r3, #0]
1000868c:	1c19      	adds	r1, r3, #0
1000868e:	4bb3      	ldr	r3, [pc, #716]	; (1000895c <main+0x13cc>)
10008690:	78db      	ldrb	r3, [r3, #3]
10008692:	021b      	lsls	r3, r3, #8
10008694:	4ab1      	ldr	r2, [pc, #708]	; (1000895c <main+0x13cc>)
10008696:	7912      	ldrb	r2, [r2, #4]
10008698:	189b      	adds	r3, r3, r2
1000869a:	4299      	cmp	r1, r3
1000869c:	d164      	bne.n	10008768 <main+0x11d8>
											{
												tester2=0xff;
1000869e:	4bb1      	ldr	r3, [pc, #708]	; (10008964 <main+0x13d4>)
100086a0:	22ff      	movs	r2, #255	; 0xff
100086a2:	801a      	strh	r2, [r3, #0]
												tester = readSerNrEEprom();
100086a4:	f7f9 f9ca 	bl	10001a3c <readSerNrEEprom>
100086a8:	1c03      	adds	r3, r0, #0
100086aa:	1c1a      	adds	r2, r3, #0
100086ac:	4bae      	ldr	r3, [pc, #696]	; (10008968 <main+0x13d8>)
100086ae:	601a      	str	r2, [r3, #0]
											    if( tester  == 0x03 )
100086b0:	4bad      	ldr	r3, [pc, #692]	; (10008968 <main+0x13d8>)
100086b2:	681b      	ldr	r3, [r3, #0]
100086b4:	2b03      	cmp	r3, #3
100086b6:	d13a      	bne.n	1000872e <main+0x119e>

											    {
												 ReadBuffer1[0]= 	Ser_NrH  / 0x100; //highbyte
100086b8:	4ba7      	ldr	r3, [pc, #668]	; (10008958 <main+0x13c8>)
100086ba:	881b      	ldrh	r3, [r3, #0]
100086bc:	0a1b      	lsrs	r3, r3, #8
100086be:	b29b      	uxth	r3, r3
100086c0:	b2da      	uxtb	r2, r3
100086c2:	4baa      	ldr	r3, [pc, #680]	; (1000896c <main+0x13dc>)
100086c4:	701a      	strb	r2, [r3, #0]
												 ReadBuffer1[1]= 	Ser_NrH  & 0xff; //lowbyte
100086c6:	4ba4      	ldr	r3, [pc, #656]	; (10008958 <main+0x13c8>)
100086c8:	881b      	ldrh	r3, [r3, #0]
100086ca:	b2da      	uxtb	r2, r3
100086cc:	4ba7      	ldr	r3, [pc, #668]	; (1000896c <main+0x13dc>)
100086ce:	705a      	strb	r2, [r3, #1]
												 ReadBuffer1[2]= 	Ser_NrL  / 0x100; //highbyte
100086d0:	4ba3      	ldr	r3, [pc, #652]	; (10008960 <main+0x13d0>)
100086d2:	881b      	ldrh	r3, [r3, #0]
100086d4:	0a1b      	lsrs	r3, r3, #8
100086d6:	b29b      	uxth	r3, r3
100086d8:	b2da      	uxtb	r2, r3
100086da:	4ba4      	ldr	r3, [pc, #656]	; (1000896c <main+0x13dc>)
100086dc:	709a      	strb	r2, [r3, #2]
												 ReadBuffer1[3]= 	Ser_NrL  & 0xff; //lowbyte
100086de:	4ba0      	ldr	r3, [pc, #640]	; (10008960 <main+0x13d0>)
100086e0:	881b      	ldrh	r3, [r3, #0]
100086e2:	b2da      	uxtb	r2, r3
100086e4:	4ba1      	ldr	r3, [pc, #644]	; (1000896c <main+0x13dc>)
100086e6:	70da      	strb	r2, [r3, #3]
												 tester2 = writeSernr_B1_EEprom() ;
100086e8:	f7f9 fa48 	bl	10001b7c <writeSernr_B1_EEprom>
100086ec:	1c03      	adds	r3, r0, #0
100086ee:	b29a      	uxth	r2, r3
100086f0:	4b9c      	ldr	r3, [pc, #624]	; (10008964 <main+0x13d4>)
100086f2:	801a      	strh	r2, [r3, #0]
												new_data_HalloBack();
100086f4:	f7f8 ff94 	bl	10001620 <new_data_HalloBack>
												new_data[6]='i';
100086f8:	4b93      	ldr	r3, [pc, #588]	; (10008948 <main+0x13b8>)
100086fa:	2269      	movs	r2, #105	; 0x69
100086fc:	719a      	strb	r2, [r3, #6]
												new_data[7]='n';
100086fe:	4b92      	ldr	r3, [pc, #584]	; (10008948 <main+0x13b8>)
10008700:	226e      	movs	r2, #110	; 0x6e
10008702:	71da      	strb	r2, [r3, #7]
												new_data[8]=tester;
10008704:	4b98      	ldr	r3, [pc, #608]	; (10008968 <main+0x13d8>)
10008706:	681b      	ldr	r3, [r3, #0]
10008708:	b2da      	uxtb	r2, r3
1000870a:	4b8f      	ldr	r3, [pc, #572]	; (10008948 <main+0x13b8>)
1000870c:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
1000870e:	4b95      	ldr	r3, [pc, #596]	; (10008964 <main+0x13d4>)
10008710:	881b      	ldrh	r3, [r3, #0]
10008712:	b2da      	uxtb	r2, r3
10008714:	4b8c      	ldr	r3, [pc, #560]	; (10008948 <main+0x13b8>)
10008716:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008718:	4b8d      	ldr	r3, [pc, #564]	; (10008950 <main+0x13c0>)
1000871a:	781b      	ldrb	r3, [r3, #0]
1000871c:	1c1c      	adds	r4, r3, #0
1000871e:	4a8d      	ldr	r2, [pc, #564]	; (10008954 <main+0x13c4>)
10008720:	4b89      	ldr	r3, [pc, #548]	; (10008948 <main+0x13b8>)
10008722:	1c10      	adds	r0, r2, #0
10008724:	1c19      	adds	r1, r3, #0
10008726:	1c22      	adds	r2, r4, #0
10008728:	f7fb fa4a 	bl	10003bc0 <UART_Transmit>
				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
											{
												tester2=0xff;
												tester = readSerNrEEprom();
											    if( tester  == 0x03 )
1000872c:	e03a      	b.n	100087a4 <main+0x1214>
												new_data[8]=tester;
												new_data[9]=tester2;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
											    }
											    else {
												new_data_HalloBack();
1000872e:	f7f8 ff77 	bl	10001620 <new_data_HalloBack>
												 new_data[6]='e';
10008732:	4b85      	ldr	r3, [pc, #532]	; (10008948 <main+0x13b8>)
10008734:	2265      	movs	r2, #101	; 0x65
10008736:	719a      	strb	r2, [r3, #6]
												 new_data[7]=17;
10008738:	4b83      	ldr	r3, [pc, #524]	; (10008948 <main+0x13b8>)
1000873a:	2211      	movs	r2, #17
1000873c:	71da      	strb	r2, [r3, #7]
												 new_data[8]=tester;
1000873e:	4b8a      	ldr	r3, [pc, #552]	; (10008968 <main+0x13d8>)
10008740:	681b      	ldr	r3, [r3, #0]
10008742:	b2da      	uxtb	r2, r3
10008744:	4b80      	ldr	r3, [pc, #512]	; (10008948 <main+0x13b8>)
10008746:	721a      	strb	r2, [r3, #8]
												 new_data[9]=tester2;
10008748:	4b86      	ldr	r3, [pc, #536]	; (10008964 <main+0x13d4>)
1000874a:	881b      	ldrh	r3, [r3, #0]
1000874c:	b2da      	uxtb	r2, r3
1000874e:	4b7e      	ldr	r3, [pc, #504]	; (10008948 <main+0x13b8>)
10008750:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008752:	4b7f      	ldr	r3, [pc, #508]	; (10008950 <main+0x13c0>)
10008754:	781b      	ldrb	r3, [r3, #0]
10008756:	1c1c      	adds	r4, r3, #0
10008758:	4a7e      	ldr	r2, [pc, #504]	; (10008954 <main+0x13c4>)
1000875a:	4b7b      	ldr	r3, [pc, #492]	; (10008948 <main+0x13b8>)
1000875c:	1c10      	adds	r0, r2, #0
1000875e:	1c19      	adds	r1, r3, #0
10008760:	1c22      	adds	r2, r4, #0
10008762:	f7fb fa2d 	bl	10003bc0 <UART_Transmit>
				case command_neuSerNrWriteResi:
											if (command_nr == 0x66 && Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
											{
												tester2=0xff;
												tester = readSerNrEEprom();
											    if( tester  == 0x03 )
10008766:	e01d      	b.n	100087a4 <main+0x1214>
												 new_data[9]=tester2;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
											    }
											}
											 else {
											new_data_HalloBack();
10008768:	f7f8 ff5a 	bl	10001620 <new_data_HalloBack>
											new_data[6]='e';
1000876c:	4b76      	ldr	r3, [pc, #472]	; (10008948 <main+0x13b8>)
1000876e:	2265      	movs	r2, #101	; 0x65
10008770:	719a      	strb	r2, [r3, #6]
											new_data[7]=18;
10008772:	4b75      	ldr	r3, [pc, #468]	; (10008948 <main+0x13b8>)
10008774:	2212      	movs	r2, #18
10008776:	71da      	strb	r2, [r3, #7]
											new_data[8]=tester;
10008778:	4b7b      	ldr	r3, [pc, #492]	; (10008968 <main+0x13d8>)
1000877a:	681b      	ldr	r3, [r3, #0]
1000877c:	b2da      	uxtb	r2, r3
1000877e:	4b72      	ldr	r3, [pc, #456]	; (10008948 <main+0x13b8>)
10008780:	721a      	strb	r2, [r3, #8]
											new_data[9]=tester2;
10008782:	4b78      	ldr	r3, [pc, #480]	; (10008964 <main+0x13d4>)
10008784:	881b      	ldrh	r3, [r3, #0]
10008786:	b2da      	uxtb	r2, r3
10008788:	4b6f      	ldr	r3, [pc, #444]	; (10008948 <main+0x13b8>)
1000878a:	725a      	strb	r2, [r3, #9]
											UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000878c:	4b70      	ldr	r3, [pc, #448]	; (10008950 <main+0x13c0>)
1000878e:	781b      	ldrb	r3, [r3, #0]
10008790:	1c1c      	adds	r4, r3, #0
10008792:	4a70      	ldr	r2, [pc, #448]	; (10008954 <main+0x13c4>)
10008794:	4b6c      	ldr	r3, [pc, #432]	; (10008948 <main+0x13b8>)
10008796:	1c10      	adds	r0, r2, #0
10008798:	1c19      	adds	r1, r3, #0
1000879a:	1c22      	adds	r2, r4, #0
1000879c:	f7fb fa10 	bl	10003bc0 <UART_Transmit>
											 }
											break;
100087a0:	f000 fdbc 	bl	1000931c <main+0x1d8c>
100087a4:	f000 fdba 	bl	1000931c <main+0x1d8c>
				case command_neuakt_lightWriteResi:
												if (Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
100087a8:	4b6b      	ldr	r3, [pc, #428]	; (10008958 <main+0x13c8>)
100087aa:	881b      	ldrh	r3, [r3, #0]
100087ac:	1c19      	adds	r1, r3, #0
100087ae:	4b6b      	ldr	r3, [pc, #428]	; (1000895c <main+0x13cc>)
100087b0:	785b      	ldrb	r3, [r3, #1]
100087b2:	021b      	lsls	r3, r3, #8
100087b4:	4a69      	ldr	r2, [pc, #420]	; (1000895c <main+0x13cc>)
100087b6:	7892      	ldrb	r2, [r2, #2]
100087b8:	189b      	adds	r3, r3, r2
100087ba:	4299      	cmp	r1, r3
100087bc:	d000      	beq.n	100087c0 <main+0x1230>
100087be:	e0a5      	b.n	1000890c <main+0x137c>
100087c0:	4b67      	ldr	r3, [pc, #412]	; (10008960 <main+0x13d0>)
100087c2:	881b      	ldrh	r3, [r3, #0]
100087c4:	1c19      	adds	r1, r3, #0
100087c6:	4b65      	ldr	r3, [pc, #404]	; (1000895c <main+0x13cc>)
100087c8:	78db      	ldrb	r3, [r3, #3]
100087ca:	021b      	lsls	r3, r3, #8
100087cc:	4a63      	ldr	r2, [pc, #396]	; (1000895c <main+0x13cc>)
100087ce:	7912      	ldrb	r2, [r2, #4]
100087d0:	189b      	adds	r3, r3, r2
100087d2:	4299      	cmp	r1, r3
100087d4:	d000      	beq.n	100087d8 <main+0x1248>
100087d6:	e099      	b.n	1000890c <main+0x137c>
												{
													    ReadBuffer2[0]=Dimm_Gamma;
100087d8:	4b65      	ldr	r3, [pc, #404]	; (10008970 <main+0x13e0>)
100087da:	781a      	ldrb	r2, [r3, #0]
100087dc:	4b65      	ldr	r3, [pc, #404]	; (10008974 <main+0x13e4>)
100087de:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=Dimm_Stufen;
100087e0:	4b65      	ldr	r3, [pc, #404]	; (10008978 <main+0x13e8>)
100087e2:	781a      	ldrb	r2, [r3, #0]
100087e4:	4b63      	ldr	r3, [pc, #396]	; (10008974 <main+0x13e4>)
100087e6:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Dimm_StufenGR;
100087e8:	4b64      	ldr	r3, [pc, #400]	; (1000897c <main+0x13ec>)
100087ea:	781a      	ldrb	r2, [r3, #0]
100087ec:	4b61      	ldr	r3, [pc, #388]	; (10008974 <main+0x13e4>)
100087ee:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Dimm_Valu;
100087f0:	4b63      	ldr	r3, [pc, #396]	; (10008980 <main+0x13f0>)
100087f2:	781a      	ldrb	r2, [r3, #0]
100087f4:	4b5f      	ldr	r3, [pc, #380]	; (10008974 <main+0x13e4>)
100087f6:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = Smooth_Value / 0x100;
100087f8:	4b62      	ldr	r3, [pc, #392]	; (10008984 <main+0x13f4>)
100087fa:	881b      	ldrh	r3, [r3, #0]
100087fc:	0a1b      	lsrs	r3, r3, #8
100087fe:	b29b      	uxth	r3, r3
10008800:	b2da      	uxtb	r2, r3
10008802:	4b5c      	ldr	r3, [pc, #368]	; (10008974 <main+0x13e4>)
10008804:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = Smooth_Value & 0xff;
10008806:	4b5f      	ldr	r3, [pc, #380]	; (10008984 <main+0x13f4>)
10008808:	881b      	ldrh	r3, [r3, #0]
1000880a:	b2da      	uxtb	r2, r3
1000880c:	4b59      	ldr	r3, [pc, #356]	; (10008974 <main+0x13e4>)
1000880e:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = linearwalk_gen /0x100;
10008810:	4b5d      	ldr	r3, [pc, #372]	; (10008988 <main+0x13f8>)
10008812:	881b      	ldrh	r3, [r3, #0]
10008814:	0a1b      	lsrs	r3, r3, #8
10008816:	b29b      	uxth	r3, r3
10008818:	b2da      	uxtb	r2, r3
1000881a:	4b56      	ldr	r3, [pc, #344]	; (10008974 <main+0x13e4>)
1000881c:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = linearwalk_gen & 0xff;
1000881e:	4b5a      	ldr	r3, [pc, #360]	; (10008988 <main+0x13f8>)
10008820:	881b      	ldrh	r3, [r3, #0]
10008822:	b2da      	uxtb	r2, r3
10008824:	4b53      	ldr	r3, [pc, #332]	; (10008974 <main+0x13e4>)
10008826:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = Farbe_wwcw_Quot_gen / 0x100;
10008828:	4b58      	ldr	r3, [pc, #352]	; (1000898c <main+0x13fc>)
1000882a:	881b      	ldrh	r3, [r3, #0]
1000882c:	0a1b      	lsrs	r3, r3, #8
1000882e:	b29b      	uxth	r3, r3
10008830:	b2da      	uxtb	r2, r3
10008832:	4b50      	ldr	r3, [pc, #320]	; (10008974 <main+0x13e4>)
10008834:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = Farbe_wwcw_Quot_gen & 0xff;
10008836:	4b55      	ldr	r3, [pc, #340]	; (1000898c <main+0x13fc>)
10008838:	881b      	ldrh	r3, [r3, #0]
1000883a:	b2da      	uxtb	r2, r3
1000883c:	4b4d      	ldr	r3, [pc, #308]	; (10008974 <main+0x13e4>)
1000883e:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = Reserve_1 /0x100;
10008840:	4b53      	ldr	r3, [pc, #332]	; (10008990 <main+0x1400>)
10008842:	881b      	ldrh	r3, [r3, #0]
10008844:	0a1b      	lsrs	r3, r3, #8
10008846:	b29b      	uxth	r3, r3
10008848:	b2da      	uxtb	r2, r3
1000884a:	4b4a      	ldr	r3, [pc, #296]	; (10008974 <main+0x13e4>)
1000884c:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = Reserve_1 & 0xff;
1000884e:	4b50      	ldr	r3, [pc, #320]	; (10008990 <main+0x1400>)
10008850:	881b      	ldrh	r3, [r3, #0]
10008852:	b2da      	uxtb	r2, r3
10008854:	4b47      	ldr	r3, [pc, #284]	; (10008974 <main+0x13e4>)
10008856:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
10008858:	4b4e      	ldr	r3, [pc, #312]	; (10008994 <main+0x1404>)
1000885a:	881b      	ldrh	r3, [r3, #0]
1000885c:	0a1b      	lsrs	r3, r3, #8
1000885e:	b29b      	uxth	r3, r3
10008860:	b2da      	uxtb	r2, r3
10008862:	4b44      	ldr	r3, [pc, #272]	; (10008974 <main+0x13e4>)
10008864:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
10008866:	4b4b      	ldr	r3, [pc, #300]	; (10008994 <main+0x1404>)
10008868:	881b      	ldrh	r3, [r3, #0]
1000886a:	b2da      	uxtb	r2, r3
1000886c:	4b41      	ldr	r3, [pc, #260]	; (10008974 <main+0x13e4>)
1000886e:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
10008870:	4b49      	ldr	r3, [pc, #292]	; (10008998 <main+0x1408>)
10008872:	881b      	ldrh	r3, [r3, #0]
10008874:	0a1b      	lsrs	r3, r3, #8
10008876:	b29b      	uxth	r3, r3
10008878:	b2da      	uxtb	r2, r3
1000887a:	4b3e      	ldr	r3, [pc, #248]	; (10008974 <main+0x13e4>)
1000887c:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;
1000887e:	4b46      	ldr	r3, [pc, #280]	; (10008998 <main+0x1408>)
10008880:	881b      	ldrh	r3, [r3, #0]
10008882:	b2da      	uxtb	r2, r3
10008884:	4b3b      	ldr	r3, [pc, #236]	; (10008974 <main+0x13e4>)
10008886:	73da      	strb	r2, [r3, #15]

												   if (resultB2 > min_EEP_Voltage_Uin)
10008888:	4b44      	ldr	r3, [pc, #272]	; (1000899c <main+0x140c>)
1000888a:	881a      	ldrh	r2, [r3, #0]
1000888c:	23ba      	movs	r3, #186	; 0xba
1000888e:	011b      	lsls	r3, r3, #4
10008890:	429a      	cmp	r2, r3
10008892:	d920      	bls.n	100088d6 <main+0x1346>
												   {
											        tester2 = writeakt_light_data_B4_EEprom();
10008894:	f7f9 fa14 	bl	10001cc0 <writeakt_light_data_B4_EEprom>
10008898:	1c03      	adds	r3, r0, #0
1000889a:	b29a      	uxth	r2, r3
1000889c:	4b31      	ldr	r3, [pc, #196]	; (10008964 <main+0x13d4>)
1000889e:	801a      	strh	r2, [r3, #0]
													new_data_HalloBack();
100088a0:	f7f8 febe 	bl	10001620 <new_data_HalloBack>
													new_data[6]='i';
100088a4:	4b28      	ldr	r3, [pc, #160]	; (10008948 <main+0x13b8>)
100088a6:	2269      	movs	r2, #105	; 0x69
100088a8:	719a      	strb	r2, [r3, #6]
													new_data[7]='n';
100088aa:	4b27      	ldr	r3, [pc, #156]	; (10008948 <main+0x13b8>)
100088ac:	226e      	movs	r2, #110	; 0x6e
100088ae:	71da      	strb	r2, [r3, #7]
													new_data[8]=0;
100088b0:	4b25      	ldr	r3, [pc, #148]	; (10008948 <main+0x13b8>)
100088b2:	2200      	movs	r2, #0
100088b4:	721a      	strb	r2, [r3, #8]
													new_data[9]=tester2;
100088b6:	4b2b      	ldr	r3, [pc, #172]	; (10008964 <main+0x13d4>)
100088b8:	881b      	ldrh	r3, [r3, #0]
100088ba:	b2da      	uxtb	r2, r3
100088bc:	4b22      	ldr	r3, [pc, #136]	; (10008948 <main+0x13b8>)
100088be:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
100088c0:	4b23      	ldr	r3, [pc, #140]	; (10008950 <main+0x13c0>)
100088c2:	781b      	ldrb	r3, [r3, #0]
100088c4:	1c1c      	adds	r4, r3, #0
100088c6:	4a23      	ldr	r2, [pc, #140]	; (10008954 <main+0x13c4>)
100088c8:	4b1f      	ldr	r3, [pc, #124]	; (10008948 <main+0x13b8>)
100088ca:	1c10      	adds	r0, r2, #0
100088cc:	1c19      	adds	r1, r3, #0
100088ce:	1c22      	adds	r2, r4, #0
100088d0:	f7fb f976 	bl	10003bc0 <UART_Transmit>
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
100088d4:	e036      	b.n	10008944 <main+0x13b4>
													new_data[8]=0;
													new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												   }
												    else {
													new_data_HalloBack();
100088d6:	f7f8 fea3 	bl	10001620 <new_data_HalloBack>
													 new_data[6]='e';
100088da:	4b1b      	ldr	r3, [pc, #108]	; (10008948 <main+0x13b8>)
100088dc:	2265      	movs	r2, #101	; 0x65
100088de:	719a      	strb	r2, [r3, #6]
													 new_data[7]=75;
100088e0:	4b19      	ldr	r3, [pc, #100]	; (10008948 <main+0x13b8>)
100088e2:	224b      	movs	r2, #75	; 0x4b
100088e4:	71da      	strb	r2, [r3, #7]
													 new_data[8]=0;
100088e6:	4b18      	ldr	r3, [pc, #96]	; (10008948 <main+0x13b8>)
100088e8:	2200      	movs	r2, #0
100088ea:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
100088ec:	4b1d      	ldr	r3, [pc, #116]	; (10008964 <main+0x13d4>)
100088ee:	881b      	ldrh	r3, [r3, #0]
100088f0:	b2da      	uxtb	r2, r3
100088f2:	4b15      	ldr	r3, [pc, #84]	; (10008948 <main+0x13b8>)
100088f4:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
100088f6:	4b16      	ldr	r3, [pc, #88]	; (10008950 <main+0x13c0>)
100088f8:	781b      	ldrb	r3, [r3, #0]
100088fa:	1c1c      	adds	r4, r3, #0
100088fc:	4a15      	ldr	r2, [pc, #84]	; (10008954 <main+0x13c4>)
100088fe:	4b12      	ldr	r3, [pc, #72]	; (10008948 <main+0x13b8>)
10008900:	1c10      	adds	r0, r2, #0
10008902:	1c19      	adds	r1, r3, #0
10008904:	1c22      	adds	r2, r4, #0
10008906:	f7fb f95b 	bl	10003bc0 <UART_Transmit>
													    ReadBuffer2[12] = Dimm_Max_WW /0x100;
													    ReadBuffer2[13] = Dimm_Max_WW & 0xff;
													    ReadBuffer2[14] = Dimm_Max_CW /0x100;
													    ReadBuffer2[15] = Dimm_Max_CW & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
1000890a:	e01b      	b.n	10008944 <main+0x13b4>
													 new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
												}
												 else {
												new_data_HalloBack();
1000890c:	f7f8 fe88 	bl	10001620 <new_data_HalloBack>
												new_data[6]='e';
10008910:	4b0d      	ldr	r3, [pc, #52]	; (10008948 <main+0x13b8>)
10008912:	2265      	movs	r2, #101	; 0x65
10008914:	719a      	strb	r2, [r3, #6]
												new_data[7]=28;
10008916:	4b0c      	ldr	r3, [pc, #48]	; (10008948 <main+0x13b8>)
10008918:	221c      	movs	r2, #28
1000891a:	71da      	strb	r2, [r3, #7]
												new_data[8]=0;
1000891c:	4b0a      	ldr	r3, [pc, #40]	; (10008948 <main+0x13b8>)
1000891e:	2200      	movs	r2, #0
10008920:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
10008922:	4b10      	ldr	r3, [pc, #64]	; (10008964 <main+0x13d4>)
10008924:	881b      	ldrh	r3, [r3, #0]
10008926:	b2da      	uxtb	r2, r3
10008928:	4b07      	ldr	r3, [pc, #28]	; (10008948 <main+0x13b8>)
1000892a:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000892c:	4b08      	ldr	r3, [pc, #32]	; (10008950 <main+0x13c0>)
1000892e:	781b      	ldrb	r3, [r3, #0]
10008930:	1c1c      	adds	r4, r3, #0
10008932:	4a08      	ldr	r2, [pc, #32]	; (10008954 <main+0x13c4>)
10008934:	4b04      	ldr	r3, [pc, #16]	; (10008948 <main+0x13b8>)
10008936:	1c10      	adds	r0, r2, #0
10008938:	1c19      	adds	r1, r3, #0
1000893a:	1c22      	adds	r2, r4, #0
1000893c:	f7fb f940 	bl	10003bc0 <UART_Transmit>
												 }
												break;
10008940:	f000 fcec 	bl	1000931c <main+0x1d8c>
10008944:	f000 fcea 	bl	1000931c <main+0x1d8c>
10008948:	20000804 	.word	0x20000804
1000894c:	20000c2e 	.word	0x20000c2e
10008950:	20000550 	.word	0x20000550
10008954:	20000560 	.word	0x20000560
10008958:	20000830 	.word	0x20000830
1000895c:	20000824 	.word	0x20000824
10008960:	200008a8 	.word	0x200008a8
10008964:	20000c34 	.word	0x20000c34
10008968:	20000c28 	.word	0x20000c28
1000896c:	20000890 	.word	0x20000890
10008970:	20000862 	.word	0x20000862
10008974:	20000848 	.word	0x20000848
10008978:	20000840 	.word	0x20000840
1000897c:	2000088a 	.word	0x2000088a
10008980:	20000814 	.word	0x20000814
10008984:	200008aa 	.word	0x200008aa
10008988:	2000054a 	.word	0x2000054a
1000898c:	200008a0 	.word	0x200008a0
10008990:	200008b8 	.word	0x200008b8
10008994:	20000838 	.word	0x20000838
10008998:	2000088c 	.word	0x2000088c
1000899c:	200007fe 	.word	0x200007fe
				case command_neuofflightWriteResi:
												if (Ser_NrH == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
100089a0:	4bd2      	ldr	r3, [pc, #840]	; (10008cec <main+0x175c>)
100089a2:	881b      	ldrh	r3, [r3, #0]
100089a4:	1c19      	adds	r1, r3, #0
100089a6:	4bd2      	ldr	r3, [pc, #840]	; (10008cf0 <main+0x1760>)
100089a8:	785b      	ldrb	r3, [r3, #1]
100089aa:	021b      	lsls	r3, r3, #8
100089ac:	4ad0      	ldr	r2, [pc, #832]	; (10008cf0 <main+0x1760>)
100089ae:	7892      	ldrb	r2, [r2, #2]
100089b0:	189b      	adds	r3, r3, r2
100089b2:	4299      	cmp	r1, r3
100089b4:	d000      	beq.n	100089b8 <main+0x1428>
100089b6:	e0a9      	b.n	10008b0c <main+0x157c>
100089b8:	4bce      	ldr	r3, [pc, #824]	; (10008cf4 <main+0x1764>)
100089ba:	881b      	ldrh	r3, [r3, #0]
100089bc:	1c19      	adds	r1, r3, #0
100089be:	4bcc      	ldr	r3, [pc, #816]	; (10008cf0 <main+0x1760>)
100089c0:	78db      	ldrb	r3, [r3, #3]
100089c2:	021b      	lsls	r3, r3, #8
100089c4:	4aca      	ldr	r2, [pc, #808]	; (10008cf0 <main+0x1760>)
100089c6:	7912      	ldrb	r2, [r2, #4]
100089c8:	189b      	adds	r3, r3, r2
100089ca:	4299      	cmp	r1, r3
100089cc:	d000      	beq.n	100089d0 <main+0x1440>
100089ce:	e09d      	b.n	10008b0c <main+0x157c>
												{
													    ReadBuffer2[0]=RegOnOff;
100089d0:	4bc9      	ldr	r3, [pc, #804]	; (10008cf8 <main+0x1768>)
100089d2:	781a      	ldrb	r2, [r3, #0]
100089d4:	4bc9      	ldr	r3, [pc, #804]	; (10008cfc <main+0x176c>)
100089d6:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=RegOnOff2;
100089d8:	4bc9      	ldr	r3, [pc, #804]	; (10008d00 <main+0x1770>)
100089da:	781a      	ldrb	r2, [r3, #0]
100089dc:	4bc7      	ldr	r3, [pc, #796]	; (10008cfc <main+0x176c>)
100089de:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Reserve_2 / 0x100;
100089e0:	4bc8      	ldr	r3, [pc, #800]	; (10008d04 <main+0x1774>)
100089e2:	881b      	ldrh	r3, [r3, #0]
100089e4:	0a1b      	lsrs	r3, r3, #8
100089e6:	b29b      	uxth	r3, r3
100089e8:	b2da      	uxtb	r2, r3
100089ea:	4bc4      	ldr	r3, [pc, #784]	; (10008cfc <main+0x176c>)
100089ec:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Reserve_2 & 0xff;
100089ee:	4bc5      	ldr	r3, [pc, #788]	; (10008d04 <main+0x1774>)
100089f0:	881b      	ldrh	r3, [r3, #0]
100089f2:	b2da      	uxtb	r2, r3
100089f4:	4bc1      	ldr	r3, [pc, #772]	; (10008cfc <main+0x176c>)
100089f6:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = dimOff_Ww / 0x100;
100089f8:	4bc3      	ldr	r3, [pc, #780]	; (10008d08 <main+0x1778>)
100089fa:	881b      	ldrh	r3, [r3, #0]
100089fc:	0a1b      	lsrs	r3, r3, #8
100089fe:	b29b      	uxth	r3, r3
10008a00:	b2da      	uxtb	r2, r3
10008a02:	4bbe      	ldr	r3, [pc, #760]	; (10008cfc <main+0x176c>)
10008a04:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = dimOff_Ww & 0xff;
10008a06:	4bc0      	ldr	r3, [pc, #768]	; (10008d08 <main+0x1778>)
10008a08:	881b      	ldrh	r3, [r3, #0]
10008a0a:	b2da      	uxtb	r2, r3
10008a0c:	4bbb      	ldr	r3, [pc, #748]	; (10008cfc <main+0x176c>)
10008a0e:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = dimOff_Cw / 0x100;
10008a10:	4bbe      	ldr	r3, [pc, #760]	; (10008d0c <main+0x177c>)
10008a12:	881b      	ldrh	r3, [r3, #0]
10008a14:	0a1b      	lsrs	r3, r3, #8
10008a16:	b29b      	uxth	r3, r3
10008a18:	b2da      	uxtb	r2, r3
10008a1a:	4bb8      	ldr	r3, [pc, #736]	; (10008cfc <main+0x176c>)
10008a1c:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = dimOff_Cw & 0xff;
10008a1e:	4bbb      	ldr	r3, [pc, #748]	; (10008d0c <main+0x177c>)
10008a20:	881b      	ldrh	r3, [r3, #0]
10008a22:	b2da      	uxtb	r2, r3
10008a24:	4bb5      	ldr	r3, [pc, #724]	; (10008cfc <main+0x176c>)
10008a26:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = dimNorm1_Ww / 0x100;
10008a28:	4bb9      	ldr	r3, [pc, #740]	; (10008d10 <main+0x1780>)
10008a2a:	881b      	ldrh	r3, [r3, #0]
10008a2c:	0a1b      	lsrs	r3, r3, #8
10008a2e:	b29b      	uxth	r3, r3
10008a30:	b2da      	uxtb	r2, r3
10008a32:	4bb2      	ldr	r3, [pc, #712]	; (10008cfc <main+0x176c>)
10008a34:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = dimNorm1_Ww & 0xff;
10008a36:	4bb6      	ldr	r3, [pc, #728]	; (10008d10 <main+0x1780>)
10008a38:	881b      	ldrh	r3, [r3, #0]
10008a3a:	b2da      	uxtb	r2, r3
10008a3c:	4baf      	ldr	r3, [pc, #700]	; (10008cfc <main+0x176c>)
10008a3e:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = dimNorm1_Cw / 0x100;
10008a40:	4bb4      	ldr	r3, [pc, #720]	; (10008d14 <main+0x1784>)
10008a42:	881b      	ldrh	r3, [r3, #0]
10008a44:	0a1b      	lsrs	r3, r3, #8
10008a46:	b29b      	uxth	r3, r3
10008a48:	b2da      	uxtb	r2, r3
10008a4a:	4bac      	ldr	r3, [pc, #688]	; (10008cfc <main+0x176c>)
10008a4c:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = dimNorm1_Cw & 0xff;
10008a4e:	4bb1      	ldr	r3, [pc, #708]	; (10008d14 <main+0x1784>)
10008a50:	881b      	ldrh	r3, [r3, #0]
10008a52:	b2da      	uxtb	r2, r3
10008a54:	4ba9      	ldr	r3, [pc, #676]	; (10008cfc <main+0x176c>)
10008a56:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
10008a58:	4baf      	ldr	r3, [pc, #700]	; (10008d18 <main+0x1788>)
10008a5a:	881b      	ldrh	r3, [r3, #0]
10008a5c:	0a1b      	lsrs	r3, r3, #8
10008a5e:	b29b      	uxth	r3, r3
10008a60:	b2da      	uxtb	r2, r3
10008a62:	4ba6      	ldr	r3, [pc, #664]	; (10008cfc <main+0x176c>)
10008a64:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
10008a66:	4bac      	ldr	r3, [pc, #688]	; (10008d18 <main+0x1788>)
10008a68:	881b      	ldrh	r3, [r3, #0]
10008a6a:	b2da      	uxtb	r2, r3
10008a6c:	4ba3      	ldr	r3, [pc, #652]	; (10008cfc <main+0x176c>)
10008a6e:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
10008a70:	4baa      	ldr	r3, [pc, #680]	; (10008d1c <main+0x178c>)
10008a72:	881b      	ldrh	r3, [r3, #0]
10008a74:	0a1b      	lsrs	r3, r3, #8
10008a76:	b29b      	uxth	r3, r3
10008a78:	b2da      	uxtb	r2, r3
10008a7a:	4ba0      	ldr	r3, [pc, #640]	; (10008cfc <main+0x176c>)
10008a7c:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;
10008a7e:	4ba7      	ldr	r3, [pc, #668]	; (10008d1c <main+0x178c>)
10008a80:	881b      	ldrh	r3, [r3, #0]
10008a82:	b2da      	uxtb	r2, r3
10008a84:	4b9d      	ldr	r3, [pc, #628]	; (10008cfc <main+0x176c>)
10008a86:	73da      	strb	r2, [r3, #15]

												   if (resultB2 > min_EEP_Voltage_Uin)
10008a88:	4ba5      	ldr	r3, [pc, #660]	; (10008d20 <main+0x1790>)
10008a8a:	881a      	ldrh	r2, [r3, #0]
10008a8c:	23ba      	movs	r3, #186	; 0xba
10008a8e:	011b      	lsls	r3, r3, #4
10008a90:	429a      	cmp	r2, r3
10008a92:	d920      	bls.n	10008ad6 <main+0x1546>
												   {
											        tester2 = writeOff_light_B5_EEprom();
10008a94:	f7f9 f94a 	bl	10001d2c <writeOff_light_B5_EEprom>
10008a98:	1c03      	adds	r3, r0, #0
10008a9a:	b29a      	uxth	r2, r3
10008a9c:	4ba1      	ldr	r3, [pc, #644]	; (10008d24 <main+0x1794>)
10008a9e:	801a      	strh	r2, [r3, #0]
													new_data_HalloBack();
10008aa0:	f7f8 fdbe 	bl	10001620 <new_data_HalloBack>
													new_data[6]='i';
10008aa4:	4ba0      	ldr	r3, [pc, #640]	; (10008d28 <main+0x1798>)
10008aa6:	2269      	movs	r2, #105	; 0x69
10008aa8:	719a      	strb	r2, [r3, #6]
													new_data[7]='n';
10008aaa:	4b9f      	ldr	r3, [pc, #636]	; (10008d28 <main+0x1798>)
10008aac:	226e      	movs	r2, #110	; 0x6e
10008aae:	71da      	strb	r2, [r3, #7]
													new_data[8]=0;
10008ab0:	4b9d      	ldr	r3, [pc, #628]	; (10008d28 <main+0x1798>)
10008ab2:	2200      	movs	r2, #0
10008ab4:	721a      	strb	r2, [r3, #8]
													new_data[9]=tester2;
10008ab6:	4b9b      	ldr	r3, [pc, #620]	; (10008d24 <main+0x1794>)
10008ab8:	881b      	ldrh	r3, [r3, #0]
10008aba:	b2da      	uxtb	r2, r3
10008abc:	4b9a      	ldr	r3, [pc, #616]	; (10008d28 <main+0x1798>)
10008abe:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008ac0:	4b9a      	ldr	r3, [pc, #616]	; (10008d2c <main+0x179c>)
10008ac2:	781b      	ldrb	r3, [r3, #0]
10008ac4:	1c1c      	adds	r4, r3, #0
10008ac6:	4a9a      	ldr	r2, [pc, #616]	; (10008d30 <main+0x17a0>)
10008ac8:	4b97      	ldr	r3, [pc, #604]	; (10008d28 <main+0x1798>)
10008aca:	1c10      	adds	r0, r2, #0
10008acc:	1c19      	adds	r1, r3, #0
10008ace:	1c22      	adds	r2, r4, #0
10008ad0:	f7fb f876 	bl	10003bc0 <UART_Transmit>
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
10008ad4:	e036      	b.n	10008b44 <main+0x15b4>
													new_data[8]=0;
													new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												   }
												    else {
													new_data_HalloBack();
10008ad6:	f7f8 fda3 	bl	10001620 <new_data_HalloBack>
													 new_data[6]='e';
10008ada:	4b93      	ldr	r3, [pc, #588]	; (10008d28 <main+0x1798>)
10008adc:	2265      	movs	r2, #101	; 0x65
10008ade:	719a      	strb	r2, [r3, #6]
													 new_data[7]=27;
10008ae0:	4b91      	ldr	r3, [pc, #580]	; (10008d28 <main+0x1798>)
10008ae2:	221b      	movs	r2, #27
10008ae4:	71da      	strb	r2, [r3, #7]
													 new_data[8]=0;
10008ae6:	4b90      	ldr	r3, [pc, #576]	; (10008d28 <main+0x1798>)
10008ae8:	2200      	movs	r2, #0
10008aea:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
10008aec:	4b8d      	ldr	r3, [pc, #564]	; (10008d24 <main+0x1794>)
10008aee:	881b      	ldrh	r3, [r3, #0]
10008af0:	b2da      	uxtb	r2, r3
10008af2:	4b8d      	ldr	r3, [pc, #564]	; (10008d28 <main+0x1798>)
10008af4:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008af6:	4b8d      	ldr	r3, [pc, #564]	; (10008d2c <main+0x179c>)
10008af8:	781b      	ldrb	r3, [r3, #0]
10008afa:	1c1c      	adds	r4, r3, #0
10008afc:	4a8c      	ldr	r2, [pc, #560]	; (10008d30 <main+0x17a0>)
10008afe:	4b8a      	ldr	r3, [pc, #552]	; (10008d28 <main+0x1798>)
10008b00:	1c10      	adds	r0, r2, #0
10008b02:	1c19      	adds	r1, r3, #0
10008b04:	1c22      	adds	r2, r4, #0
10008b06:	f7fb f85b 	bl	10003bc0 <UART_Transmit>
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
													    ReadBuffer2[14] = dimNorm2_Cw / 0x100;;
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;

												   if (resultB2 > min_EEP_Voltage_Uin)
10008b0a:	e01b      	b.n	10008b44 <main+0x15b4>
													 new_data[9]=tester2;
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												    }
												}
												 else {
												new_data_HalloBack();
10008b0c:	f7f8 fd88 	bl	10001620 <new_data_HalloBack>
												new_data[6]='e';
10008b10:	4b85      	ldr	r3, [pc, #532]	; (10008d28 <main+0x1798>)
10008b12:	2265      	movs	r2, #101	; 0x65
10008b14:	719a      	strb	r2, [r3, #6]
												new_data[7]=28;
10008b16:	4b84      	ldr	r3, [pc, #528]	; (10008d28 <main+0x1798>)
10008b18:	221c      	movs	r2, #28
10008b1a:	71da      	strb	r2, [r3, #7]
												new_data[8]=0;
10008b1c:	4b82      	ldr	r3, [pc, #520]	; (10008d28 <main+0x1798>)
10008b1e:	2200      	movs	r2, #0
10008b20:	721a      	strb	r2, [r3, #8]
												new_data[9]=tester2;
10008b22:	4b80      	ldr	r3, [pc, #512]	; (10008d24 <main+0x1794>)
10008b24:	881b      	ldrh	r3, [r3, #0]
10008b26:	b2da      	uxtb	r2, r3
10008b28:	4b7f      	ldr	r3, [pc, #508]	; (10008d28 <main+0x1798>)
10008b2a:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008b2c:	4b7f      	ldr	r3, [pc, #508]	; (10008d2c <main+0x179c>)
10008b2e:	781b      	ldrb	r3, [r3, #0]
10008b30:	1c1c      	adds	r4, r3, #0
10008b32:	4a7f      	ldr	r2, [pc, #508]	; (10008d30 <main+0x17a0>)
10008b34:	4b7c      	ldr	r3, [pc, #496]	; (10008d28 <main+0x1798>)
10008b36:	1c10      	adds	r0, r2, #0
10008b38:	1c19      	adds	r1, r3, #0
10008b3a:	1c22      	adds	r2, r4, #0
10008b3c:	f7fb f840 	bl	10003bc0 <UART_Transmit>
												 }
												break;
10008b40:	f000 fbec 	bl	1000931c <main+0x1d8c>
10008b44:	f000 fbea 	bl	1000931c <main+0x1d8c>


				case command_neuNodeConResi:
												if (command_nr == 0x30 &&  Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008b48:	4b7a      	ldr	r3, [pc, #488]	; (10008d34 <main+0x17a4>)
10008b4a:	881b      	ldrh	r3, [r3, #0]
10008b4c:	2b30      	cmp	r3, #48	; 0x30
10008b4e:	d141      	bne.n	10008bd4 <main+0x1644>
10008b50:	4b66      	ldr	r3, [pc, #408]	; (10008cec <main+0x175c>)
10008b52:	881b      	ldrh	r3, [r3, #0]
10008b54:	1c19      	adds	r1, r3, #0
10008b56:	4b66      	ldr	r3, [pc, #408]	; (10008cf0 <main+0x1760>)
10008b58:	785b      	ldrb	r3, [r3, #1]
10008b5a:	021b      	lsls	r3, r3, #8
10008b5c:	4a64      	ldr	r2, [pc, #400]	; (10008cf0 <main+0x1760>)
10008b5e:	7892      	ldrb	r2, [r2, #2]
10008b60:	189b      	adds	r3, r3, r2
10008b62:	4299      	cmp	r1, r3
10008b64:	d136      	bne.n	10008bd4 <main+0x1644>
10008b66:	4b63      	ldr	r3, [pc, #396]	; (10008cf4 <main+0x1764>)
10008b68:	881b      	ldrh	r3, [r3, #0]
10008b6a:	1c19      	adds	r1, r3, #0
10008b6c:	4b60      	ldr	r3, [pc, #384]	; (10008cf0 <main+0x1760>)
10008b6e:	78db      	ldrb	r3, [r3, #3]
10008b70:	021b      	lsls	r3, r3, #8
10008b72:	4a5f      	ldr	r2, [pc, #380]	; (10008cf0 <main+0x1760>)
10008b74:	7912      	ldrb	r2, [r2, #4]
10008b76:	189b      	adds	r3, r3, r2
10008b78:	4299      	cmp	r1, r3
10008b7a:	d12b      	bne.n	10008bd4 <main+0x1644>
				                                { command_nr = command_nr + 0x17;
10008b7c:	4b6d      	ldr	r3, [pc, #436]	; (10008d34 <main+0x17a4>)
10008b7e:	881b      	ldrh	r3, [r3, #0]
10008b80:	3317      	adds	r3, #23
10008b82:	b29a      	uxth	r2, r3
10008b84:	4b6b      	ldr	r3, [pc, #428]	; (10008d34 <main+0x17a4>)
10008b86:	801a      	strh	r2, [r3, #0]
				                                node_id = node_id_neu;
10008b88:	4b6b      	ldr	r3, [pc, #428]	; (10008d38 <main+0x17a8>)
10008b8a:	781a      	ldrb	r2, [r3, #0]
10008b8c:	4b6b      	ldr	r3, [pc, #428]	; (10008d3c <main+0x17ac>)
10008b8e:	701a      	strb	r2, [r3, #0]

												new_data_HalloBack();
10008b90:	f7f8 fd46 	bl	10001620 <new_data_HalloBack>
												 new_data[6]='i';
10008b94:	4b64      	ldr	r3, [pc, #400]	; (10008d28 <main+0x1798>)
10008b96:	2269      	movs	r2, #105	; 0x69
10008b98:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008b9a:	4b66      	ldr	r3, [pc, #408]	; (10008d34 <main+0x17a4>)
10008b9c:	881b      	ldrh	r3, [r3, #0]
10008b9e:	b2da      	uxtb	r2, r3
10008ba0:	4b61      	ldr	r3, [pc, #388]	; (10008d28 <main+0x1798>)
10008ba2:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008ba4:	4b53      	ldr	r3, [pc, #332]	; (10008cf4 <main+0x1764>)
10008ba6:	881b      	ldrh	r3, [r3, #0]
10008ba8:	0a1b      	lsrs	r3, r3, #8
10008baa:	b29b      	uxth	r3, r3
10008bac:	b2da      	uxtb	r2, r3
10008bae:	4b5e      	ldr	r3, [pc, #376]	; (10008d28 <main+0x1798>)
10008bb0:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008bb2:	4b50      	ldr	r3, [pc, #320]	; (10008cf4 <main+0x1764>)
10008bb4:	881b      	ldrh	r3, [r3, #0]
10008bb6:	b2da      	uxtb	r2, r3
10008bb8:	4b5b      	ldr	r3, [pc, #364]	; (10008d28 <main+0x1798>)
10008bba:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008bbc:	4b5b      	ldr	r3, [pc, #364]	; (10008d2c <main+0x179c>)
10008bbe:	781b      	ldrb	r3, [r3, #0]
10008bc0:	1c1c      	adds	r4, r3, #0
10008bc2:	4a5b      	ldr	r2, [pc, #364]	; (10008d30 <main+0x17a0>)
10008bc4:	4b58      	ldr	r3, [pc, #352]	; (10008d28 <main+0x1798>)
10008bc6:	1c10      	adds	r0, r2, #0
10008bc8:	1c19      	adds	r1, r3, #0
10008bca:	1c22      	adds	r2, r4, #0
10008bcc:	f7fa fff8 	bl	10003bc0 <UART_Transmit>
												 new_data[7]= command_nr;
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008bd0:	f000 fba4 	bl	1000931c <main+0x1d8c>
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
				                                }
												else
												{
												 new_data_HalloBack();
10008bd4:	f7f8 fd24 	bl	10001620 <new_data_HalloBack>
												 new_data[6]='e';
10008bd8:	4b53      	ldr	r3, [pc, #332]	; (10008d28 <main+0x1798>)
10008bda:	2265      	movs	r2, #101	; 0x65
10008bdc:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008bde:	4b55      	ldr	r3, [pc, #340]	; (10008d34 <main+0x17a4>)
10008be0:	881b      	ldrh	r3, [r3, #0]
10008be2:	b2da      	uxtb	r2, r3
10008be4:	4b50      	ldr	r3, [pc, #320]	; (10008d28 <main+0x1798>)
10008be6:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008be8:	4b42      	ldr	r3, [pc, #264]	; (10008cf4 <main+0x1764>)
10008bea:	881b      	ldrh	r3, [r3, #0]
10008bec:	0a1b      	lsrs	r3, r3, #8
10008bee:	b29b      	uxth	r3, r3
10008bf0:	b2da      	uxtb	r2, r3
10008bf2:	4b4d      	ldr	r3, [pc, #308]	; (10008d28 <main+0x1798>)
10008bf4:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008bf6:	4b3f      	ldr	r3, [pc, #252]	; (10008cf4 <main+0x1764>)
10008bf8:	881b      	ldrh	r3, [r3, #0]
10008bfa:	b2da      	uxtb	r2, r3
10008bfc:	4b4a      	ldr	r3, [pc, #296]	; (10008d28 <main+0x1798>)
10008bfe:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008c00:	4b4a      	ldr	r3, [pc, #296]	; (10008d2c <main+0x179c>)
10008c02:	781b      	ldrb	r3, [r3, #0]
10008c04:	1c1c      	adds	r4, r3, #0
10008c06:	4a4a      	ldr	r2, [pc, #296]	; (10008d30 <main+0x17a0>)
10008c08:	4b47      	ldr	r3, [pc, #284]	; (10008d28 <main+0x1798>)
10008c0a:	1c10      	adds	r0, r2, #0
10008c0c:	1c19      	adds	r1, r3, #0
10008c0e:	1c22      	adds	r2, r4, #0
10008c10:	f7fa ffd6 	bl	10003bc0 <UART_Transmit>
												}
											break;
10008c14:	e382      	b.n	1000931c <main+0x1d8c>
				case command_neuSerNrConResi:
												if (command_nr == 0x45 &&  Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008c16:	4b47      	ldr	r3, [pc, #284]	; (10008d34 <main+0x17a4>)
10008c18:	881b      	ldrh	r3, [r3, #0]
10008c1a:	2b45      	cmp	r3, #69	; 0x45
10008c1c:	d144      	bne.n	10008ca8 <main+0x1718>
10008c1e:	4b33      	ldr	r3, [pc, #204]	; (10008cec <main+0x175c>)
10008c20:	881b      	ldrh	r3, [r3, #0]
10008c22:	1c19      	adds	r1, r3, #0
10008c24:	4b32      	ldr	r3, [pc, #200]	; (10008cf0 <main+0x1760>)
10008c26:	785b      	ldrb	r3, [r3, #1]
10008c28:	021b      	lsls	r3, r3, #8
10008c2a:	4a31      	ldr	r2, [pc, #196]	; (10008cf0 <main+0x1760>)
10008c2c:	7892      	ldrb	r2, [r2, #2]
10008c2e:	189b      	adds	r3, r3, r2
10008c30:	4299      	cmp	r1, r3
10008c32:	d139      	bne.n	10008ca8 <main+0x1718>
10008c34:	4b2f      	ldr	r3, [pc, #188]	; (10008cf4 <main+0x1764>)
10008c36:	881b      	ldrh	r3, [r3, #0]
10008c38:	1c19      	adds	r1, r3, #0
10008c3a:	4b2d      	ldr	r3, [pc, #180]	; (10008cf0 <main+0x1760>)
10008c3c:	78db      	ldrb	r3, [r3, #3]
10008c3e:	021b      	lsls	r3, r3, #8
10008c40:	4a2b      	ldr	r2, [pc, #172]	; (10008cf0 <main+0x1760>)
10008c42:	7912      	ldrb	r2, [r2, #4]
10008c44:	189b      	adds	r3, r3, r2
10008c46:	4299      	cmp	r1, r3
10008c48:	d12e      	bne.n	10008ca8 <main+0x1718>
				                                { command_nr = command_nr + 0x21;
10008c4a:	4b3a      	ldr	r3, [pc, #232]	; (10008d34 <main+0x17a4>)
10008c4c:	881b      	ldrh	r3, [r3, #0]
10008c4e:	3321      	adds	r3, #33	; 0x21
10008c50:	b29a      	uxth	r2, r3
10008c52:	4b38      	ldr	r3, [pc, #224]	; (10008d34 <main+0x17a4>)
10008c54:	801a      	strh	r2, [r3, #0]
				                                Ser_NrH=neu_Ser_NrH;
10008c56:	4b3a      	ldr	r3, [pc, #232]	; (10008d40 <main+0x17b0>)
10008c58:	881a      	ldrh	r2, [r3, #0]
10008c5a:	4b24      	ldr	r3, [pc, #144]	; (10008cec <main+0x175c>)
10008c5c:	801a      	strh	r2, [r3, #0]
				                                Ser_NrL=neu_Ser_NrL;
10008c5e:	4b39      	ldr	r3, [pc, #228]	; (10008d44 <main+0x17b4>)
10008c60:	881a      	ldrh	r2, [r3, #0]
10008c62:	4b24      	ldr	r3, [pc, #144]	; (10008cf4 <main+0x1764>)
10008c64:	801a      	strh	r2, [r3, #0]

												new_data_HalloBack();
10008c66:	f7f8 fcdb 	bl	10001620 <new_data_HalloBack>
												 new_data[6]='i';
10008c6a:	4b2f      	ldr	r3, [pc, #188]	; (10008d28 <main+0x1798>)
10008c6c:	2269      	movs	r2, #105	; 0x69
10008c6e:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008c70:	4b30      	ldr	r3, [pc, #192]	; (10008d34 <main+0x17a4>)
10008c72:	881b      	ldrh	r3, [r3, #0]
10008c74:	b2da      	uxtb	r2, r3
10008c76:	4b2c      	ldr	r3, [pc, #176]	; (10008d28 <main+0x1798>)
10008c78:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008c7a:	4b1e      	ldr	r3, [pc, #120]	; (10008cf4 <main+0x1764>)
10008c7c:	881b      	ldrh	r3, [r3, #0]
10008c7e:	0a1b      	lsrs	r3, r3, #8
10008c80:	b29b      	uxth	r3, r3
10008c82:	b2da      	uxtb	r2, r3
10008c84:	4b28      	ldr	r3, [pc, #160]	; (10008d28 <main+0x1798>)
10008c86:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008c88:	4b1a      	ldr	r3, [pc, #104]	; (10008cf4 <main+0x1764>)
10008c8a:	881b      	ldrh	r3, [r3, #0]
10008c8c:	b2da      	uxtb	r2, r3
10008c8e:	4b26      	ldr	r3, [pc, #152]	; (10008d28 <main+0x1798>)
10008c90:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008c92:	4b26      	ldr	r3, [pc, #152]	; (10008d2c <main+0x179c>)
10008c94:	781b      	ldrb	r3, [r3, #0]
10008c96:	1c1c      	adds	r4, r3, #0
10008c98:	4a25      	ldr	r2, [pc, #148]	; (10008d30 <main+0x17a0>)
10008c9a:	4b23      	ldr	r3, [pc, #140]	; (10008d28 <main+0x1798>)
10008c9c:	1c10      	adds	r0, r2, #0
10008c9e:	1c19      	adds	r1, r3, #0
10008ca0:	1c22      	adds	r2, r4, #0
10008ca2:	f7fa ff8d 	bl	10003bc0 <UART_Transmit>
												 new_data[7]= command_nr;
												 new_data[8]= Ser_NrL  / 0x100 ;
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
												}
											break;
10008ca6:	e339      	b.n	1000931c <main+0x1d8c>
												 new_data[9]= Ser_NrL  & 0xff ;
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
				                                }
												else
												{
												 new_data_HalloBack();
10008ca8:	f7f8 fcba 	bl	10001620 <new_data_HalloBack>
												 new_data[6]='e';
10008cac:	4b1e      	ldr	r3, [pc, #120]	; (10008d28 <main+0x1798>)
10008cae:	2265      	movs	r2, #101	; 0x65
10008cb0:	719a      	strb	r2, [r3, #6]
												 new_data[7]= command_nr;
10008cb2:	4b20      	ldr	r3, [pc, #128]	; (10008d34 <main+0x17a4>)
10008cb4:	881b      	ldrh	r3, [r3, #0]
10008cb6:	b2da      	uxtb	r2, r3
10008cb8:	4b1b      	ldr	r3, [pc, #108]	; (10008d28 <main+0x1798>)
10008cba:	71da      	strb	r2, [r3, #7]
												 new_data[8]= Ser_NrL  / 0x100 ;
10008cbc:	4b0d      	ldr	r3, [pc, #52]	; (10008cf4 <main+0x1764>)
10008cbe:	881b      	ldrh	r3, [r3, #0]
10008cc0:	0a1b      	lsrs	r3, r3, #8
10008cc2:	b29b      	uxth	r3, r3
10008cc4:	b2da      	uxtb	r2, r3
10008cc6:	4b18      	ldr	r3, [pc, #96]	; (10008d28 <main+0x1798>)
10008cc8:	721a      	strb	r2, [r3, #8]
												 new_data[9]= Ser_NrL  & 0xff ;
10008cca:	4b0a      	ldr	r3, [pc, #40]	; (10008cf4 <main+0x1764>)
10008ccc:	881b      	ldrh	r3, [r3, #0]
10008cce:	b2da      	uxtb	r2, r3
10008cd0:	4b15      	ldr	r3, [pc, #84]	; (10008d28 <main+0x1798>)
10008cd2:	725a      	strb	r2, [r3, #9]
												UART_Transmit(&UART_1, new_data,transmit_buf_size);
10008cd4:	4b15      	ldr	r3, [pc, #84]	; (10008d2c <main+0x179c>)
10008cd6:	781b      	ldrb	r3, [r3, #0]
10008cd8:	1c1c      	adds	r4, r3, #0
10008cda:	4a15      	ldr	r2, [pc, #84]	; (10008d30 <main+0x17a0>)
10008cdc:	4b12      	ldr	r3, [pc, #72]	; (10008d28 <main+0x1798>)
10008cde:	1c10      	adds	r0, r2, #0
10008ce0:	1c19      	adds	r1, r3, #0
10008ce2:	1c22      	adds	r2, r4, #0
10008ce4:	f7fa ff6c 	bl	10003bc0 <UART_Transmit>
												}
											break;
10008ce8:	e318      	b.n	1000931c <main+0x1d8c>
10008cea:	46c0      	nop			; (mov r8, r8)
10008cec:	20000830 	.word	0x20000830
10008cf0:	20000824 	.word	0x20000824
10008cf4:	200008a8 	.word	0x200008a8
10008cf8:	2000085a 	.word	0x2000085a
10008cfc:	20000848 	.word	0x20000848
10008d00:	20000818 	.word	0x20000818
10008d04:	200007f4 	.word	0x200007f4
10008d08:	20000900 	.word	0x20000900
10008d0c:	20000864 	.word	0x20000864
10008d10:	200008a4 	.word	0x200008a4
10008d14:	200008b2 	.word	0x200008b2
10008d18:	200007c8 	.word	0x200007c8
10008d1c:	20000970 	.word	0x20000970
10008d20:	200007fe 	.word	0x200007fe
10008d24:	20000c34 	.word	0x20000c34
10008d28:	20000804 	.word	0x20000804
10008d2c:	20000550 	.word	0x20000550
10008d30:	20000560 	.word	0x20000560
10008d34:	20000c2e 	.word	0x20000c2e
10008d38:	200007ca 	.word	0x200007ca
10008d3c:	20000836 	.word	0x20000836
10008d40:	20000816 	.word	0x20000816
10008d44:	20000904 	.word	0x20000904
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
10008d48:	4bda      	ldr	r3, [pc, #872]	; (100090b4 <main+0x1b24>)
10008d4a:	781b      	ldrb	r3, [r3, #0]
10008d4c:	2bfe      	cmp	r3, #254	; 0xfe
10008d4e:	d000      	beq.n	10008d52 <main+0x17c2>
10008d50:	e2c9      	b.n	100092e6 <main+0x1d56>
10008d52:	4bd9      	ldr	r3, [pc, #868]	; (100090b8 <main+0x1b28>)
10008d54:	881b      	ldrh	r3, [r3, #0]
10008d56:	4ad9      	ldr	r2, [pc, #868]	; (100090bc <main+0x1b2c>)
10008d58:	4293      	cmp	r3, r2
10008d5a:	d000      	beq.n	10008d5e <main+0x17ce>
10008d5c:	e2c3      	b.n	100092e6 <main+0x1d56>
10008d5e:	4bd6      	ldr	r3, [pc, #856]	; (100090b8 <main+0x1b28>)
10008d60:	881b      	ldrh	r3, [r3, #0]
10008d62:	1c19      	adds	r1, r3, #0
10008d64:	4bd6      	ldr	r3, [pc, #856]	; (100090c0 <main+0x1b30>)
10008d66:	785b      	ldrb	r3, [r3, #1]
10008d68:	021b      	lsls	r3, r3, #8
10008d6a:	4ad5      	ldr	r2, [pc, #852]	; (100090c0 <main+0x1b30>)
10008d6c:	7892      	ldrb	r2, [r2, #2]
10008d6e:	189b      	adds	r3, r3, r2
10008d70:	4299      	cmp	r1, r3
10008d72:	d000      	beq.n	10008d76 <main+0x17e6>
10008d74:	e2b7      	b.n	100092e6 <main+0x1d56>
10008d76:	4bd3      	ldr	r3, [pc, #844]	; (100090c4 <main+0x1b34>)
10008d78:	881b      	ldrh	r3, [r3, #0]
10008d7a:	4ad3      	ldr	r2, [pc, #844]	; (100090c8 <main+0x1b38>)
10008d7c:	4293      	cmp	r3, r2
10008d7e:	d000      	beq.n	10008d82 <main+0x17f2>
10008d80:	e2b1      	b.n	100092e6 <main+0x1d56>
10008d82:	4bd0      	ldr	r3, [pc, #832]	; (100090c4 <main+0x1b34>)
10008d84:	881b      	ldrh	r3, [r3, #0]
10008d86:	1c19      	adds	r1, r3, #0
10008d88:	4bcd      	ldr	r3, [pc, #820]	; (100090c0 <main+0x1b30>)
10008d8a:	78db      	ldrb	r3, [r3, #3]
10008d8c:	021b      	lsls	r3, r3, #8
10008d8e:	4acc      	ldr	r2, [pc, #816]	; (100090c0 <main+0x1b30>)
10008d90:	7912      	ldrb	r2, [r2, #4]
10008d92:	189b      	adds	r3, r3, r2
10008d94:	4299      	cmp	r1, r3
10008d96:	d000      	beq.n	10008d9a <main+0x180a>
10008d98:	e2a5      	b.n	100092e6 <main+0x1d56>
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
10008d9a:	4bcc      	ldr	r3, [pc, #816]	; (100090cc <main+0x1b3c>)
10008d9c:	781b      	ldrb	r3, [r3, #0]
10008d9e:	2b00      	cmp	r3, #0
10008da0:	d000      	beq.n	10008da4 <main+0x1814>
10008da2:	e286      	b.n	100092b2 <main+0x1d22>
											 {
												 if (resultB2 > min_EEP_Voltage_Uin)
10008da4:	4bca      	ldr	r3, [pc, #808]	; (100090d0 <main+0x1b40>)
10008da6:	881a      	ldrh	r2, [r3, #0]
10008da8:	23ba      	movs	r3, #186	; 0xba
10008daa:	011b      	lsls	r3, r3, #4
10008dac:	429a      	cmp	r2, r3
10008dae:	d800      	bhi.n	10008db2 <main+0x1822>
10008db0:	e266      	b.n	10009280 <main+0x1cf0>
												 {
											//    	XMC_FLASH_ErasePages( (uint32_t*)E_EEPROM_XMC1_FLASH_BANK0_BASE,16);
													clearEpromBuffer();
10008db2:	f7f8 fdfb 	bl	100019ac <clearEpromBuffer>
													sysiniValueB1();
10008db6:	f7f8 ffef 	bl	10001d98 <sysiniValueB1>

													 ReadBuffer1[0]= 	Ser_NrH  / 0x100; //highbyte
10008dba:	4bbf      	ldr	r3, [pc, #764]	; (100090b8 <main+0x1b28>)
10008dbc:	881b      	ldrh	r3, [r3, #0]
10008dbe:	0a1b      	lsrs	r3, r3, #8
10008dc0:	b29b      	uxth	r3, r3
10008dc2:	b2da      	uxtb	r2, r3
10008dc4:	4bc3      	ldr	r3, [pc, #780]	; (100090d4 <main+0x1b44>)
10008dc6:	701a      	strb	r2, [r3, #0]
													 ReadBuffer1[1]= 	Ser_NrH  & 0xff; //lowbyte
10008dc8:	4bbb      	ldr	r3, [pc, #748]	; (100090b8 <main+0x1b28>)
10008dca:	881b      	ldrh	r3, [r3, #0]
10008dcc:	b2da      	uxtb	r2, r3
10008dce:	4bc1      	ldr	r3, [pc, #772]	; (100090d4 <main+0x1b44>)
10008dd0:	705a      	strb	r2, [r3, #1]
													 ReadBuffer1[2]= 	Ser_NrL  / 0x100; //highbyte
10008dd2:	4bbc      	ldr	r3, [pc, #752]	; (100090c4 <main+0x1b34>)
10008dd4:	881b      	ldrh	r3, [r3, #0]
10008dd6:	0a1b      	lsrs	r3, r3, #8
10008dd8:	b29b      	uxth	r3, r3
10008dda:	b2da      	uxtb	r2, r3
10008ddc:	4bbd      	ldr	r3, [pc, #756]	; (100090d4 <main+0x1b44>)
10008dde:	709a      	strb	r2, [r3, #2]
													 ReadBuffer1[3]= 	Ser_NrL  & 0xff; //lowbyte
10008de0:	4bb8      	ldr	r3, [pc, #736]	; (100090c4 <main+0x1b34>)
10008de2:	881b      	ldrh	r3, [r3, #0]
10008de4:	b2da      	uxtb	r2, r3
10008de6:	4bbb      	ldr	r3, [pc, #748]	; (100090d4 <main+0x1b44>)
10008de8:	70da      	strb	r2, [r3, #3]
													 ReadBuffer1[4]= 	Hard_Vers  / 0x100; //highbyte
10008dea:	4bbb      	ldr	r3, [pc, #748]	; (100090d8 <main+0x1b48>)
10008dec:	881b      	ldrh	r3, [r3, #0]
10008dee:	0a1b      	lsrs	r3, r3, #8
10008df0:	b29b      	uxth	r3, r3
10008df2:	b2da      	uxtb	r2, r3
10008df4:	4bb7      	ldr	r3, [pc, #732]	; (100090d4 <main+0x1b44>)
10008df6:	711a      	strb	r2, [r3, #4]
													 ReadBuffer1[5]= 	Hard_Vers  & 0xff; //lowbyte
10008df8:	4bb7      	ldr	r3, [pc, #732]	; (100090d8 <main+0x1b48>)
10008dfa:	881b      	ldrh	r3, [r3, #0]
10008dfc:	b2da      	uxtb	r2, r3
10008dfe:	4bb5      	ldr	r3, [pc, #724]	; (100090d4 <main+0x1b44>)
10008e00:	715a      	strb	r2, [r3, #5]
													 ReadBuffer1[6]= 	Soft_Vers  / 0x100; //highbyte
10008e02:	4bb6      	ldr	r3, [pc, #728]	; (100090dc <main+0x1b4c>)
10008e04:	881b      	ldrh	r3, [r3, #0]
10008e06:	0a1b      	lsrs	r3, r3, #8
10008e08:	b29b      	uxth	r3, r3
10008e0a:	b2da      	uxtb	r2, r3
10008e0c:	4bb1      	ldr	r3, [pc, #708]	; (100090d4 <main+0x1b44>)
10008e0e:	719a      	strb	r2, [r3, #6]
													 ReadBuffer1[7]= 	Soft_Vers  & 0xff; //lowbyte
10008e10:	4bb2      	ldr	r3, [pc, #712]	; (100090dc <main+0x1b4c>)
10008e12:	881b      	ldrh	r3, [r3, #0]
10008e14:	b2da      	uxtb	r2, r3
10008e16:	4baf      	ldr	r3, [pc, #700]	; (100090d4 <main+0x1b44>)
10008e18:	71da      	strb	r2, [r3, #7]
													 ReadBuffer1[8]= 	GEH_Vers  / 0x100; //highbyte
10008e1a:	4bb1      	ldr	r3, [pc, #708]	; (100090e0 <main+0x1b50>)
10008e1c:	881b      	ldrh	r3, [r3, #0]
10008e1e:	0a1b      	lsrs	r3, r3, #8
10008e20:	b29b      	uxth	r3, r3
10008e22:	b2da      	uxtb	r2, r3
10008e24:	4bab      	ldr	r3, [pc, #684]	; (100090d4 <main+0x1b44>)
10008e26:	721a      	strb	r2, [r3, #8]
													 ReadBuffer1[9]= 	GEH_Vers  & 0xff; //lowbyte
10008e28:	4bad      	ldr	r3, [pc, #692]	; (100090e0 <main+0x1b50>)
10008e2a:	881b      	ldrh	r3, [r3, #0]
10008e2c:	b2da      	uxtb	r2, r3
10008e2e:	4ba9      	ldr	r3, [pc, #676]	; (100090d4 <main+0x1b44>)
10008e30:	725a      	strb	r2, [r3, #9]
													 ReadBuffer1[10]= 	Mon_Vers  / 0x100; //highbyte
10008e32:	4bac      	ldr	r3, [pc, #688]	; (100090e4 <main+0x1b54>)
10008e34:	881b      	ldrh	r3, [r3, #0]
10008e36:	0a1b      	lsrs	r3, r3, #8
10008e38:	b29b      	uxth	r3, r3
10008e3a:	b2da      	uxtb	r2, r3
10008e3c:	4ba5      	ldr	r3, [pc, #660]	; (100090d4 <main+0x1b44>)
10008e3e:	729a      	strb	r2, [r3, #10]
													 ReadBuffer1[11]= 	Mon_Vers  & 0xff; //lowbyte
10008e40:	4ba8      	ldr	r3, [pc, #672]	; (100090e4 <main+0x1b54>)
10008e42:	881b      	ldrh	r3, [r3, #0]
10008e44:	b2da      	uxtb	r2, r3
10008e46:	4ba3      	ldr	r3, [pc, #652]	; (100090d4 <main+0x1b44>)
10008e48:	72da      	strb	r2, [r3, #11]
													 ReadBuffer1[12]= 	LED_WW_Vers  / 0x100; //highbyte
10008e4a:	4ba7      	ldr	r3, [pc, #668]	; (100090e8 <main+0x1b58>)
10008e4c:	881b      	ldrh	r3, [r3, #0]
10008e4e:	0a1b      	lsrs	r3, r3, #8
10008e50:	b29b      	uxth	r3, r3
10008e52:	b2da      	uxtb	r2, r3
10008e54:	4b9f      	ldr	r3, [pc, #636]	; (100090d4 <main+0x1b44>)
10008e56:	731a      	strb	r2, [r3, #12]
													 ReadBuffer1[13]= 	LED_WW_Vers  & 0xff; //lowbyte
10008e58:	4ba3      	ldr	r3, [pc, #652]	; (100090e8 <main+0x1b58>)
10008e5a:	881b      	ldrh	r3, [r3, #0]
10008e5c:	b2da      	uxtb	r2, r3
10008e5e:	4b9d      	ldr	r3, [pc, #628]	; (100090d4 <main+0x1b44>)
10008e60:	735a      	strb	r2, [r3, #13]
													 ReadBuffer1[14]= 	LED_CW_Vers  / 0x100; //highbyte
10008e62:	4ba2      	ldr	r3, [pc, #648]	; (100090ec <main+0x1b5c>)
10008e64:	881b      	ldrh	r3, [r3, #0]
10008e66:	0a1b      	lsrs	r3, r3, #8
10008e68:	b29b      	uxth	r3, r3
10008e6a:	b2da      	uxtb	r2, r3
10008e6c:	4b99      	ldr	r3, [pc, #612]	; (100090d4 <main+0x1b44>)
10008e6e:	739a      	strb	r2, [r3, #14]
													 ReadBuffer1[15]= 	LED_CW_Vers  & 0xff; //lowbyte
10008e70:	4b9e      	ldr	r3, [pc, #632]	; (100090ec <main+0x1b5c>)
10008e72:	881b      	ldrh	r3, [r3, #0]
10008e74:	b2da      	uxtb	r2, r3
10008e76:	4b97      	ldr	r3, [pc, #604]	; (100090d4 <main+0x1b44>)
10008e78:	73da      	strb	r2, [r3, #15]

													 if (resultB2 > min_EEP_Voltage_Uin)
10008e7a:	4b95      	ldr	r3, [pc, #596]	; (100090d0 <main+0x1b40>)
10008e7c:	881a      	ldrh	r2, [r3, #0]
10008e7e:	23ba      	movs	r3, #186	; 0xba
10008e80:	011b      	lsls	r3, r3, #4
10008e82:	429a      	cmp	r2, r3
10008e84:	d905      	bls.n	10008e92 <main+0x1902>
													 {	tester1 = writeSernr_B1_EEprom();
10008e86:	f7f8 fe79 	bl	10001b7c <writeSernr_B1_EEprom>
10008e8a:	1c03      	adds	r3, r0, #0
10008e8c:	b29a      	uxth	r2, r3
10008e8e:	4b98      	ldr	r3, [pc, #608]	; (100090f0 <main+0x1b60>)
10008e90:	801a      	strh	r2, [r3, #0]
													 }
														sysiniValueB2();
10008e92:	f7f8 ffc1 	bl	10001e18 <sysiniValueB2>
													 ReadBuffer2[0]= 	node_id_alt; //highbyte
10008e96:	4b97      	ldr	r3, [pc, #604]	; (100090f4 <main+0x1b64>)
10008e98:	781a      	ldrb	r2, [r3, #0]
10008e9a:	4b97      	ldr	r3, [pc, #604]	; (100090f8 <main+0x1b68>)
10008e9c:	701a      	strb	r2, [r3, #0]
													 ReadBuffer2[1]= 	node_id; //lowbyte
10008e9e:	4b97      	ldr	r3, [pc, #604]	; (100090fc <main+0x1b6c>)
10008ea0:	781a      	ldrb	r2, [r3, #0]
10008ea2:	4b95      	ldr	r3, [pc, #596]	; (100090f8 <main+0x1b68>)
10008ea4:	705a      	strb	r2, [r3, #1]
													 ReadBuffer2[2]= 	node_id_16bit  / 0x100; //highbyte
10008ea6:	4b96      	ldr	r3, [pc, #600]	; (10009100 <main+0x1b70>)
10008ea8:	881b      	ldrh	r3, [r3, #0]
10008eaa:	0a1b      	lsrs	r3, r3, #8
10008eac:	b29b      	uxth	r3, r3
10008eae:	b2da      	uxtb	r2, r3
10008eb0:	4b91      	ldr	r3, [pc, #580]	; (100090f8 <main+0x1b68>)
10008eb2:	709a      	strb	r2, [r3, #2]
													 ReadBuffer2[3]= 	node_id_16bit   & 0xff; //highbyte
10008eb4:	4b92      	ldr	r3, [pc, #584]	; (10009100 <main+0x1b70>)
10008eb6:	881b      	ldrh	r3, [r3, #0]
10008eb8:	b2da      	uxtb	r2, r3
10008eba:	4b8f      	ldr	r3, [pc, #572]	; (100090f8 <main+0x1b68>)
10008ebc:	70da      	strb	r2, [r3, #3]
													 ReadBuffer2[4]= 	val_Pow_Nom  / 0x100; //highbyte
10008ebe:	4b91      	ldr	r3, [pc, #580]	; (10009104 <main+0x1b74>)
10008ec0:	881b      	ldrh	r3, [r3, #0]
10008ec2:	0a1b      	lsrs	r3, r3, #8
10008ec4:	b29b      	uxth	r3, r3
10008ec6:	b2da      	uxtb	r2, r3
10008ec8:	4b8b      	ldr	r3, [pc, #556]	; (100090f8 <main+0x1b68>)
10008eca:	711a      	strb	r2, [r3, #4]
													 ReadBuffer2[5]= 	val_Pow_Nom  & 0xff; //lowbyte
10008ecc:	4b8d      	ldr	r3, [pc, #564]	; (10009104 <main+0x1b74>)
10008ece:	881b      	ldrh	r3, [r3, #0]
10008ed0:	b2da      	uxtb	r2, r3
10008ed2:	4b89      	ldr	r3, [pc, #548]	; (100090f8 <main+0x1b68>)
10008ed4:	715a      	strb	r2, [r3, #5]
													 ReadBuffer2[6]= 	val_Pow_max  / 0x100; //highbyte
10008ed6:	4b8c      	ldr	r3, [pc, #560]	; (10009108 <main+0x1b78>)
10008ed8:	881b      	ldrh	r3, [r3, #0]
10008eda:	0a1b      	lsrs	r3, r3, #8
10008edc:	b29b      	uxth	r3, r3
10008ede:	b2da      	uxtb	r2, r3
10008ee0:	4b85      	ldr	r3, [pc, #532]	; (100090f8 <main+0x1b68>)
10008ee2:	719a      	strb	r2, [r3, #6]
													 ReadBuffer2[7]= 	val_Pow_max  & 0xff; //lowbyte
10008ee4:	4b88      	ldr	r3, [pc, #544]	; (10009108 <main+0x1b78>)
10008ee6:	881b      	ldrh	r3, [r3, #0]
10008ee8:	b2da      	uxtb	r2, r3
10008eea:	4b83      	ldr	r3, [pc, #524]	; (100090f8 <main+0x1b68>)
10008eec:	71da      	strb	r2, [r3, #7]
													 ReadBuffer2[8]= 	val_Spannung_min / 0x100; //highbyte
10008eee:	4b87      	ldr	r3, [pc, #540]	; (1000910c <main+0x1b7c>)
10008ef0:	881b      	ldrh	r3, [r3, #0]
10008ef2:	0a1b      	lsrs	r3, r3, #8
10008ef4:	b29b      	uxth	r3, r3
10008ef6:	b2da      	uxtb	r2, r3
10008ef8:	4b7f      	ldr	r3, [pc, #508]	; (100090f8 <main+0x1b68>)
10008efa:	721a      	strb	r2, [r3, #8]
													 ReadBuffer2[9]= 	val_Spannung_min  & 0xff; //lowbyte
10008efc:	4b83      	ldr	r3, [pc, #524]	; (1000910c <main+0x1b7c>)
10008efe:	881b      	ldrh	r3, [r3, #0]
10008f00:	b2da      	uxtb	r2, r3
10008f02:	4b7d      	ldr	r3, [pc, #500]	; (100090f8 <main+0x1b68>)
10008f04:	725a      	strb	r2, [r3, #9]
													 ReadBuffer2[10]= 	val_Spannung_max  / 0x100; //highbyte
10008f06:	4b82      	ldr	r3, [pc, #520]	; (10009110 <main+0x1b80>)
10008f08:	881b      	ldrh	r3, [r3, #0]
10008f0a:	0a1b      	lsrs	r3, r3, #8
10008f0c:	b29b      	uxth	r3, r3
10008f0e:	b2da      	uxtb	r2, r3
10008f10:	4b79      	ldr	r3, [pc, #484]	; (100090f8 <main+0x1b68>)
10008f12:	729a      	strb	r2, [r3, #10]
													 ReadBuffer2[11]= 	val_Spannung_max  & 0xff; //lowbyte
10008f14:	4b7e      	ldr	r3, [pc, #504]	; (10009110 <main+0x1b80>)
10008f16:	881b      	ldrh	r3, [r3, #0]
10008f18:	b2da      	uxtb	r2, r3
10008f1a:	4b77      	ldr	r3, [pc, #476]	; (100090f8 <main+0x1b68>)
10008f1c:	72da      	strb	r2, [r3, #11]
													 ReadBuffer2[12]= 	led_grupp  / 0x100; //highbyte
10008f1e:	4b7d      	ldr	r3, [pc, #500]	; (10009114 <main+0x1b84>)
10008f20:	881b      	ldrh	r3, [r3, #0]
10008f22:	0a1b      	lsrs	r3, r3, #8
10008f24:	b29b      	uxth	r3, r3
10008f26:	b2da      	uxtb	r2, r3
10008f28:	4b73      	ldr	r3, [pc, #460]	; (100090f8 <main+0x1b68>)
10008f2a:	731a      	strb	r2, [r3, #12]
													 ReadBuffer2[13]= 	led_grupp  & 0xff; //lowbyte
10008f2c:	4b79      	ldr	r3, [pc, #484]	; (10009114 <main+0x1b84>)
10008f2e:	881b      	ldrh	r3, [r3, #0]
10008f30:	b2da      	uxtb	r2, r3
10008f32:	4b71      	ldr	r3, [pc, #452]	; (100090f8 <main+0x1b68>)
10008f34:	735a      	strb	r2, [r3, #13]
													 ReadBuffer2[14]= 	led_Strom  / 0x100; //highbyte
10008f36:	4b78      	ldr	r3, [pc, #480]	; (10009118 <main+0x1b88>)
10008f38:	881b      	ldrh	r3, [r3, #0]
10008f3a:	0a1b      	lsrs	r3, r3, #8
10008f3c:	b29b      	uxth	r3, r3
10008f3e:	b2da      	uxtb	r2, r3
10008f40:	4b6d      	ldr	r3, [pc, #436]	; (100090f8 <main+0x1b68>)
10008f42:	739a      	strb	r2, [r3, #14]
													 ReadBuffer2[15]= 	led_Strom  & 0xff; //lowbyte
10008f44:	4b74      	ldr	r3, [pc, #464]	; (10009118 <main+0x1b88>)
10008f46:	881b      	ldrh	r3, [r3, #0]
10008f48:	b2da      	uxtb	r2, r3
10008f4a:	4b6b      	ldr	r3, [pc, #428]	; (100090f8 <main+0x1b68>)
10008f4c:	73da      	strb	r2, [r3, #15]

													 if (resultB2 > min_EEP_Voltage_Uin)
10008f4e:	4b60      	ldr	r3, [pc, #384]	; (100090d0 <main+0x1b40>)
10008f50:	881a      	ldrh	r2, [r3, #0]
10008f52:	23ba      	movs	r3, #186	; 0xba
10008f54:	011b      	lsls	r3, r3, #4
10008f56:	429a      	cmp	r2, r3
10008f58:	d905      	bls.n	10008f66 <main+0x19d6>
													 {
													 tester2 = writeNodeid_B2_EEprom();
10008f5a:	f7f8 fe45 	bl	10001be8 <writeNodeid_B2_EEprom>
10008f5e:	1c03      	adds	r3, r0, #0
10008f60:	b29a      	uxth	r2, r3
10008f62:	4b6e      	ldr	r3, [pc, #440]	; (1000911c <main+0x1b8c>)
10008f64:	801a      	strh	r2, [r3, #0]
													 }
														sysiniValueB4();
10008f66:	f7f8 ff95 	bl	10001e94 <sysiniValueB4>
													ReadBuffer2[0]= 	Dimm_Gamma; //highbyte
10008f6a:	4b6d      	ldr	r3, [pc, #436]	; (10009120 <main+0x1b90>)
10008f6c:	781a      	ldrb	r2, [r3, #0]
10008f6e:	4b62      	ldr	r3, [pc, #392]	; (100090f8 <main+0x1b68>)
10008f70:	701a      	strb	r2, [r3, #0]
													ReadBuffer2[1]= 	Dimm_Stufen; //lowbyte
10008f72:	4b6c      	ldr	r3, [pc, #432]	; (10009124 <main+0x1b94>)
10008f74:	781a      	ldrb	r2, [r3, #0]
10008f76:	4b60      	ldr	r3, [pc, #384]	; (100090f8 <main+0x1b68>)
10008f78:	705a      	strb	r2, [r3, #1]
													ReadBuffer2[2]= 	Dimm_StufenGR  ; //highbyte
10008f7a:	4b6b      	ldr	r3, [pc, #428]	; (10009128 <main+0x1b98>)
10008f7c:	781a      	ldrb	r2, [r3, #0]
10008f7e:	4b5e      	ldr	r3, [pc, #376]	; (100090f8 <main+0x1b68>)
10008f80:	709a      	strb	r2, [r3, #2]
													ReadBuffer2[3]= 	Dimm_Valu   ; //highbyte
10008f82:	4b6a      	ldr	r3, [pc, #424]	; (1000912c <main+0x1b9c>)
10008f84:	781a      	ldrb	r2, [r3, #0]
10008f86:	4b5c      	ldr	r3, [pc, #368]	; (100090f8 <main+0x1b68>)
10008f88:	70da      	strb	r2, [r3, #3]
													ReadBuffer2[4]= 	Smooth_Value  / 0x100; //highbyte
10008f8a:	4b69      	ldr	r3, [pc, #420]	; (10009130 <main+0x1ba0>)
10008f8c:	881b      	ldrh	r3, [r3, #0]
10008f8e:	0a1b      	lsrs	r3, r3, #8
10008f90:	b29b      	uxth	r3, r3
10008f92:	b2da      	uxtb	r2, r3
10008f94:	4b58      	ldr	r3, [pc, #352]	; (100090f8 <main+0x1b68>)
10008f96:	711a      	strb	r2, [r3, #4]
													ReadBuffer2[5]= 	Smooth_Value  & 0xff; //lowbyte
10008f98:	4b65      	ldr	r3, [pc, #404]	; (10009130 <main+0x1ba0>)
10008f9a:	881b      	ldrh	r3, [r3, #0]
10008f9c:	b2da      	uxtb	r2, r3
10008f9e:	4b56      	ldr	r3, [pc, #344]	; (100090f8 <main+0x1b68>)
10008fa0:	715a      	strb	r2, [r3, #5]
													ReadBuffer2[6]= 	linearwalk_gen  / 0x100; //highbyte
10008fa2:	4b64      	ldr	r3, [pc, #400]	; (10009134 <main+0x1ba4>)
10008fa4:	881b      	ldrh	r3, [r3, #0]
10008fa6:	0a1b      	lsrs	r3, r3, #8
10008fa8:	b29b      	uxth	r3, r3
10008faa:	b2da      	uxtb	r2, r3
10008fac:	4b52      	ldr	r3, [pc, #328]	; (100090f8 <main+0x1b68>)
10008fae:	719a      	strb	r2, [r3, #6]
													ReadBuffer2[7]= 	linearwalk_gen  & 0xff; //lowbyte
10008fb0:	4b60      	ldr	r3, [pc, #384]	; (10009134 <main+0x1ba4>)
10008fb2:	881b      	ldrh	r3, [r3, #0]
10008fb4:	b2da      	uxtb	r2, r3
10008fb6:	4b50      	ldr	r3, [pc, #320]	; (100090f8 <main+0x1b68>)
10008fb8:	71da      	strb	r2, [r3, #7]
													ReadBuffer2[8]= 	Farbe_wwcw_Quot_gen / 0x100; //highbyte
10008fba:	4b5f      	ldr	r3, [pc, #380]	; (10009138 <main+0x1ba8>)
10008fbc:	881b      	ldrh	r3, [r3, #0]
10008fbe:	0a1b      	lsrs	r3, r3, #8
10008fc0:	b29b      	uxth	r3, r3
10008fc2:	b2da      	uxtb	r2, r3
10008fc4:	4b4c      	ldr	r3, [pc, #304]	; (100090f8 <main+0x1b68>)
10008fc6:	721a      	strb	r2, [r3, #8]
													ReadBuffer2[9]= 	Farbe_wwcw_Quot_gen  & 0xff; //lowbyte
10008fc8:	4b5b      	ldr	r3, [pc, #364]	; (10009138 <main+0x1ba8>)
10008fca:	881b      	ldrh	r3, [r3, #0]
10008fcc:	b2da      	uxtb	r2, r3
10008fce:	4b4a      	ldr	r3, [pc, #296]	; (100090f8 <main+0x1b68>)
10008fd0:	725a      	strb	r2, [r3, #9]
													ReadBuffer2[10]= 	Reserve_1  / 0x100; //highbyte
10008fd2:	4b5a      	ldr	r3, [pc, #360]	; (1000913c <main+0x1bac>)
10008fd4:	881b      	ldrh	r3, [r3, #0]
10008fd6:	0a1b      	lsrs	r3, r3, #8
10008fd8:	b29b      	uxth	r3, r3
10008fda:	b2da      	uxtb	r2, r3
10008fdc:	4b46      	ldr	r3, [pc, #280]	; (100090f8 <main+0x1b68>)
10008fde:	729a      	strb	r2, [r3, #10]
													ReadBuffer2[11]= 	Reserve_1  & 0xff; //lowbyte
10008fe0:	4b56      	ldr	r3, [pc, #344]	; (1000913c <main+0x1bac>)
10008fe2:	881b      	ldrh	r3, [r3, #0]
10008fe4:	b2da      	uxtb	r2, r3
10008fe6:	4b44      	ldr	r3, [pc, #272]	; (100090f8 <main+0x1b68>)
10008fe8:	72da      	strb	r2, [r3, #11]
													ReadBuffer2[12]= 	Dimm_Max_WW  / 0x100; //highbyte
10008fea:	4b55      	ldr	r3, [pc, #340]	; (10009140 <main+0x1bb0>)
10008fec:	881b      	ldrh	r3, [r3, #0]
10008fee:	0a1b      	lsrs	r3, r3, #8
10008ff0:	b29b      	uxth	r3, r3
10008ff2:	b2da      	uxtb	r2, r3
10008ff4:	4b40      	ldr	r3, [pc, #256]	; (100090f8 <main+0x1b68>)
10008ff6:	731a      	strb	r2, [r3, #12]
													ReadBuffer2[13]= 	Dimm_Max_WW  & 0xff; //lowbyte
10008ff8:	4b51      	ldr	r3, [pc, #324]	; (10009140 <main+0x1bb0>)
10008ffa:	881b      	ldrh	r3, [r3, #0]
10008ffc:	b2da      	uxtb	r2, r3
10008ffe:	4b3e      	ldr	r3, [pc, #248]	; (100090f8 <main+0x1b68>)
10009000:	735a      	strb	r2, [r3, #13]
													ReadBuffer2[14]= 	Dimm_Max_CW  / 0x100; //highbyte
10009002:	4b50      	ldr	r3, [pc, #320]	; (10009144 <main+0x1bb4>)
10009004:	881b      	ldrh	r3, [r3, #0]
10009006:	0a1b      	lsrs	r3, r3, #8
10009008:	b29b      	uxth	r3, r3
1000900a:	b2da      	uxtb	r2, r3
1000900c:	4b3a      	ldr	r3, [pc, #232]	; (100090f8 <main+0x1b68>)
1000900e:	739a      	strb	r2, [r3, #14]
													ReadBuffer2[15]= 	Dimm_Max_CW & 0xff; //lowbyte
10009010:	4b4c      	ldr	r3, [pc, #304]	; (10009144 <main+0x1bb4>)
10009012:	881b      	ldrh	r3, [r3, #0]
10009014:	b2da      	uxtb	r2, r3
10009016:	4b38      	ldr	r3, [pc, #224]	; (100090f8 <main+0x1b68>)
10009018:	73da      	strb	r2, [r3, #15]

											       if (resultB2 > min_EEP_Voltage_Uin)
1000901a:	4b2d      	ldr	r3, [pc, #180]	; (100090d0 <main+0x1b40>)
1000901c:	881a      	ldrh	r2, [r3, #0]
1000901e:	23ba      	movs	r3, #186	; 0xba
10009020:	011b      	lsls	r3, r3, #4
10009022:	429a      	cmp	r2, r3
10009024:	d905      	bls.n	10009032 <main+0x1aa2>
													 {
													tester3 = writeakt_light_data_B4_EEprom();
10009026:	f7f8 fe4b 	bl	10001cc0 <writeakt_light_data_B4_EEprom>
1000902a:	1c03      	adds	r3, r0, #0
1000902c:	b29a      	uxth	r2, r3
1000902e:	4b46      	ldr	r3, [pc, #280]	; (10009148 <main+0x1bb8>)
10009030:	801a      	strh	r2, [r3, #0]
													 }
													sysiniValueB5();
10009032:	f7f8 ffa3 	bl	10001f7c <sysiniValueB5>
													    ReadBuffer2[0]=RegOnOff;
10009036:	4b45      	ldr	r3, [pc, #276]	; (1000914c <main+0x1bbc>)
10009038:	781a      	ldrb	r2, [r3, #0]
1000903a:	4b2f      	ldr	r3, [pc, #188]	; (100090f8 <main+0x1b68>)
1000903c:	701a      	strb	r2, [r3, #0]
													    ReadBuffer2[1]=RegOnOff2;
1000903e:	4b44      	ldr	r3, [pc, #272]	; (10009150 <main+0x1bc0>)
10009040:	781a      	ldrb	r2, [r3, #0]
10009042:	4b2d      	ldr	r3, [pc, #180]	; (100090f8 <main+0x1b68>)
10009044:	705a      	strb	r2, [r3, #1]
													    ReadBuffer2[2] = Reserve_2 / 0x100;
10009046:	4b43      	ldr	r3, [pc, #268]	; (10009154 <main+0x1bc4>)
10009048:	881b      	ldrh	r3, [r3, #0]
1000904a:	0a1b      	lsrs	r3, r3, #8
1000904c:	b29b      	uxth	r3, r3
1000904e:	b2da      	uxtb	r2, r3
10009050:	4b29      	ldr	r3, [pc, #164]	; (100090f8 <main+0x1b68>)
10009052:	709a      	strb	r2, [r3, #2]
													    ReadBuffer2[3] = Reserve_2 & 0xff;
10009054:	4b3f      	ldr	r3, [pc, #252]	; (10009154 <main+0x1bc4>)
10009056:	881b      	ldrh	r3, [r3, #0]
10009058:	b2da      	uxtb	r2, r3
1000905a:	4b27      	ldr	r3, [pc, #156]	; (100090f8 <main+0x1b68>)
1000905c:	70da      	strb	r2, [r3, #3]
													    ReadBuffer2[4] = dimOff_Ww / 0x100;
1000905e:	4b3e      	ldr	r3, [pc, #248]	; (10009158 <main+0x1bc8>)
10009060:	881b      	ldrh	r3, [r3, #0]
10009062:	0a1b      	lsrs	r3, r3, #8
10009064:	b29b      	uxth	r3, r3
10009066:	b2da      	uxtb	r2, r3
10009068:	4b23      	ldr	r3, [pc, #140]	; (100090f8 <main+0x1b68>)
1000906a:	711a      	strb	r2, [r3, #4]
													    ReadBuffer2[5] = dimOff_Ww & 0xff;
1000906c:	4b3a      	ldr	r3, [pc, #232]	; (10009158 <main+0x1bc8>)
1000906e:	881b      	ldrh	r3, [r3, #0]
10009070:	b2da      	uxtb	r2, r3
10009072:	4b21      	ldr	r3, [pc, #132]	; (100090f8 <main+0x1b68>)
10009074:	715a      	strb	r2, [r3, #5]
													    ReadBuffer2[6] = dimOff_Cw / 0x100;
10009076:	4b39      	ldr	r3, [pc, #228]	; (1000915c <main+0x1bcc>)
10009078:	881b      	ldrh	r3, [r3, #0]
1000907a:	0a1b      	lsrs	r3, r3, #8
1000907c:	b29b      	uxth	r3, r3
1000907e:	b2da      	uxtb	r2, r3
10009080:	4b1d      	ldr	r3, [pc, #116]	; (100090f8 <main+0x1b68>)
10009082:	719a      	strb	r2, [r3, #6]
													    ReadBuffer2[7] = dimOff_Ww & 0xff;
10009084:	4b34      	ldr	r3, [pc, #208]	; (10009158 <main+0x1bc8>)
10009086:	881b      	ldrh	r3, [r3, #0]
10009088:	b2da      	uxtb	r2, r3
1000908a:	4b1b      	ldr	r3, [pc, #108]	; (100090f8 <main+0x1b68>)
1000908c:	71da      	strb	r2, [r3, #7]
													    ReadBuffer2[8] = dimNorm1_Ww /0x100;
1000908e:	4b34      	ldr	r3, [pc, #208]	; (10009160 <main+0x1bd0>)
10009090:	881b      	ldrh	r3, [r3, #0]
10009092:	0a1b      	lsrs	r3, r3, #8
10009094:	b29b      	uxth	r3, r3
10009096:	b2da      	uxtb	r2, r3
10009098:	4b17      	ldr	r3, [pc, #92]	; (100090f8 <main+0x1b68>)
1000909a:	721a      	strb	r2, [r3, #8]
													    ReadBuffer2[9] = dimNorm1_Ww & 0xff;
1000909c:	4b30      	ldr	r3, [pc, #192]	; (10009160 <main+0x1bd0>)
1000909e:	881b      	ldrh	r3, [r3, #0]
100090a0:	b2da      	uxtb	r2, r3
100090a2:	4b15      	ldr	r3, [pc, #84]	; (100090f8 <main+0x1b68>)
100090a4:	725a      	strb	r2, [r3, #9]
													    ReadBuffer2[10] = dimNorm1_Cw /0x100;
100090a6:	4b2f      	ldr	r3, [pc, #188]	; (10009164 <main+0x1bd4>)
100090a8:	881b      	ldrh	r3, [r3, #0]
100090aa:	0a1b      	lsrs	r3, r3, #8
100090ac:	b29b      	uxth	r3, r3
100090ae:	b2da      	uxtb	r2, r3
100090b0:	e05a      	b.n	10009168 <main+0x1bd8>
100090b2:	46c0      	nop			; (mov r8, r8)
100090b4:	200007ca 	.word	0x200007ca
100090b8:	20000830 	.word	0x20000830
100090bc:	00007b7a 	.word	0x00007b7a
100090c0:	20000824 	.word	0x20000824
100090c4:	200008a8 	.word	0x200008a8
100090c8:	00005859 	.word	0x00005859
100090cc:	20000c2c 	.word	0x20000c2c
100090d0:	200007fe 	.word	0x200007fe
100090d4:	20000890 	.word	0x20000890
100090d8:	200007f0 	.word	0x200007f0
100090dc:	200008b4 	.word	0x200008b4
100090e0:	2000083c 	.word	0x2000083c
100090e4:	200007fc 	.word	0x200007fc
100090e8:	200007f2 	.word	0x200007f2
100090ec:	2000082e 	.word	0x2000082e
100090f0:	20000c36 	.word	0x20000c36
100090f4:	20000844 	.word	0x20000844
100090f8:	20000848 	.word	0x20000848
100090fc:	20000836 	.word	0x20000836
10009100:	20000860 	.word	0x20000860
10009104:	2000085c 	.word	0x2000085c
10009108:	200008f6 	.word	0x200008f6
1000910c:	2000083a 	.word	0x2000083a
10009110:	200008be 	.word	0x200008be
10009114:	20000834 	.word	0x20000834
10009118:	20000858 	.word	0x20000858
1000911c:	20000c34 	.word	0x20000c34
10009120:	20000862 	.word	0x20000862
10009124:	20000840 	.word	0x20000840
10009128:	2000088a 	.word	0x2000088a
1000912c:	20000814 	.word	0x20000814
10009130:	200008aa 	.word	0x200008aa
10009134:	2000054a 	.word	0x2000054a
10009138:	200008a0 	.word	0x200008a0
1000913c:	200008b8 	.word	0x200008b8
10009140:	20000838 	.word	0x20000838
10009144:	2000088c 	.word	0x2000088c
10009148:	20000c24 	.word	0x20000c24
1000914c:	2000085a 	.word	0x2000085a
10009150:	20000818 	.word	0x20000818
10009154:	200007f4 	.word	0x200007f4
10009158:	20000900 	.word	0x20000900
1000915c:	20000864 	.word	0x20000864
10009160:	200008a4 	.word	0x200008a4
10009164:	200008b2 	.word	0x200008b2
10009168:	4b6f      	ldr	r3, [pc, #444]	; (10009328 <main+0x1d98>)
1000916a:	729a      	strb	r2, [r3, #10]
													    ReadBuffer2[11] = dimNorm1_Cw & 0xff;
1000916c:	4b6f      	ldr	r3, [pc, #444]	; (1000932c <main+0x1d9c>)
1000916e:	881b      	ldrh	r3, [r3, #0]
10009170:	b2da      	uxtb	r2, r3
10009172:	4b6d      	ldr	r3, [pc, #436]	; (10009328 <main+0x1d98>)
10009174:	72da      	strb	r2, [r3, #11]
													    ReadBuffer2[12] = dimNorm2_Ww / 0x100;
10009176:	4b6e      	ldr	r3, [pc, #440]	; (10009330 <main+0x1da0>)
10009178:	881b      	ldrh	r3, [r3, #0]
1000917a:	0a1b      	lsrs	r3, r3, #8
1000917c:	b29b      	uxth	r3, r3
1000917e:	b2da      	uxtb	r2, r3
10009180:	4b69      	ldr	r3, [pc, #420]	; (10009328 <main+0x1d98>)
10009182:	731a      	strb	r2, [r3, #12]
													    ReadBuffer2[13] = dimNorm2_Ww & 0xff;
10009184:	4b6a      	ldr	r3, [pc, #424]	; (10009330 <main+0x1da0>)
10009186:	881b      	ldrh	r3, [r3, #0]
10009188:	b2da      	uxtb	r2, r3
1000918a:	4b67      	ldr	r3, [pc, #412]	; (10009328 <main+0x1d98>)
1000918c:	735a      	strb	r2, [r3, #13]
													    ReadBuffer2[14] = dimNorm2_Cw /0x100;
1000918e:	4b69      	ldr	r3, [pc, #420]	; (10009334 <main+0x1da4>)
10009190:	881b      	ldrh	r3, [r3, #0]
10009192:	0a1b      	lsrs	r3, r3, #8
10009194:	b29b      	uxth	r3, r3
10009196:	b2da      	uxtb	r2, r3
10009198:	4b63      	ldr	r3, [pc, #396]	; (10009328 <main+0x1d98>)
1000919a:	739a      	strb	r2, [r3, #14]
													    ReadBuffer2[15] = dimNorm2_Cw & 0xff;
1000919c:	4b65      	ldr	r3, [pc, #404]	; (10009334 <main+0x1da4>)
1000919e:	881b      	ldrh	r3, [r3, #0]
100091a0:	b2da      	uxtb	r2, r3
100091a2:	4b61      	ldr	r3, [pc, #388]	; (10009328 <main+0x1d98>)
100091a4:	73da      	strb	r2, [r3, #15]

												 if (resultB2 > min_EEP_Voltage_Uin)
100091a6:	4b64      	ldr	r3, [pc, #400]	; (10009338 <main+0x1da8>)
100091a8:	881a      	ldrh	r2, [r3, #0]
100091aa:	23ba      	movs	r3, #186	; 0xba
100091ac:	011b      	lsls	r3, r3, #4
100091ae:	429a      	cmp	r2, r3
100091b0:	d905      	bls.n	100091be <main+0x1c2e>
												 {
											      tester4 = writeOff_light_B5_EEprom();
100091b2:	f7f8 fdbb 	bl	10001d2c <writeOff_light_B5_EEprom>
100091b6:	1c03      	adds	r3, r0, #0
100091b8:	b29a      	uxth	r2, r3
100091ba:	4b60      	ldr	r3, [pc, #384]	; (1000933c <main+0x1dac>)
100091bc:	801a      	strh	r2, [r3, #0]
												 }
												 tester = writeLamp_data_B3_EEprom();
100091be:	f7f8 fd49 	bl	10001c54 <writeLamp_data_B3_EEprom>
100091c2:	1c03      	adds	r3, r0, #0
100091c4:	1c1a      	adds	r2, r3, #0
100091c6:	4b5e      	ldr	r3, [pc, #376]	; (10009340 <main+0x1db0>)
100091c8:	601a      	str	r2, [r3, #0]
												 if (tester1==0x03)
100091ca:	4b5e      	ldr	r3, [pc, #376]	; (10009344 <main+0x1db4>)
100091cc:	881b      	ldrh	r3, [r3, #0]
100091ce:	2b03      	cmp	r3, #3
100091d0:	d129      	bne.n	10009226 <main+0x1c96>
											 	 {
													new_data_HalloBack();
100091d2:	f7f8 fa25 	bl	10001620 <new_data_HalloBack>
												  	 transmit_buf_size=12;
100091d6:	4b5c      	ldr	r3, [pc, #368]	; (10009348 <main+0x1db8>)
100091d8:	220c      	movs	r2, #12
100091da:	701a      	strb	r2, [r3, #0]
													 new_data[6]='i';
100091dc:	4b5b      	ldr	r3, [pc, #364]	; (1000934c <main+0x1dbc>)
100091de:	2269      	movs	r2, #105	; 0x69
100091e0:	719a      	strb	r2, [r3, #6]
													 new_data[7]=tester1;
100091e2:	4b58      	ldr	r3, [pc, #352]	; (10009344 <main+0x1db4>)
100091e4:	881b      	ldrh	r3, [r3, #0]
100091e6:	b2da      	uxtb	r2, r3
100091e8:	4b58      	ldr	r3, [pc, #352]	; (1000934c <main+0x1dbc>)
100091ea:	71da      	strb	r2, [r3, #7]
													 new_data[8]=tester2;
100091ec:	4b58      	ldr	r3, [pc, #352]	; (10009350 <main+0x1dc0>)
100091ee:	881b      	ldrh	r3, [r3, #0]
100091f0:	b2da      	uxtb	r2, r3
100091f2:	4b56      	ldr	r3, [pc, #344]	; (1000934c <main+0x1dbc>)
100091f4:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester3;
100091f6:	4b57      	ldr	r3, [pc, #348]	; (10009354 <main+0x1dc4>)
100091f8:	881b      	ldrh	r3, [r3, #0]
100091fa:	b2da      	uxtb	r2, r3
100091fc:	4b53      	ldr	r3, [pc, #332]	; (1000934c <main+0x1dbc>)
100091fe:	725a      	strb	r2, [r3, #9]
													 new_data[10]=tester4;
10009200:	4b4e      	ldr	r3, [pc, #312]	; (1000933c <main+0x1dac>)
10009202:	881b      	ldrh	r3, [r3, #0]
10009204:	b2da      	uxtb	r2, r3
10009206:	4b51      	ldr	r3, [pc, #324]	; (1000934c <main+0x1dbc>)
10009208:	729a      	strb	r2, [r3, #10]
													 new_data[11]=0xff;
1000920a:	4b50      	ldr	r3, [pc, #320]	; (1000934c <main+0x1dbc>)
1000920c:	22ff      	movs	r2, #255	; 0xff
1000920e:	72da      	strb	r2, [r3, #11]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
10009210:	4b4d      	ldr	r3, [pc, #308]	; (10009348 <main+0x1db8>)
10009212:	781b      	ldrb	r3, [r3, #0]
10009214:	1c1c      	adds	r4, r3, #0
10009216:	4a50      	ldr	r2, [pc, #320]	; (10009358 <main+0x1dc8>)
10009218:	4b4c      	ldr	r3, [pc, #304]	; (1000934c <main+0x1dbc>)
1000921a:	1c10      	adds	r0, r2, #0
1000921c:	1c19      	adds	r1, r3, #0
1000921e:	1c22      	adds	r2, r4, #0
10009220:	f7fa fcce 	bl	10003bc0 <UART_Transmit>
10009224:	e05e      	b.n	100092e4 <main+0x1d54>
												  }
													else
													{new_data_HalloBack();
10009226:	f7f8 f9fb 	bl	10001620 <new_data_HalloBack>
												  	 transmit_buf_size=13;
1000922a:	4b47      	ldr	r3, [pc, #284]	; (10009348 <main+0x1db8>)
1000922c:	220d      	movs	r2, #13
1000922e:	701a      	strb	r2, [r3, #0]
													 new_data[6]='e';
10009230:	4b46      	ldr	r3, [pc, #280]	; (1000934c <main+0x1dbc>)
10009232:	2265      	movs	r2, #101	; 0x65
10009234:	719a      	strb	r2, [r3, #6]
													 new_data[7]=15;
10009236:	4b45      	ldr	r3, [pc, #276]	; (1000934c <main+0x1dbc>)
10009238:	220f      	movs	r2, #15
1000923a:	71da      	strb	r2, [r3, #7]
													 new_data[8]=tester1;
1000923c:	4b41      	ldr	r3, [pc, #260]	; (10009344 <main+0x1db4>)
1000923e:	881b      	ldrh	r3, [r3, #0]
10009240:	b2da      	uxtb	r2, r3
10009242:	4b42      	ldr	r3, [pc, #264]	; (1000934c <main+0x1dbc>)
10009244:	721a      	strb	r2, [r3, #8]
													 new_data[9]=tester2;
10009246:	4b42      	ldr	r3, [pc, #264]	; (10009350 <main+0x1dc0>)
10009248:	881b      	ldrh	r3, [r3, #0]
1000924a:	b2da      	uxtb	r2, r3
1000924c:	4b3f      	ldr	r3, [pc, #252]	; (1000934c <main+0x1dbc>)
1000924e:	725a      	strb	r2, [r3, #9]
													 new_data[10]=tester3;
10009250:	4b40      	ldr	r3, [pc, #256]	; (10009354 <main+0x1dc4>)
10009252:	881b      	ldrh	r3, [r3, #0]
10009254:	b2da      	uxtb	r2, r3
10009256:	4b3d      	ldr	r3, [pc, #244]	; (1000934c <main+0x1dbc>)
10009258:	729a      	strb	r2, [r3, #10]
													 new_data[11]=tester4;
1000925a:	4b38      	ldr	r3, [pc, #224]	; (1000933c <main+0x1dac>)
1000925c:	881b      	ldrh	r3, [r3, #0]
1000925e:	b2da      	uxtb	r2, r3
10009260:	4b3a      	ldr	r3, [pc, #232]	; (1000934c <main+0x1dbc>)
10009262:	72da      	strb	r2, [r3, #11]
													 new_data[12]=0xff;
10009264:	4b39      	ldr	r3, [pc, #228]	; (1000934c <main+0x1dbc>)
10009266:	22ff      	movs	r2, #255	; 0xff
10009268:	731a      	strb	r2, [r3, #12]
													 UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000926a:	4b37      	ldr	r3, [pc, #220]	; (10009348 <main+0x1db8>)
1000926c:	781b      	ldrb	r3, [r3, #0]
1000926e:	1c1c      	adds	r4, r3, #0
10009270:	4a39      	ldr	r2, [pc, #228]	; (10009358 <main+0x1dc8>)
10009272:	4b36      	ldr	r3, [pc, #216]	; (1000934c <main+0x1dbc>)
10009274:	1c10      	adds	r0, r2, #0
10009276:	1c19      	adds	r1, r3, #0
10009278:	1c22      	adds	r2, r4, #0
1000927a:	f7fa fca1 	bl	10003bc0 <UART_Transmit>
1000927e:	e031      	b.n	100092e4 <main+0x1d54>
													}
											 } //if result

												 else{
													new_data_HalloBack();
10009280:	f7f8 f9ce 	bl	10001620 <new_data_HalloBack>
													 new_data[6]='e';
10009284:	4b31      	ldr	r3, [pc, #196]	; (1000934c <main+0x1dbc>)
10009286:	2265      	movs	r2, #101	; 0x65
10009288:	719a      	strb	r2, [r3, #6]
													 new_data[7]='r';
1000928a:	4b30      	ldr	r3, [pc, #192]	; (1000934c <main+0x1dbc>)
1000928c:	2272      	movs	r2, #114	; 0x72
1000928e:	71da      	strb	r2, [r3, #7]
													 new_data[8]='0';
10009290:	4b2e      	ldr	r3, [pc, #184]	; (1000934c <main+0x1dbc>)
10009292:	2230      	movs	r2, #48	; 0x30
10009294:	721a      	strb	r2, [r3, #8]
													 new_data[9]='3';
10009296:	4b2d      	ldr	r3, [pc, #180]	; (1000934c <main+0x1dbc>)
10009298:	2233      	movs	r2, #51	; 0x33
1000929a:	725a      	strb	r2, [r3, #9]
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
1000929c:	4b2a      	ldr	r3, [pc, #168]	; (10009348 <main+0x1db8>)
1000929e:	781b      	ldrb	r3, [r3, #0]
100092a0:	1c1c      	adds	r4, r3, #0
100092a2:	4a2d      	ldr	r2, [pc, #180]	; (10009358 <main+0x1dc8>)
100092a4:	4b29      	ldr	r3, [pc, #164]	; (1000934c <main+0x1dbc>)
100092a6:	1c10      	adds	r0, r2, #0
100092a8:	1c19      	adds	r1, r3, #0
100092aa:	1c22      	adds	r2, r4, #0
100092ac:	f7fa fc88 	bl	10003bc0 <UART_Transmit>
												}
											break;
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
100092b0:	e032      	b.n	10009318 <main+0x1d88>
													 new_data[9]='3';
													UART_Transmit(&UART_1, new_data,transmit_buf_size);
												  }
										 }//if status
											else {
											new_data_HalloBack();     // vorgabewerte stimmen nicht
100092b2:	f7f8 f9b5 	bl	10001620 <new_data_HalloBack>
											 new_data[6]='e';
100092b6:	4b25      	ldr	r3, [pc, #148]	; (1000934c <main+0x1dbc>)
100092b8:	2265      	movs	r2, #101	; 0x65
100092ba:	719a      	strb	r2, [r3, #6]
											 new_data[7]='r';
100092bc:	4b23      	ldr	r3, [pc, #140]	; (1000934c <main+0x1dbc>)
100092be:	2272      	movs	r2, #114	; 0x72
100092c0:	71da      	strb	r2, [r3, #7]
											 new_data[8]='0';
100092c2:	4b22      	ldr	r3, [pc, #136]	; (1000934c <main+0x1dbc>)
100092c4:	2230      	movs	r2, #48	; 0x30
100092c6:	721a      	strb	r2, [r3, #8]
											 new_data[9]='2';
100092c8:	4b20      	ldr	r3, [pc, #128]	; (1000934c <main+0x1dbc>)
100092ca:	2232      	movs	r2, #50	; 0x32
100092cc:	725a      	strb	r2, [r3, #9]
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
100092ce:	4b1e      	ldr	r3, [pc, #120]	; (10009348 <main+0x1db8>)
100092d0:	781b      	ldrb	r3, [r3, #0]
100092d2:	1c1c      	adds	r4, r3, #0
100092d4:	4a20      	ldr	r2, [pc, #128]	; (10009358 <main+0x1dc8>)
100092d6:	4b1d      	ldr	r3, [pc, #116]	; (1000934c <main+0x1dbc>)
100092d8:	1c10      	adds	r0, r2, #0
100092da:	1c19      	adds	r1, r3, #0
100092dc:	1c22      	adds	r2, r4, #0
100092de:	f7fa fc6f 	bl	10003bc0 <UART_Transmit>
												}
											break;
				case command_eprommInitResi :
										if (node_id_neu == 254 &&  Ser_NrH == 0x7b7a && Ser_NrH  == (ReadData[1] * 0x100 + ReadData[2]) && Ser_NrL == 0x5859 && Ser_NrL  == (ReadData[3] * 0x100 + ReadData[4]) )
										{
											 if(Dstatus == DAVE_STATUS_SUCCESS)
100092e2:	e019      	b.n	10009318 <main+0x1d88>
100092e4:	e018      	b.n	10009318 <main+0x1d88>
											 new_data[9]='2';
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
											}
									 }//if sernr
											else {
											new_data_HalloBack();     // vorgabewerte stimmen nicht
100092e6:	f7f8 f99b 	bl	10001620 <new_data_HalloBack>
											 new_data[6]='e';
100092ea:	4b18      	ldr	r3, [pc, #96]	; (1000934c <main+0x1dbc>)
100092ec:	2265      	movs	r2, #101	; 0x65
100092ee:	719a      	strb	r2, [r3, #6]
											 new_data[7]='r';
100092f0:	4b16      	ldr	r3, [pc, #88]	; (1000934c <main+0x1dbc>)
100092f2:	2272      	movs	r2, #114	; 0x72
100092f4:	71da      	strb	r2, [r3, #7]
											 new_data[8]='0';
100092f6:	4b15      	ldr	r3, [pc, #84]	; (1000934c <main+0x1dbc>)
100092f8:	2230      	movs	r2, #48	; 0x30
100092fa:	721a      	strb	r2, [r3, #8]
											 new_data[9]='1';
100092fc:	4b13      	ldr	r3, [pc, #76]	; (1000934c <main+0x1dbc>)
100092fe:	2231      	movs	r2, #49	; 0x31
10009300:	725a      	strb	r2, [r3, #9]
											 UART_Transmit(&UART_1, new_data,transmit_buf_size);
10009302:	4b11      	ldr	r3, [pc, #68]	; (10009348 <main+0x1db8>)
10009304:	781b      	ldrb	r3, [r3, #0]
10009306:	1c1c      	adds	r4, r3, #0
10009308:	4a13      	ldr	r2, [pc, #76]	; (10009358 <main+0x1dc8>)
1000930a:	4b10      	ldr	r3, [pc, #64]	; (1000934c <main+0x1dbc>)
1000930c:	1c10      	adds	r0, r2, #0
1000930e:	1c19      	adds	r1, r3, #0
10009310:	1c22      	adds	r2, r4, #0
10009312:	f7fa fc55 	bl	10003bc0 <UART_Transmit>
											}
											break;
10009316:	e001      	b.n	1000931c <main+0x1d8c>
10009318:	e000      	b.n	1000931c <main+0x1d8c>

				default:
				break;
1000931a:	46c0      	nop			; (mov r8, r8)
				}//switch
			  } // else node id == ok

				//############
				execute = 0;
1000931c:	4b0f      	ldr	r3, [pc, #60]	; (1000935c <main+0x1dcc>)
1000931e:	2200      	movs	r2, #0
10009320:	701a      	strb	r2, [r3, #0]
			} // if ( execute == 1 )
		} // if(UART_Receive(&UART_1, ReadData, 1) == UART_STATUS_SUCCESS)
	}
10009322:	f7fe fbee 	bl	10007b02 <main+0x572>
10009326:	46c0      	nop			; (mov r8, r8)
10009328:	20000848 	.word	0x20000848
1000932c:	200008b2 	.word	0x200008b2
10009330:	200007c8 	.word	0x200007c8
10009334:	20000970 	.word	0x20000970
10009338:	200007fe 	.word	0x200007fe
1000933c:	20000c32 	.word	0x20000c32
10009340:	20000c28 	.word	0x20000c28
10009344:	20000c36 	.word	0x20000c36
10009348:	20000550 	.word	0x20000550
1000934c:	20000804 	.word	0x20000804
10009350:	20000c34 	.word	0x20000c34
10009354:	20000c24 	.word	0x20000c24
10009358:	20000560 	.word	0x20000560
1000935c:	200008b0 	.word	0x200008b0

10009360 <endofTransmitU1>:
   return (1U);
 }

//----------------------------------------------------------------------------------------
void endofTransmitU1()//Callback functin for "End of transmit" event.
 {
10009360:	b580      	push	{r7, lr}
10009362:	af00      	add	r7, sp, #0
 // UART_Receive(&UART_0, rec_data, sizeof(rec_data));
	  // DIGITAL_IO_ToggleOutput(&VCC_LED_shtdwn);
 }
10009364:	46bd      	mov	sp, r7
10009366:	bd80      	pop	{r7, pc}

10009368 <endofReceiveU1>:
//----------------------------------------------------------------------------------------
 void endofReceiveU1()//Callback function for "End of receive" event.
 {
10009368:	b580      	push	{r7, lr}
1000936a:	af00      	add	r7, sp, #0
	//   DIGITAL_IO_ToggleOutput(&DO_SEL_Gain);  //	 LED_Toggle_EverySec( );
	//UART_Transmit(&UART_0, rec_data, sizeof(rec_data));
 }
1000936c:	46bd      	mov	sp, r7
1000936e:	bd80      	pop	{r7, pc}

10009370 <endofTransmitU0>:
 //----------------------------------------------------------------------------------------
 void endofTransmitU0()//Callback functin for "End of transmit" event.
  {
10009370:	b580      	push	{r7, lr}
10009372:	af00      	add	r7, sp, #0
 //a  UART_Receive(&UART_1, rec_data, sizeof(rec_data));
	 //a	  DIGITAL_IO_ToggleOutput(&DO_LED_Shtdwn);
  }
10009374:	46bd      	mov	sp, r7
10009376:	bd80      	pop	{r7, pc}

10009378 <endofReceiveU0>:
 //----------------------------------------------------------------------------------------
  void endofReceiveU0()//Callback function for "End of receive" event.
  {
10009378:	b580      	push	{r7, lr}
1000937a:	af00      	add	r7, sp, #0
 	  // DIGITAL_IO_ToggleOutput(&DO_SEL_Gain);  //	 LED_Toggle_EverySec( );
	  //a UART_Transmit(&UART_1, rec_data, sizeof(rec_data));
  }
1000937c:	46bd      	mov	sp, r7
1000937e:	bd80      	pop	{r7, pc}

10009380 <VADC0_C0_0_IRQHandler>:
 //----------------------------------------------------------------------------------------
  void adcIRQHandler(void)
  {
10009380:	b580      	push	{r7, lr}
10009382:	af00      	add	r7, sp, #0
        // read the results of the conversion
        resultA = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_U_in);
10009384:	4b35      	ldr	r3, [pc, #212]	; (1000945c <VADC0_C0_0_IRQHandler+0xdc>)
10009386:	1c18      	adds	r0, r3, #0
10009388:	f7fe f8e0 	bl	1000754c <ADC_MEASUREMENT_ADV_GetResult>
1000938c:	1c03      	adds	r3, r0, #0
1000938e:	1c1a      	adds	r2, r3, #0
10009390:	4b33      	ldr	r3, [pc, #204]	; (10009460 <VADC0_C0_0_IRQHandler+0xe0>)
10009392:	801a      	strh	r2, [r3, #0]
        resultAalt = (resultA + 3*resultAalt)/4;
10009394:	4b32      	ldr	r3, [pc, #200]	; (10009460 <VADC0_C0_0_IRQHandler+0xe0>)
10009396:	881b      	ldrh	r3, [r3, #0]
10009398:	1c19      	adds	r1, r3, #0
1000939a:	4b32      	ldr	r3, [pc, #200]	; (10009464 <VADC0_C0_0_IRQHandler+0xe4>)
1000939c:	881b      	ldrh	r3, [r3, #0]
1000939e:	1c1a      	adds	r2, r3, #0
100093a0:	1c13      	adds	r3, r2, #0
100093a2:	005b      	lsls	r3, r3, #1
100093a4:	189b      	adds	r3, r3, r2
100093a6:	18cb      	adds	r3, r1, r3
100093a8:	2b00      	cmp	r3, #0
100093aa:	da00      	bge.n	100093ae <VADC0_C0_0_IRQHandler+0x2e>
100093ac:	3303      	adds	r3, #3
100093ae:	109b      	asrs	r3, r3, #2
100093b0:	b29a      	uxth	r2, r3
100093b2:	4b2c      	ldr	r3, [pc, #176]	; (10009464 <VADC0_C0_0_IRQHandler+0xe4>)
100093b4:	801a      	strh	r2, [r3, #0]
        resultB = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_ntc);
100093b6:	4b2c      	ldr	r3, [pc, #176]	; (10009468 <VADC0_C0_0_IRQHandler+0xe8>)
100093b8:	1c18      	adds	r0, r3, #0
100093ba:	f7fe f8c7 	bl	1000754c <ADC_MEASUREMENT_ADV_GetResult>
100093be:	1c03      	adds	r3, r0, #0
100093c0:	1c1a      	adds	r2, r3, #0
100093c2:	4b2a      	ldr	r3, [pc, #168]	; (1000946c <VADC0_C0_0_IRQHandler+0xec>)
100093c4:	801a      	strh	r2, [r3, #0]
        resultBalt = (resultB + 3*resultBalt)/4;
100093c6:	4b29      	ldr	r3, [pc, #164]	; (1000946c <VADC0_C0_0_IRQHandler+0xec>)
100093c8:	881b      	ldrh	r3, [r3, #0]
100093ca:	1c19      	adds	r1, r3, #0
100093cc:	4b28      	ldr	r3, [pc, #160]	; (10009470 <VADC0_C0_0_IRQHandler+0xf0>)
100093ce:	881b      	ldrh	r3, [r3, #0]
100093d0:	1c1a      	adds	r2, r3, #0
100093d2:	1c13      	adds	r3, r2, #0
100093d4:	005b      	lsls	r3, r3, #1
100093d6:	189b      	adds	r3, r3, r2
100093d8:	18cb      	adds	r3, r1, r3
100093da:	2b00      	cmp	r3, #0
100093dc:	da00      	bge.n	100093e0 <VADC0_C0_0_IRQHandler+0x60>
100093de:	3303      	adds	r3, #3
100093e0:	109b      	asrs	r3, r3, #2
100093e2:	b29a      	uxth	r2, r3
100093e4:	4b22      	ldr	r3, [pc, #136]	; (10009470 <VADC0_C0_0_IRQHandler+0xf0>)
100093e6:	801a      	strh	r2, [r3, #0]
        resultC = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_ww);
100093e8:	4b22      	ldr	r3, [pc, #136]	; (10009474 <VADC0_C0_0_IRQHandler+0xf4>)
100093ea:	1c18      	adds	r0, r3, #0
100093ec:	f7fe f8ae 	bl	1000754c <ADC_MEASUREMENT_ADV_GetResult>
100093f0:	1c03      	adds	r3, r0, #0
100093f2:	1c1a      	adds	r2, r3, #0
100093f4:	4b20      	ldr	r3, [pc, #128]	; (10009478 <VADC0_C0_0_IRQHandler+0xf8>)
100093f6:	801a      	strh	r2, [r3, #0]
        resultCalt = (resultC + 3*resultCalt)/4;
100093f8:	4b1f      	ldr	r3, [pc, #124]	; (10009478 <VADC0_C0_0_IRQHandler+0xf8>)
100093fa:	881b      	ldrh	r3, [r3, #0]
100093fc:	1c19      	adds	r1, r3, #0
100093fe:	4b1f      	ldr	r3, [pc, #124]	; (1000947c <VADC0_C0_0_IRQHandler+0xfc>)
10009400:	881b      	ldrh	r3, [r3, #0]
10009402:	1c1a      	adds	r2, r3, #0
10009404:	1c13      	adds	r3, r2, #0
10009406:	005b      	lsls	r3, r3, #1
10009408:	189b      	adds	r3, r3, r2
1000940a:	18cb      	adds	r3, r1, r3
1000940c:	2b00      	cmp	r3, #0
1000940e:	da00      	bge.n	10009412 <VADC0_C0_0_IRQHandler+0x92>
10009410:	3303      	adds	r3, #3
10009412:	109b      	asrs	r3, r3, #2
10009414:	b29a      	uxth	r2, r3
10009416:	4b19      	ldr	r3, [pc, #100]	; (1000947c <VADC0_C0_0_IRQHandler+0xfc>)
10009418:	801a      	strh	r2, [r3, #0]
        resultD = ADC_MEASUREMENT_ADV_GetResult(&ADC_MEASUREMENT_ADV_0_xmc_I_cw);
1000941a:	4b19      	ldr	r3, [pc, #100]	; (10009480 <VADC0_C0_0_IRQHandler+0x100>)
1000941c:	1c18      	adds	r0, r3, #0
1000941e:	f7fe f895 	bl	1000754c <ADC_MEASUREMENT_ADV_GetResult>
10009422:	1c03      	adds	r3, r0, #0
10009424:	1c1a      	adds	r2, r3, #0
10009426:	4b17      	ldr	r3, [pc, #92]	; (10009484 <VADC0_C0_0_IRQHandler+0x104>)
10009428:	801a      	strh	r2, [r3, #0]
        resultDalt = (resultD + 3*resultDalt)/4;
1000942a:	4b16      	ldr	r3, [pc, #88]	; (10009484 <VADC0_C0_0_IRQHandler+0x104>)
1000942c:	881b      	ldrh	r3, [r3, #0]
1000942e:	1c19      	adds	r1, r3, #0
10009430:	4b15      	ldr	r3, [pc, #84]	; (10009488 <VADC0_C0_0_IRQHandler+0x108>)
10009432:	881b      	ldrh	r3, [r3, #0]
10009434:	1c1a      	adds	r2, r3, #0
10009436:	1c13      	adds	r3, r2, #0
10009438:	005b      	lsls	r3, r3, #1
1000943a:	189b      	adds	r3, r3, r2
1000943c:	18cb      	adds	r3, r1, r3
1000943e:	2b00      	cmp	r3, #0
10009440:	da00      	bge.n	10009444 <VADC0_C0_0_IRQHandler+0xc4>
10009442:	3303      	adds	r3, #3
10009444:	109b      	asrs	r3, r3, #2
10009446:	b29a      	uxth	r2, r3
10009448:	4b0f      	ldr	r3, [pc, #60]	; (10009488 <VADC0_C0_0_IRQHandler+0x108>)
1000944a:	801a      	strh	r2, [r3, #0]
        adc_ready=adc_ready + 1;
1000944c:	4b0f      	ldr	r3, [pc, #60]	; (1000948c <VADC0_C0_0_IRQHandler+0x10c>)
1000944e:	881b      	ldrh	r3, [r3, #0]
10009450:	3301      	adds	r3, #1
10009452:	b29a      	uxth	r2, r3
10009454:	4b0d      	ldr	r3, [pc, #52]	; (1000948c <VADC0_C0_0_IRQHandler+0x10c>)
10009456:	801a      	strh	r2, [r3, #0]
        //Start the next round of conversion
      //  ADC_MEASUREMENT_ADV_SoftwareTrigger(&ADC_MEASUREMENT_ADV_0);
  }
10009458:	46bd      	mov	sp, r7
1000945a:	bd80      	pop	{r7, pc}
1000945c:	10009700 	.word	0x10009700
10009460:	200008b6 	.word	0x200008b6
10009464:	200007c4 	.word	0x200007c4
10009468:	100096c0 	.word	0x100096c0
1000946c:	20000548 	.word	0x20000548
10009470:	200008a2 	.word	0x200008a2
10009474:	100096e0 	.word	0x100096e0
10009478:	2000085e 	.word	0x2000085e
1000947c:	20000906 	.word	0x20000906
10009480:	10009720 	.word	0x10009720
10009484:	200008bc 	.word	0x200008bc
10009488:	20000766 	.word	0x20000766
1000948c:	200008fa 	.word	0x200008fa

10009490 <__libc_init_array>:
10009490:	4b0e      	ldr	r3, [pc, #56]	; (100094cc <__libc_init_array+0x3c>)
10009492:	b570      	push	{r4, r5, r6, lr}
10009494:	2500      	movs	r5, #0
10009496:	1c1e      	adds	r6, r3, #0
10009498:	4c0d      	ldr	r4, [pc, #52]	; (100094d0 <__libc_init_array+0x40>)
1000949a:	1ae4      	subs	r4, r4, r3
1000949c:	10a4      	asrs	r4, r4, #2
1000949e:	42a5      	cmp	r5, r4
100094a0:	d004      	beq.n	100094ac <__libc_init_array+0x1c>
100094a2:	00ab      	lsls	r3, r5, #2
100094a4:	58f3      	ldr	r3, [r6, r3]
100094a6:	4798      	blx	r3
100094a8:	3501      	adds	r5, #1
100094aa:	e7f8      	b.n	1000949e <__libc_init_array+0xe>
100094ac:	f7fa fa90 	bl	100039d0 <_init>
100094b0:	4b08      	ldr	r3, [pc, #32]	; (100094d4 <__libc_init_array+0x44>)
100094b2:	2500      	movs	r5, #0
100094b4:	1c1e      	adds	r6, r3, #0
100094b6:	4c08      	ldr	r4, [pc, #32]	; (100094d8 <__libc_init_array+0x48>)
100094b8:	1ae4      	subs	r4, r4, r3
100094ba:	10a4      	asrs	r4, r4, #2
100094bc:	42a5      	cmp	r5, r4
100094be:	d004      	beq.n	100094ca <__libc_init_array+0x3a>
100094c0:	00ab      	lsls	r3, r5, #2
100094c2:	58f3      	ldr	r3, [r6, r3]
100094c4:	4798      	blx	r3
100094c6:	3501      	adds	r5, #1
100094c8:	e7f8      	b.n	100094bc <__libc_init_array+0x2c>
100094ca:	bd70      	pop	{r4, r5, r6, pc}
100094cc:	20000764 	.word	0x20000764
100094d0:	20000764 	.word	0x20000764
100094d4:	20000764 	.word	0x20000764
100094d8:	20000764 	.word	0x20000764
100094dc:	10002052 	.word	0x10002052
100094e0:	10002002 	.word	0x10002002
100094e4:	10002010 	.word	0x10002010
100094e8:	1000201e 	.word	0x1000201e
100094ec:	1000202e 	.word	0x1000202e
100094f0:	10002040 	.word	0x10002040

100094f4 <g_xmc_vadc_group_array>:
100094f4:	48030400 48030800                       ...H...H

100094fc <UART_0_channel_config>:
100094fc:	00004b00 10010808 00000000              .K..........

10009508 <UART_0_tx_pin_config>:
10009508:	000000b0 00000001                       ........

10009510 <UART_0_tx_pin>:
10009510:	40040100 00000001 10009508              ...@........

1000951c <UART_0_config>:
1000951c:	100094fc 100041e5 10009371 10009379     .....A..q...y...
	...
10009540:	10009510 04000000 00000304              ............

1000954c <UART_0_rx_pin_config>:
1000954c:	00000000 00000001                       ........

10009554 <UART_1_channel_config>:
10009554:	00004b00 10010808 00000000              .K..........

10009560 <UART_1_tx_pin_config>:
10009560:	000000b8 00000001                       ........

10009568 <UART_1_tx_pin>:
10009568:	40040000 00000006 10009560              ...@....`...

10009574 <UART_1_config>:
10009574:	10009554 1000430d 10009361 10009369     T....C..a...i...
	...
10009598:	10009568 04000000 00000404              h...........

100095a4 <UART_1_rx_pin_config>:
100095a4:	00000000 00000001                       ........

100095ac <INTERRUPT_0>:
100095ac:	0001030f                                ....

100095b0 <INTERRUPT_1>:
100095b0:	00000300                                ....

100095b4 <group_init_handle0>:
	...

100095c8 <group_init_handle1>:
	...

100095dc <global_config>:
	...
100095f4:	100059a2 10005952 1000595e 1000598e     .Y..RY..^Y...Y..
10009604:	100059a2 10005958 1000597e 10005984     .Y..XY..~Y...Y..
10009614:	10005998                                .Y..

10009618 <E_EEPROM_XMC1_block_Config>:
10009618:	00000001 00000010 00000002 00000010     ................
10009628:	00000003 00000020 00000004 00000010     .... ...........
10009638:	00000005 00000010 00000006 00000010     ................

10009648 <xmc_int_tcs>:
10009648:	40040200 00000000 00000000 00000002     ...@............

10009658 <xmc_int_bmc>:
10009658:	40040200 00000000 00000000 00000007     ...@............

10009668 <xmc_lin_en>:
10009668:	40040000 00000080 00010000 00000000     ...@............

10009678 <xmc_sel_gain>:
10009678:	40040000 00000080 00010000 0000000c     ...@............

10009688 <VCC_LED_shtdwn>:
10009688:	40040000 00000000 00000000 0000000d     ...@............
10009698:	00000100 00010000 00000000              ............

100096a4 <group_ptrs>:
100096a4:	48030400 48030800                       ...H...H

100096ac <ADC_MEASUREMENT_ADV_0_xmc_ntc_ch_config>:
100096ac:	002b0000 00000000 00000000 0000ff01     ..+.............

100096bc <ADC_MEASUREMENT_ADV_0_xmc_ntc_res_config>:
100096bc:	00000000                                ....

100096c0 <ADC_MEASUREMENT_ADV_0_xmc_ntc_handle>:
100096c0:	100096ac 100096bc 00000000              ............

100096cc <ADC_MEASUREMENT_ADV_0_xmc_I_ww_ch_config>:
100096cc:	002c0000 00000000 00000000 00000201     ..,.............

100096dc <ADC_MEASUREMENT_ADV_0_xmc_I_ww_res_config>:
100096dc:	00000000                                ....

100096e0 <ADC_MEASUREMENT_ADV_0_xmc_I_ww_handle>:
100096e0:	100096cc 100096dc 00000100              ............

100096ec <ADC_MEASUREMENT_ADV_0_xmc_U_in_ch_config>:
100096ec:	002d0000 00000000 00000000 0000ff01     ..-.............

100096fc <ADC_MEASUREMENT_ADV_0_xmc_U_in_res_config>:
100096fc:	00000000                                ....

10009700 <ADC_MEASUREMENT_ADV_0_xmc_U_in_handle>:
10009700:	100096ec 100096fc 00000300              ............

1000970c <ADC_MEASUREMENT_ADV_0_xmc_I_cw_ch_config>:
1000970c:	002a0000 00000000 00000000 0000ff01     ..*.............

1000971c <ADC_MEASUREMENT_ADV_0_xmc_I_cw_res_config>:
1000971c:	80000000                                ....

10009720 <ADC_MEASUREMENT_ADV_0_xmc_I_cw_handle>:
10009720:	1000970c 1000971c 00000400              ............

1000972c <ADC_MEASUREMENT_ADV_0_queue_config>:
	...

10009738 <ADC_MEASUREMENT_ADV_0_queue_handle>:
	...
10009744:	00000015 1000972c 00000001              ....,.......

10009750 <ADC_MEASUREMENT_ADV_0_xmc_ntc_queue_entry_0>:
10009750:	000000a0                                ....

10009754 <ADC_MEASUREMENT_ADV_0_xmc_I_ww_queue_entry_1>:
10009754:	00000021                                !...

10009758 <ADC_MEASUREMENT_ADV_0_xmc_U_in_queue_entry_2>:
10009758:	00000023                                #...

1000975c <ADC_MEASUREMENT_ADV_0_xmc_I_cw_queue_entry_3>:
1000975c:	00000024                                $...

10009760 <ADC_MEASUREMENT_ADV_0>:
10009760:	20000750 20000740 10007315 10009738     P.. @.. .s..8...
10009770:	20000760 04040003 00000001 10008d48     `.. ........H...
10009780:	100084cc 10008668 1000931a 10008b48     ....h.......H...
10009790:	10008c16 100089a0 1000931a 1000931a     ................
100097a0:	100087a8 1000931a 1000931a 1000931a     ................
100097b0:	1000931a 10007eba 10007ed6 1000931a     .....~...~......
100097c0:	1000931a 1000931a 10007ef2 10007f46     .........~..F...
100097d0:	1000806e 100080c6 10007f92 10008162     n...........b...
100097e0:	10008272 1000835c 100082c4 10007e9e     r...\........~..
100097f0:	100083f0 1000845e 10007fae 1000800e     ....^...........

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veneer>:
    
    .align 1
    
    .globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <BCCU0_0_Veneer+0x4>)
    MOV PC,R0
2000000e:	4687      	mov	pc, r0
	...

2000002c <SVC_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <BCCU0_0_Veneer+0x8>)
    MOV PC,R0
2000002e:	4687      	mov	pc, r0
	...

20000038 <PendSV_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <BCCU0_0_Veneer+0xc>)
    MOV PC,R0
2000003a:	4687      	mov	pc, r0

2000003c <SysTick_Veneer>:
/* ======================================================================== */
    .globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <BCCU0_0_Veneer+0x10>)
    MOV PC,R0
2000003e:	4687      	mov	pc, r0

20000040 <SCU_0_Veneer>:
/* ======================================================================== */
    .globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <BCCU0_0_Veneer+0x14>)
    MOV PC,R0
20000042:	4687      	mov	pc, r0

20000044 <SCU_1_Veneer>:
/* ======================================================================== */
    .globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <BCCU0_0_Veneer+0x18>)
    MOV PC,R0
20000046:	4687      	mov	pc, r0

20000048 <SCU_2_Veneer>:
/* ======================================================================== */
    .globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <BCCU0_0_Veneer+0x1c>)
    MOV PC,R0
2000004a:	4687      	mov	pc, r0

2000004c <SCU_3_Veneer>:
/* ======================================================================== */
    .globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <BCCU0_0_Veneer+0x20>)
    MOV PC,R0
2000004e:	4687      	mov	pc, r0

20000050 <SCU_4_Veneer>:
/* ======================================================================== */
    .globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <BCCU0_0_Veneer+0x24>)
    MOV PC,R0
20000052:	4687      	mov	pc, r0

20000054 <SCU_5_Veneer>:
/* ======================================================================== */
    .globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <BCCU0_0_Veneer+0x28>)
    MOV PC,R0
20000056:	4687      	mov	pc, r0

20000058 <SCU_6_Veneer>:
/* ======================================================================== */
    .globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <BCCU0_0_Veneer+0x2c>)
    MOV PC,R0
2000005a:	4687      	mov	pc, r0

2000005c <MATH_Veneer>:
/* ======================================================================== */
    .globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
2000005c:	4823      	ldr	r0, [pc, #140]	; (200000ec <BCCU0_0_Veneer+0x30>)
    MOV PC,R0
2000005e:	4687      	mov	pc, r0
20000060:	00000000 	.word	0x00000000

20000064 <USIC0_0_Veneer>:
    .long 0
/* ======================================================================== */
    .globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
20000064:	4822      	ldr	r0, [pc, #136]	; (200000f0 <BCCU0_0_Veneer+0x34>)
    MOV PC,R0
20000066:	4687      	mov	pc, r0

20000068 <USIC0_1_Veneer>:
/* ======================================================================== */
    .globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
20000068:	4822      	ldr	r0, [pc, #136]	; (200000f4 <BCCU0_0_Veneer+0x38>)
    MOV PC,R0
2000006a:	4687      	mov	pc, r0

2000006c <USIC0_2_Veneer>:
/* ======================================================================== */
    .globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
2000006c:	4822      	ldr	r0, [pc, #136]	; (200000f8 <BCCU0_0_Veneer+0x3c>)
    MOV PC,R0
2000006e:	4687      	mov	pc, r0

20000070 <USIC0_3_Veneer>:
/* ======================================================================== */
    .globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
20000070:	4822      	ldr	r0, [pc, #136]	; (200000fc <BCCU0_0_Veneer+0x40>)
    MOV PC,R0
20000072:	4687      	mov	pc, r0

20000074 <USIC0_4_Veneer>:
/* ======================================================================== */
    .globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000074:	4822      	ldr	r0, [pc, #136]	; (20000100 <BCCU0_0_Veneer+0x44>)
    MOV PC,R0
20000076:	4687      	mov	pc, r0

20000078 <USIC0_5_Veneer>:
/* ======================================================================== */
    .globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000078:	4822      	ldr	r0, [pc, #136]	; (20000104 <BCCU0_0_Veneer+0x48>)
    MOV PC,R0
2000007a:	4687      	mov	pc, r0

2000007c <VADC0_C0_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
2000007c:	4822      	ldr	r0, [pc, #136]	; (20000108 <BCCU0_0_Veneer+0x4c>)
    MOV PC,R0
2000007e:	4687      	mov	pc, r0

20000080 <VADC0_C0_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000080:	4822      	ldr	r0, [pc, #136]	; (2000010c <BCCU0_0_Veneer+0x50>)
    MOV PC,R0
20000082:	4687      	mov	pc, r0

20000084 <VADC0_G0_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000084:	4822      	ldr	r0, [pc, #136]	; (20000110 <BCCU0_0_Veneer+0x54>)
    MOV PC,R0
20000086:	4687      	mov	pc, r0

20000088 <VADC0_G0_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000088:	4822      	ldr	r0, [pc, #136]	; (20000114 <BCCU0_0_Veneer+0x58>)
    MOV PC,R0
2000008a:	4687      	mov	pc, r0

2000008c <VADC0_G1_0_Veneer>:
/* ======================================================================== */
    .globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
2000008c:	4822      	ldr	r0, [pc, #136]	; (20000118 <BCCU0_0_Veneer+0x5c>)
    MOV PC,R0
2000008e:	4687      	mov	pc, r0

20000090 <VADC0_G1_1_Veneer>:
/* ======================================================================== */
    .globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
20000090:	4822      	ldr	r0, [pc, #136]	; (2000011c <BCCU0_0_Veneer+0x60>)
    MOV PC,R0
20000092:	4687      	mov	pc, r0

20000094 <CCU40_0_Veneer>:
/* ======================================================================== */
    .globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000094:	4822      	ldr	r0, [pc, #136]	; (20000120 <BCCU0_0_Veneer+0x64>)
    MOV PC,R0
20000096:	4687      	mov	pc, r0

20000098 <CCU40_1_Veneer>:
/* ======================================================================== */
    .globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000098:	4822      	ldr	r0, [pc, #136]	; (20000124 <BCCU0_0_Veneer+0x68>)
    MOV PC,R0
2000009a:	4687      	mov	pc, r0

2000009c <CCU40_2_Veneer>:
/* ======================================================================== */
    .globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
2000009c:	4822      	ldr	r0, [pc, #136]	; (20000128 <BCCU0_0_Veneer+0x6c>)
    MOV PC,R0
2000009e:	4687      	mov	pc, r0

200000a0 <CCU40_3_Veneer>:
/* ======================================================================== */
    .globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
200000a0:	4822      	ldr	r0, [pc, #136]	; (2000012c <BCCU0_0_Veneer+0x70>)
    MOV PC,R0
200000a2:	4687      	mov	pc, r0

200000a4 <CCU80_0_Veneer>:
/* ======================================================================== */
    .globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
200000a4:	4822      	ldr	r0, [pc, #136]	; (20000130 <BCCU0_0_Veneer+0x74>)
    MOV PC,R0
200000a6:	4687      	mov	pc, r0

200000a8 <CCU80_1_Veneer>:
/* ======================================================================== */
    .globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
200000a8:	4822      	ldr	r0, [pc, #136]	; (20000134 <BCCU0_0_Veneer+0x78>)
    MOV PC,R0
200000aa:	4687      	mov	pc, r0

200000ac <POSIF0_0_Veneer>:
/* ======================================================================== */
    .globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
200000ac:	4822      	ldr	r0, [pc, #136]	; (20000138 <BCCU0_0_Veneer+0x7c>)
    MOV PC,R0
200000ae:	4687      	mov	pc, r0

200000b0 <POSIF0_1_Veneer>:
/* ======================================================================== */
    .globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
200000b0:	4822      	ldr	r0, [pc, #136]	; (2000013c <BCCU0_0_Veneer+0x80>)
    MOV PC,R0
200000b2:	4687      	mov	pc, r0
	...

200000bc <BCCU0_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
200000bc:	4820      	ldr	r0, [pc, #128]	; (20000140 <BCCU0_0_Veneer+0x84>)
    MOV PC,R0
200000be:	4687      	mov	pc, r0
    
    .align 1
    
    .globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
200000c0:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
200000c4:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
200000c8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
200000cc:	10004879 	.word	0x10004879
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
200000d0:	10001229 	.word	0x10001229
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
200000d4:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
200000d8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
200000dc:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
200000e0:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
200000e4:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
200000e8:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
200000ec:	10001099 	.word	0x10001099
    MOV PC,R0
    .long 0
/* ======================================================================== */
    .globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
200000f0:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
200000f4:	100042f9 	.word	0x100042f9
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
200000f8:	10004409 	.word	0x10004409
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
200000fc:	100042e5 	.word	0x100042e5
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000100:	100043f5 	.word	0x100043f5
    MOV PC,R0
/* ======================================================================== */
    .globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000104:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
20000108:	10009381 	.word	0x10009381
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
2000010c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000110:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000114:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
20000118:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
2000011c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000120:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000124:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
20000128:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
2000012c:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
20000130:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
20000134:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
20000138:	10001099 	.word	0x10001099
    MOV PC,R0
/* ======================================================================== */
    .globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
2000013c:	10001099 	.word	0x10001099
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
20000140:	10001099 	.word	0x10001099
