// Seed: 3862814025
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  output wire id_29;
  output wire id_28;
  output wire id_27;
  inout reg id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  assign module_1.id_8 = 0;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout reg id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_30 = -1;
  assign id_24 = id_17;
  always @(posedge -1) begin : LABEL_0
    id_8 <= -1'b0;
    $signed(11);
    ;
    id_26 = id_5;
  end
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input tri1 id_2,
    input wor id_3,
    input tri0 id_4
    , id_10,
    input uwire id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wire id_8
);
  assign id_10 = id_10;
  wire id_11;
  always @(posedge 1 == 1) id_10 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_11,
      id_11
  );
  logic id_12;
endmodule
