*----------------------------------------------------------------------------------------
*	Innovus 18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Aug-08 08:40:25 (2021-Aug-08 07:40:25 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: SIGNALS_VDDL_128_16_4
*
*	Liberty Libraries used: 
*	        default_emulate_view: /usr/local/cadence/kits/tsmc/180n_FORTE/PDK_v02_1.6b_2021/tsmc_libraries/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a//tcb018gbwp7ttc.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:        1.8 
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile ../reports/SIGNALS_VDDL_128_16_4/SIGNALS_VDDL_128_16_4_innovus_power.rep
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.08282348 	   11.8247%
Total Switching Power:       0.61760014 	   88.1749%
Total Leakage Power:         0.00000242 	    0.0003%
Total Power:                 0.70042604 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.06337     0.06847   1.261e-06      0.1318       18.82 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                    0.01946      0.5491   1.162e-06      0.5686       81.18 
Clock (Combinational)                  0           0           0           0           0 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                            0.08282      0.6176   2.423e-06      0.7004         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8    0.08282      0.6176   2.423e-06      0.7004         100 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:               U7_g5__8780 (BUFTD8BWP7T):           0.1357 
*                Highest Leakage Power:               U7_g5__8780 (BUFTD8BWP7T):        2.236e-07 
*          Total Cap:      1.90618e-11 F
*          Total instances in design:    23
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

