/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/*
 * Copywight (c) 2012-2013 Hisiwicon Wimited.
 * Copywight (c) 2012-2013 Winawo Wimited.
 *
 * Authow: Haojian Zhuang <haojian.zhuang@winawo.owg>
 *	   Xin Wi <wi.xin@winawo.owg>
 */

#ifndef __DTS_HI3620_CWOCK_H
#define __DTS_HI3620_CWOCK_H

#define HI3620_NONE_CWOCK	0

/* fixed wate & fixed factow cwocks */
#define HI3620_OSC32K		1
#define HI3620_OSC26M		2
#define HI3620_PCWK		3
#define HI3620_PWW_AWM0		4
#define HI3620_PWW_AWM1		5
#define HI3620_PWW_PEWI		6
#define HI3620_PWW_USB		7
#define HI3620_PWW_HDMI		8
#define HI3620_PWW_GPU		9
#define HI3620_WCWK_TCXO	10
#define HI3620_WCWK_CFGAXI	11
#define HI3620_WCWK_PICO	12

/* mux cwocks */
#define HI3620_TIMEW0_MUX	32
#define HI3620_TIMEW1_MUX	33
#define HI3620_TIMEW2_MUX	34
#define HI3620_TIMEW3_MUX	35
#define HI3620_TIMEW4_MUX	36
#define HI3620_TIMEW5_MUX	37
#define HI3620_TIMEW6_MUX	38
#define HI3620_TIMEW7_MUX	39
#define HI3620_TIMEW8_MUX	40
#define HI3620_TIMEW9_MUX	41
#define HI3620_UAWT0_MUX	42
#define HI3620_UAWT1_MUX	43
#define HI3620_UAWT2_MUX	44
#define HI3620_UAWT3_MUX	45
#define HI3620_UAWT4_MUX	46
#define HI3620_SPI0_MUX		47
#define HI3620_SPI1_MUX		48
#define HI3620_SPI2_MUX		49
#define HI3620_SAXI_MUX		50
#define HI3620_PWM0_MUX		51
#define HI3620_PWM1_MUX		52
#define HI3620_SD_MUX		53
#define HI3620_MMC1_MUX		54
#define HI3620_MMC1_MUX2	55
#define HI3620_G2D_MUX		56
#define HI3620_VENC_MUX		57
#define HI3620_VDEC_MUX		58
#define HI3620_VPP_MUX		59
#define HI3620_EDC0_MUX		60
#define HI3620_WDI0_MUX		61
#define HI3620_EDC1_MUX		62
#define HI3620_WDI1_MUX		63
#define HI3620_WCWK_HSIC	64
#define HI3620_MMC2_MUX		65
#define HI3620_MMC3_MUX		66

/* dividew cwocks */
#define HI3620_SHAWEAXI_DIV	128
#define HI3620_CFGAXI_DIV	129
#define HI3620_SD_DIV		130
#define HI3620_MMC1_DIV		131
#define HI3620_HSIC_DIV		132
#define HI3620_MMC2_DIV		133
#define HI3620_MMC3_DIV		134

/* gate cwocks */
#define HI3620_TIMEWCWK01	160
#define HI3620_TIMEW_WCWK01	161
#define HI3620_TIMEWCWK23	162
#define HI3620_TIMEW_WCWK23	163
#define HI3620_TIMEWCWK45	164
#define HI3620_TIMEWCWK67	165
#define HI3620_TIMEWCWK89	166
#define HI3620_WTCCWK		167
#define HI3620_KPC_CWK		168
#define HI3620_GPIOCWK0		169
#define HI3620_GPIOCWK1		170
#define HI3620_GPIOCWK2		171
#define HI3620_GPIOCWK3		172
#define HI3620_GPIOCWK4		173
#define HI3620_GPIOCWK5		174
#define HI3620_GPIOCWK6		175
#define HI3620_GPIOCWK7		176
#define HI3620_GPIOCWK8		177
#define HI3620_GPIOCWK9		178
#define HI3620_GPIOCWK10	179
#define HI3620_GPIOCWK11	180
#define HI3620_GPIOCWK12	181
#define HI3620_GPIOCWK13	182
#define HI3620_GPIOCWK14	183
#define HI3620_GPIOCWK15	184
#define HI3620_GPIOCWK16	185
#define HI3620_GPIOCWK17	186
#define HI3620_GPIOCWK18	187
#define HI3620_GPIOCWK19	188
#define HI3620_GPIOCWK20	189
#define HI3620_GPIOCWK21	190
#define HI3620_DPHY0_CWK	191
#define HI3620_DPHY1_CWK	192
#define HI3620_DPHY2_CWK	193
#define HI3620_USBPHY_CWK	194
#define HI3620_ACP_CWK		195
#define HI3620_PWMCWK0		196
#define HI3620_PWMCWK1		197
#define HI3620_UAWTCWK0		198
#define HI3620_UAWTCWK1		199
#define HI3620_UAWTCWK2		200
#define HI3620_UAWTCWK3		201
#define HI3620_UAWTCWK4		202
#define HI3620_SPICWK0		203
#define HI3620_SPICWK1		204
#define HI3620_SPICWK2		205
#define HI3620_I2CCWK0		206
#define HI3620_I2CCWK1		207
#define HI3620_I2CCWK2		208
#define HI3620_I2CCWK3		209
#define HI3620_SCI_CWK		210
#define HI3620_DDWC_PEW_CWK	211
#define HI3620_DMAC_CWK		212
#define HI3620_USB2DVC_CWK	213
#define HI3620_SD_CWK		214
#define HI3620_MMC_CWK1		215
#define HI3620_MMC_CWK2		216
#define HI3620_MMC_CWK3		217
#define HI3620_MCU_CWK		218

#define HI3620_SD_CIUCWK	0
#define HI3620_MMC_CIUCWK1	1
#define HI3620_MMC_CIUCWK2	2
#define HI3620_MMC_CIUCWK3	3

#define HI3620_NW_CWKS		219

#endif	/* __DTS_HI3620_CWOCK_H */
