strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc092ca6b10>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092ca60d0>",
		fillcolor=cadetblue,
		label="18:BS
pos = 3'b101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092ca60d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"17:CA" -> "18:BS"	[cond="[]",
		lineno=None];
	"7:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fc092cc6190>",
		fillcolor=linen,
		label="7:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"7:CS" -> "17:CA"	[cond="['in', 'in', 'in']",
		label="{ in[2] & ~in[1] & in[0] }",
		lineno=7];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc092cbd510>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "14:CA"	[cond="['in', 'in', 'in']",
		label="{ in[2] & ~in[1] & in[0] }",
		lineno=7];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc092c4eed0>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "10:CA"	[cond="['in', 'in', 'in']",
		label="{ in[2] & ~in[1] & in[0] }",
		lineno=7];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc092d20210>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "21:CA"	[cond="['in', 'in', 'in']",
		label="{ in[2] & ~in[1] & in[0] }",
		lineno=7];
	"8:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc092ca3410>",
		fillcolor=lightcyan,
		label="8:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "8:CA"	[cond="['in', 'in', 'in']",
		label="{ in[2] & ~in[1] & in[0] }",
		lineno=7];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc092cb1190>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "12:CA"	[cond="['in', 'in', 'in']",
		label="{ in[2] & ~in[1] & in[0] }",
		lineno=7];
	"19:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc092ca6590>",
		fillcolor=lightcyan,
		label="19:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "19:CA"	[cond="['in', 'in', 'in']",
		label="{ in[2] & ~in[1] & in[0] }",
		lineno=7];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc092cc6550>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "23:CA"	[cond="['in', 'in', 'in']",
		label="{ in[2] & ~in[1] & in[0] }",
		lineno=7];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092ca6790>",
		fillcolor=cadetblue,
		label="15:BS
pos = 3'b110;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092ca6790>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "15:BS"	[cond="[]",
		lineno=None];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"18:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fc092d35110>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:CS"	[cond="[]",
		lineno=None];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092c4e510>",
		fillcolor=cadetblue,
		label="11:BS
pos = 3'b001;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092c4e510>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"22:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092d208d0>",
		fillcolor=cadetblue,
		label="22:BS
pos = 3'b000;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092d208d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"22:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"20:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092d20990>",
		fillcolor=cadetblue,
		label="20:BS
pos = 3'b010;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092d20990>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"23:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092918510>",
		fillcolor=cadetblue,
		label="23:BS
pos = 3'bxxx;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092918510>]",
		style=filled,
		typ=BlockingSubstitution];
	"23:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092ca38d0>",
		fillcolor=cadetblue,
		label="9:BS
pos = 3'b010;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092ca38d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"21:CA" -> "22:BS"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:CA" -> "9:BS"	[cond="[]",
		lineno=None];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092cb1090>",
		fillcolor=cadetblue,
		label="13:BS
pos = 3'b100;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc092cb1090>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"19:CA" -> "20:BS"	[cond="[]",
		lineno=None];
	"23:CA" -> "23:BS"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
