# 7 Segment Display Integration

**First Options:**

I considered including using a single 7-segment display or a 4-digit setup. However, I quickly realized that using discrete components required too many GPIO pins and wires, even for just one digit. The 4-digit version was not only cumbersome in wiring but also physically large, taking up too much space on the breadboard.

Single 7 Segment Display    |   Discrete 4 Segment Display Module    |   
---   |   ------  |   
|  <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/a/ad/Seven_segment_02_Pengo.jpg/1200px-Seven_segment_02_Pengo.jpg" width=50% height=50%  align="center">    |       <img src="https://th.bing.com/th/id/R.ac22dd04ad6e7eb510ce287559875460?rik=%2bCA6lJZuqa%2fEBQ&riu=http%3a%2f%2fwww.circuitbasics.com%2fwp-content%2fuploads%2f2017%2f05%2fArduino-7-Segment-Tutorial-4-Digit-Display-2.jpg&ehk=4fvTFN3nOIIEPcJOoaJg7H8QD8KAbkDyT3oOpKBoguI%3d&risl=&pid=ImgRaw&r=0" width=75% height=75%  align="center">     |   
   
**Second Option:**

I then considered using an Arduino-style shield like this one, which is compact and integrates four 7-segment displays. However, it operates at 5V, which raised concerns since the FPGA Iâ€™m using requires 3.3V logic levels. 


| Arduino Shield | Resources |
|--------------------------|------------------------------------|
| <img src="https://store.arrowdot.io/wp-content/uploads/2021/09/Multi-functional-Expansion.jpg" width="300"> | â€¢ <a href="https://github.com/EdwinMarteZorrilla/ModelSim_FPGA/blob/main/4.%20Github%20Resources/2.%20multifunctionshield/multi_function_board_schematic.pdf" target="_blank">Board Schematic (PDF)</a><br>â€¢ <a href="https://github.com/EdwinMarteZorrilla/ModelSim_FPGA/tree/main/4.%20Github%20Resources/2.%20multifunctionshield" target="_blank">Shield Repository and Examples</a><br>â€¢ <a href="https://github.com/EdwinMarteZorrilla/ModelSim_FPGA/tree/main/4.%20Github%20Resources/3.%20MFShield/examples" target="_blank">Another Repository with Examples</a> |

**Third Option:**

The last option I velauated was using this 4-digit display module (below), which is controlled through only four pins and uses the TM1637 driver. Itâ€™s a compact, efficient solution compatible with 3.3V logic, making it ideal for FPGA-based designs. 

| Arduino Shield | Resources |
|--------------------------|------------------------------------|
| <img src="https://github.com/user-attachments/assets/128e4307-4254-4268-b928-04369fe2f766" width="100" /> | â€¢ <a href="https://github.com/avishorp/TM1637/tree/master" target="_blank">Github Library</a><br>â€¢ <a href="https://gannochenko.dev/blog/tm1637-led-driver-meets-arduino-detailed-explanation" target="_blank">Explanation and example</a><br>â€¢ <a href="https://github.com/revolunet/tm1637/blob/master/datasheet-en.pdf" target="_blank">TM1637 Datasheet</a> |

This circuit behaves like an IÂ²C device and requires adherence to a specific communication protocol to function properly. Internally, it includes two pull-up resistors, so the pins connected to the DIO and CLK lines must actively drive the signals low (to ground) when needed and remain configured as inputs otherwise.

 <img src="https://github.com/user-attachments/assets/9b574a66-7917-4fe8-8401-6fce9253934f" width=75% />

For testing in VHDL, I created several modules, starting with a basic shifter. This module takes an 8-bit input and shifts out one bit at a time by controlling the DIO and CLK lines, allowing the output to behave according to the datasheet specifications. The module initially had an 8-bit data input port and a load pin. Its outputs included the CLK and DIO signals, and I also added a finish signal pin.

 <img src="https://github.com/user-attachments/assets/d2fc0824-b88f-4ccf-8209-050f8b05f054" width=35% />

I based this design on an example from the Arduino library resources written in C. Afterward, I integrated the shifter into a finite state machine (FSM) to initialize the data in a manner similar to the Arduino library.

 <img src="https://github.com/user-attachments/assets/2fb88a96-3583-4b43-b824-89467c214b6d" width=75% />

<details>

<summary>Code for the Shifter</summary>

This VHDL module implements a serial shift register designed to send out 8-bit data one bit at a time through a bidirectional data line (dio) synchronized with a clock output (clk_out). At its core, the design uses a clock divider process to generate a slower internal clock tick (clk_tick) from a faster system clock (clk). This clock tick acts as the timing reference for the shift operations, allowing the data bits to be shifted out at precise intervals. The clock divider counts system clock cycles up to a defined threshold (CLK_DIV_COUNT), then toggles the clk_tick signal, effectively slowing down the shifting speed to match the protocol requirements.

The second major block handles the shifting logic itself, which is triggered on the rising edge of the slower clk_tick. When the load input signal transitions from low to high, the input 8-bit data is loaded into the internal shift register, and the module begins shifting the data bit-by-bit. Each clk_tick causes the shift register to move its bits left, outputting the most significant bit on the dio pin while incrementing a counter to track how many bits have been sent. Once all 8 bits have been shifted out, the module sets the done flag to indicate completion and stops shifting. The bidirectional output pins are carefully controlled: when shifting, the dio pin drives a low ('0') if the current bit is zero, otherwise it releases to high impedance ('Z'), mimicking open-drain behavior typical in I2C-like protocols. Similarly, the clk_out pin is driven low or released based on the clk_tick signal, coordinating timing with the data output.
```
   library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity ShiftRegisterSerial is
    Port (
        clk      : in  STD_LOGIC;                     -- System clock (e.g., 10 MHz)
        reset    : in  STD_LOGIC;                     -- Asynchronous reset
        load     : in  STD_LOGIC;                     -- Load signal
        data     : in  STD_LOGIC_VECTOR(7 downto 0);  -- 8-bit data input
        dio      : inout STD_LOGIC;                   -- Bidirectional serial output
        clk_out  : inout STD_LOGIC;                   -- Bidirectional shift clock
        done     : out STD_LOGIC                      -- Done flag
    );
end ShiftRegisterSerial;

architecture Behavioral of ShiftRegisterSerial is
    signal shift_reg : STD_LOGIC_VECTOR(7 downto 0) := (others => '0');
    signal bit_count : INTEGER range 0 to 8 := 0;
    signal shifting  : STD_LOGIC := '0';

    signal clk_div   : INTEGER := 0;
    signal clk_tick  : STD_LOGIC := '0';
	--signal data : STD_LOGIC_VECTOR(7 downto 0) := x"CA";
	signal prev_load         : STD_LOGIC := '0';
	signal shift_in_progress : STD_LOGIC := '0';

    --constant CLK_FREQ      : INTEGER := 10000000;      -- 10 MHz
	-- For Simulation
	constant CLK_FREQ      : INTEGER := 10;      -- 10 MHz   
    constant CLK_DIV_COUNT : INTEGER := CLK_FREQ / 5; -- 100 us
	
	--For deployment
	--constant CLK_FREQ      : INTEGER := 100000000;      -- 10 MHz--   
    --constant CLK_DIV_COUNT : INTEGER := CLK_FREQ / 100; -- 1 us
	
	
begin

    -- Clock divider: generates clk_tick every 100 us
    process(clk, reset)
    begin
        if reset = '1' then
            clk_div  <= 0;
            clk_tick <= '0';
        elsif rising_edge(clk) then
            if clk_div >= (CLK_DIV_COUNT / 2) then
                clk_div  <= 0;
                clk_tick <= not clk_tick;
            else
                clk_div <= clk_div + 1;
            end if;
        end if;
    end process;

    -- Shift logic on clk_tick rising edge
    -- Shifting and load control logic
    process(clk_tick, reset)
    begin
        if reset = '1' then
            shift_reg         <= (others => '0');
            bit_count         <= 0;
            shifting          <= '0';
            shift_in_progress <= '0';
            done              <= '0';
            prev_load         <= '0';

        elsif rising_edge(clk_tick) then

            -- Rising edge of load
            if load = '1' and prev_load = '0' then
                shift_reg         <= data;
                bit_count         <= 0;
                shifting          <= '1';
                shift_in_progress <= '1';
                done              <= '0';
            end if;

            -- Perform shifting if active
            if shifting = '1' then
                shift_reg <= shift_reg(6 downto 0) & '0';  -- Left shift
                bit_count <= bit_count + 1;

                if bit_count = 7 then
                    shifting          <= '0';
                    shift_in_progress <= '0';
                    done              <= '1';
                end if;
            end if;

            -- Update load tracking
            prev_load <= load;
        end if;
    end process;

    -- Bidirectional Output Logic: Drive '0' or release to 'Z' for '1'
	--dio <= shift_reg(7) when shifting = '1' else 'Z';
    dio <= '0' when shifting = '1' and shift_reg(7) = '0' else 'Z';
    clk_out <= '0' when clk_tick = '0' else 'Z';

end Behavioral;
```

</details>

Files:
* [shiftingonly.vhd](https://github.com/EdwinMarteZorrilla/ModelSim_FPGA/blob/main/7%20I2C%207%20Segment/shiftingonly.vhd)
* [shiftingonly_tb.vhd](https://github.com/EdwinMarteZorrilla/ModelSim_FPGA/blob/main/7%20I2C%207%20Segment/shiftingonly_tb.vhd)

**Simulation**
![image](https://github.com/user-attachments/assets/462301b8-3357-48e9-ac0e-9ebc0bee0ab9)

This image shows the input data being shifted out through the DIO pin every two clock cycles. Notice that the DIO and CLK pins go to high-impedance ("Z") state when they are expected to hold a high value, following the IÂ²C protocol behavior.

<details>

<summary>Code for the Testbench</summary>

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity ShiftRegisterSerial_tb is
end ShiftRegisterSerial_tb;

architecture behavior of ShiftRegisterSerial_tb is

    -- Component declaration
    component ShiftRegisterSerial
        Port (
            clk      : in  STD_LOGIC;
            reset    : in  STD_LOGIC;
            load     : in  STD_LOGIC;
            data     : in  STD_LOGIC_VECTOR(7 downto 0);
            dio      : inout STD_LOGIC;
            clk_out  : inout STD_LOGIC;
            done     : out STD_LOGIC
        );
    end component;

    -- Testbench signals
    signal clk     : STD_LOGIC := '0';
    signal reset   : STD_LOGIC := '0';
    signal load    : STD_LOGIC := '0';
    signal data    : STD_LOGIC_VECTOR(7 downto 0) := x"CA";  -- ðŸŸ¢ Set to hex CA
    signal dio     : STD_LOGIC;
    signal clk_out : STD_LOGIC;
    signal done    : STD_LOGIC;
	
	-- Simulated pull-ups
    --signal dio_bus     : STD_LOGIC;
    --signal clk_out_bus : STD_LOGIC;

    constant clk_period : time := 100 ns; -- 10 MHz

begin

  -- Simulated pull-ups (external bus driving '1' when undriven)
    --dio_bus <= dio when dio /= 'Z' else '1';
    --clk_out_bus <= clk_out when clk_out /= 'Z' else '1';

    -- Assign back to DUT ports
   -- dio <= dio_bus;
    --clk_out <= clk_out_bus;
	
	
    -- Instantiate the unit under test
    uut: ShiftRegisterSerial
        Port map (
            clk      => clk,
            reset    => reset,
            load     => load,
            data     => data,
            dio      => dio,
            clk_out  => clk_out,
            done     => done
        );

    -- Clock generation
    clk_process : process
    begin
        clk <= '0';
        wait for clk_period/2;
        clk <= '1';
        wait for clk_period/2;
    end process;

    -- Stimulus
    stim_proc: process
    begin
        -- Reset pulse
        reset <= '1';
        wait for 2 ns;
        reset <= '0';

        -- Load data
        wait for 2 ns;
        load <= '1';
		    report "LOAD asserted. Data = x""CA"" (11001010)";
		
		        -- Wait until done becomes 1
        wait until done = '1';
		

        -- Clear load
        load <= '0';
		 report "DONE received. LOAD deasserted.";

   report "Testbench finished.";
        wait; -- Wait forever

		
    end process;

end behavior;
```
</details>


**FSM Implementaion**

This VHDL module, FSM_Top, defines a finite state machine (FSM) that controls a serial shift register component for sending three consecutive 8-bit values (as test)  over a custom IÂ²C-like interface using two bidirectional lines: dio (data) and clk_out (clock). The design orchestrates communication using internal control signals and a sequence of states.

The FSM includes seven states: IDLE, SEND1, WAIT1, SEND2, WAIT2, SEND3, and WAIT3. In each SENDx state, a specific 8-bit value is loaded into the shift register (x"CA", x"B2", and x"3F" respectively). A single-cycle pulse is asserted on load_sig to trigger the transmission. The WAITx states monitor the done_sig from the shift register module, ensuring that the byte has been fully transmitted before progressing to the next state, this follows the Arduino TM1617 example.

Internally, the FSM keeps track of whether the load pulse has already been issued during a particular SENDx state using the load_pulse_issued flag, which prevents repeated loading within the same cycle. Once all three bytes have been sent and confirmed via done_sig, the FSM returns to the IDLE state and can repeat the sequence.

The shift register component (ShiftRegisterSerial) is instantiated within the architecture and is responsible for the actual bit-level communication, driven by the clk signal and synchronized using a clock divider in its own logic. The FSM acts as a high-level controller that sequences these data transmissions in a structured and predictable way. Below is a simulation and associated files.

**Simulation**
![image](https://github.com/EdwinMarteZorrilla/ModelSim_FPGA/blob/main/img/shift_fsm3.png)

Again, it can be observed that the outputs for DIO and CLK go to high-impedance (Z) when they are logically high. This behavior aligns with the IÂ²C-like protocol, where devices release the line instead of actively driving it high. By examining the transitions on the DIO line, we can verify that the bit patterns correspond correctly with the loaded values: x"CA", x"B2", and x"3F", confirming that the data is being shifted out as intended.

Files:
* [fsm_top.vhd](https://github.com/EdwinMarteZorrilla/ModelSim_FPGA/blob/main/7%20I2C%207%20Segment/fsm_top.vhd)
* [fsm_top_tb.vhd](https://github.com/EdwinMarteZorrilla/ModelSim_FPGA/blob/main/7%20I2C%207%20Segment/fsm_top_tb.vhd)


**Next Steps:**

* Extend the FSM to support additional data loads for a complete display sequence. Once the design is finalized, compile and synthesize it using Vivado, and program the FPGA to validate functionality on real hardware.
* Integrate into the Simple Traffic light counting and displaying the counter in the displays.




