<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/kinetis/chip/kinetis_sdhc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_da369fbc750403a60d283d4c78475199.html">kinetis</a></li><li class="navelem"><a class="el" href="dir_6767710d97a0668e1cbfdc6ff159a77c.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">kinetis_sdhc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/kinetis/chip/kinetis_sdhc.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2011, 2016 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_KINETIS_CHIP_KINETIS_SDHC_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_KINETIS_CHIP_KINETIS_SDHC_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* Register Offsets *****************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define KINETIS_SDHC_DSADDR_OFFSET     0x0000 </span><span class="comment">/* DMA System Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_BLKATTR_OFFSET    0x0004 </span><span class="comment">/* Block Attributes Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_CMDARG_OFFSET     0x0008 </span><span class="comment">/* Command Argument Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_XFERTYP_OFFSET    0x000c </span><span class="comment">/* Transfer Type Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_CMDRSP0_OFFSET    0x0010 </span><span class="comment">/* Command Response 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_CMDRSP1_OFFSET    0x0014 </span><span class="comment">/* Command Response 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_CMDRSP2_OFFSET    0x0018 </span><span class="comment">/* Command Response 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_CMDRSP3_OFFSET    0x001c </span><span class="comment">/* Command Response 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_DATPORT_OFFSET    0x0020 </span><span class="comment">/* Buffer Data Port Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_PRSSTAT_OFFSET    0x0024 </span><span class="comment">/* Present State Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_PROCTL_OFFSET     0x0028 </span><span class="comment">/* Protocol Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_SYSCTL_OFFSET     0x002c </span><span class="comment">/* System Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_IRQSTAT_OFFSET    0x0030 </span><span class="comment">/* Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_IRQSTATEN_OFFSET  0x0034 </span><span class="comment">/* Interrupt Status Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_IRQSIGEN_OFFSET   0x0038 </span><span class="comment">/* Interrupt Signal Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_AC12ERR_OFFSET    0x003c </span><span class="comment">/* Auto CMD12 Error Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_HTCAPBLT_OFFSET   0x0040 </span><span class="comment">/* Host Controller Capabilities */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_WML_OFFSET        0x0044 </span><span class="comment">/* Watermark Level Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_FEVT_OFFSET       0x0050 </span><span class="comment">/* Force Event Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_ADMAES_OFFSET     0x0054 </span><span class="comment">/* ADMA Error Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_ADSADDR_OFFSET    0x0058 </span><span class="comment">/* ADMA System Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_VENDOR_OFFSET     0x00c0 </span><span class="comment">/* Vendor Specific Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_MMCBOOT_OFFSET    0x00c4 </span><span class="comment">/* MMC Boot Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_HOSTVER_OFFSET    0x00fc </span><span class="comment">/* Host Controller Version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* Register Addresses ***************************************************************/</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define KINETIS_SDHC_DSADDR            (KINETIS_SDHC_BASE+KINETIS_SDHC_DSADDR_OFFSET)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_BLKATTR           (KINETIS_SDHC_BASE+KINETIS_SDHC_BLKATTR_OFFSET)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_CMDARG            (KINETIS_SDHC_BASE+KINETIS_SDHC_CMDARG_OFFSET)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_XFERTYP           (KINETIS_SDHC_BASE+KINETIS_SDHC_XFERTYP_OFFSET)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_CMDRSP0           (KINETIS_SDHC_BASE+KINETIS_SDHC_CMDRSP0_OFFSET)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_CMDRSP1           (KINETIS_SDHC_BASE+KINETIS_SDHC_CMDRSP1_OFFSET)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_CMDRSP2           (KINETIS_SDHC_BASE+KINETIS_SDHC_CMDRSP2_OFFSET)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_CMDRSP3           (KINETIS_SDHC_BASE+KINETIS_SDHC_CMDRSP3_OFFSET)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_DATPORT           (KINETIS_SDHC_BASE+KINETIS_SDHC_DATPORT_OFFSET)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_PRSSTAT           (KINETIS_SDHC_BASE+KINETIS_SDHC_PRSSTAT_OFFSET)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_PROCTL            (KINETIS_SDHC_BASE+KINETIS_SDHC_PROCTL_OFFSET)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_SYSCTL            (KINETIS_SDHC_BASE+KINETIS_SDHC_SYSCTL_OFFSET)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_IRQSTAT           (KINETIS_SDHC_BASE+KINETIS_SDHC_IRQSTAT_OFFSET)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_IRQSTATEN         (KINETIS_SDHC_BASE+KINETIS_SDHC_IRQSTATEN_OFFSET)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_IRQSIGEN          (KINETIS_SDHC_BASE+KINETIS_SDHC_IRQSIGEN_OFFSET)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_AC12ERR           (KINETIS_SDHC_BASE+KINETIS_SDHC_AC12ERR_OFFSET)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_HTCAPBLT          (KINETIS_SDHC_BASE+KINETIS_SDHC_HTCAPBLT_OFFSET)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_WML               (KINETIS_SDHC_BASE+KINETIS_SDHC_WML_OFFSET)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_FEVT              (KINETIS_SDHC_BASE+KINETIS_SDHC_FEVT_OFFSET)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_ADMAES            (KINETIS_SDHC_BASE+KINETIS_SDHC_ADMAES_OFFSET)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_ADSADDR           (KINETIS_SDHC_BASE+KINETIS_SDHC_ADSADDR_OFFSET)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_VENDOR            (KINETIS_SDHC_BASE+KINETIS_SDHC_VENDOR_OFFSET)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_MMCBOOT           (KINETIS_SDHC_BASE+KINETIS_SDHC_MMCBOOT_OFFSET)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KINETIS_SDHC_HOSTVER           (KINETIS_SDHC_BASE+KINETIS_SDHC_HOSTVER_OFFSET)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* Register Bit Definitions *********************************************************/</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* DMA System Address Register */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SDHC_DSADDR_SHIFT               (1)       </span><span class="comment">/* Bits 1-31: DMA System Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_DSADDR_MASK                (0xfffffffe)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 0-1: Reserved */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* Block Attributes Register */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_SIZE_SHIFT         (0)       </span><span class="comment">/* Bits 0-12: Transfer Block Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_BLKATTR_SIZE_MASK          (0x1fff &lt;&lt; SDHC_BLKATTR_BLKSIZE_SHIFT)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 13-15: Reserved */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_CNT_SHIFT          (16)      </span><span class="comment">/* Bits 16-31: Blocks Count For Current Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_BLKATTR_CNT_MASK           (0xffff &lt;&lt; SDHC_BLKATTR_BLKCNT_SHIFT)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Command Argument Register (32-bit cmd/arg data) */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/* Transfer Type Register */</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  DMA Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_BCEN               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Block Count Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_AC12EN             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Auto CMD12 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 3: Reserved */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Data Transfer Direction Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_MSBSEL             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Multi/Single Block Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 6-15: Reserved */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_SHIFT       (16)      </span><span class="comment">/* Bits 16-17: Response Type Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_MASK        (3 &lt;&lt; SDHC_XFERTYP_RSPTYP_SHIFT)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_XFERTYP_RSPTYP_NONE      (0 &lt;&lt; SDHC_XFERTYP_RSPTYP_SHIFT) </span><span class="comment">/* No response */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_XFERTYP_RSPTYP_LEN136    (1 &lt;&lt; SDHC_XFERTYP_RSPTYP_SHIFT) </span><span class="comment">/* Response length 136 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_XFERTYP_RSPTYP_LEN48     (2 &lt;&lt; SDHC_XFERTYP_RSPTYP_SHIFT) </span><span class="comment">/* Response length 48 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_XFERTYP_RSPTYP_LEN48BSY  (3 &lt;&lt; SDHC_XFERTYP_RSPTYP_SHIFT) </span><span class="comment">/* Response length 48, check busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 18: Reserved */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN              (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Command CRC Check Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CICEN              (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Command Index Check Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_DPSEL              (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Data Present Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_SHIFT       (22)      </span><span class="comment">/* Bits 22-23: Command Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_MASK        (3 &lt;&lt; SDHC_XFERTYP_CMDTYP_SHIFT)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_XFERTYP_CMDTYP_NORMAL    (0 &lt;&lt; SDHC_XFERTYP_CMDTYP_SHIFT) </span><span class="comment">/* Normal other commands */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_XFERTYP_CMDTYP_SUSPEND   (1 &lt;&lt; SDHC_XFERTYP_CMDTYP_SHIFT) </span><span class="comment">/* Suspend CMD52 for writing bus suspend in CCCR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_XFERTYP_CMDTYP_RESUME    (2 &lt;&lt; SDHC_XFERTYP_CMDTYP_SHIFT) </span><span class="comment">/* Resume CMD52 for writing function select in CCCR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_XFERTYP_CMDTYP_ABORT     (3 &lt;&lt; SDHC_XFERTYP_CMDTYP_SHIFT) </span><span class="comment">/* Abort CMD12, CMD52 for writing I/O abort in CCCR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CMDINX_SHIFT       (24)      </span><span class="comment">/* Bits 24-29: Command Index */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_XFERTYP_CMDINX_MASK        (63 &lt;&lt; SDHC_XFERTYP_CMDINX_SHIFT)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 30-31: Reserved */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* Command Response 0-3 (32-bit response data) */</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* Buffer Data Port Register (32-bit data content) */</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* Present State Register */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Command Inhibit (CMD) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_CDIHB              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Command Inhibit (DAT) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_DLA                (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Data Line Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_SDSTB              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  SD Clock Stable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Bus Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  System Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_PEROFF             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  SDHC clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_SDOFF              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  SD Clock Gated Off Internally */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_WTA                (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Write Transfer Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_RTA                (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Read Transfer Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_BWEN               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Buffer Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_BREN               (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Buffer Read Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 12-15: Reserved */</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS               (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Card Inserted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 17-22: Reserved */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL               (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: CMD Line Signal Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_DLSL_SHIFT         (24)      </span><span class="comment">/* Bits 24-31: DAT Line Signal Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PRSSTAT_DLSL_MASK          (0xff &lt;&lt; SDHC_PRSSTAT_DLSL_SHIFT)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PRSSTAT_DLSL_DAT0        (0x01 &lt;&lt; SDHC_PRSSTAT_DLSL_SHIFT)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PRSSTAT_DLSL_DAT1        (0x02 &lt;&lt; SDHC_PRSSTAT_DLSL_SHIFT)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PRSSTAT_DLSL_DAT2        (0x04 &lt;&lt; SDHC_PRSSTAT_DLSL_SHIFT)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PRSSTAT_DLSL_DAT3        (0x08 &lt;&lt; SDHC_PRSSTAT_DLSL_SHIFT)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PRSSTAT_DLSL_DAT4        (0x10 &lt;&lt; SDHC_PRSSTAT_DLSL_SHIFT)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PRSSTAT_DLSL_DAT5        (0x20 &lt;&lt; SDHC_PRSSTAT_DLSL_SHIFT)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PRSSTAT_DLSL_DAT6        (0x40 &lt;&lt; SDHC_PRSSTAT_DLSL_SHIFT)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PRSSTAT_DLSL_DAT7        (0x80 &lt;&lt; SDHC_PRSSTAT_DLSL_SHIFT)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* Protocol Control Register */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  LED Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_DTW_SHIFT           (1)       </span><span class="comment">/* Bits 1-2: Data Transfer Width */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_DTW_MASK            (3 &lt;&lt; SDHC_PROCTL_DTW_SHIFT)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PROCTL_DTW_1BIT          (0 &lt;&lt; SDHC_PROCTL_DTW_SHIFT) </span><span class="comment">/* 1-bit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PROCTL_DTW_4BIT          (1 &lt;&lt; SDHC_PROCTL_DTW_SHIFT) </span><span class="comment">/* 4-bit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PROCTL_DTW_8BIT          (2 &lt;&lt; SDHC_PROCTL_DTW_SHIFT) </span><span class="comment">/* 8-bit mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_D3CD                (1 &lt;&lt; 3)  </span><span class="comment">/* Bit nn: DAT3 as Card Detection Pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_EMODE_SHIFT         (4)       </span><span class="comment">/* Bits 4-5: Endian mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_EMODE_MASK          (3 &lt;&lt; SDHC_PROCTL_EMODE_SHIFT)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PROCTL_EMODE_BE          (0 &lt;&lt; SDHC_PROCTL_EMODE_SHIFT) </span><span class="comment">/* Big endian mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PROCTL_EMODE_HWBE        (1 &lt;&lt; SDHC_PROCTL_EMODE_SHIFT) </span><span class="comment">/* Half word big endian mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PROCTL_EMODE_LE          (2 &lt;&lt; SDHC_PROCTL_EMODE_SHIFT) </span><span class="comment">/* Little endian mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_CDTL                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Card Detect Test Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_CDSS                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Card Detect Signal Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_DMAS_SHIFT          (8)       </span><span class="comment">/* Bits 8-9: DMA Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_DMAS_MASK           (3 &lt;&lt; SDHC_PROCTL_DMAS_SHIFT)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PROCTL_DMAS_NODMA        (0 &lt;&lt; SDHC_PROCTL_DMAS_SHIFT) </span><span class="comment">/* No DMA or simple DMA is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PROCTL_DMAS_ADMA1        (1 &lt;&lt; SDHC_PROCTL_DMAS_SHIFT) </span><span class="comment">/* ADMA1 is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_PROCTL_DMAS_ADMA2        (2 &lt;&lt; SDHC_PROCTL_DMAS_SHIFT) </span><span class="comment">/* ADMA2 is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 10-15: Reserved */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Stop At Block Gap Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_CREQ                (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Continue Request */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_RWCTL               (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Read Wait Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_IABG                (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Interrupt At Block Gap */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 20-23: Reserved */</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT              (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Wakeup Event Enable On Card Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_WECINS              (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Wakeup Event Enable On SD Card Insertion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_PROCTL_WECRM               (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Wakeup Event Enable On SD Card Removal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 27-31: Reserved */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* System Control Register */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  IPG Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_HCKEN               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  System Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_PEREN               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Peripheral Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  SD Clock Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_DVS_SHIFT           (4)       </span><span class="comment">/* Bits 4-7: Divisor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_DVS_MASK            (15 &lt;&lt; SDHC_SYSCTL_DVS_SHIFT)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_SYSCTL_DVS_DIV(n)        (((n)-1) &lt;&lt; SDHC_SYSCTL_DVS_SHIFT) </span><span class="comment">/* Divide by n, n=1..16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_SHIFT       (8)       </span><span class="comment">/* Bits 8-15: SDCLK Frequency Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_MASK        (0xff &lt;&lt; SDHC_SYSCTL_SDCLKFS_SHIFT)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_SYSCTL_SDCLKFS_BYPASS    (0x00 &lt;&lt; SDHC_SYSCTL_SDCLKFS_SHIFT) </span><span class="comment">/* Bypass the prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_SYSCTL_SDCLKFS_DIV2      (0x01 &lt;&lt; SDHC_SYSCTL_SDCLKFS_SHIFT) </span><span class="comment">/* Base clock / 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_SYSCTL_SDCLKFS_DIV4      (0x02 &lt;&lt; SDHC_SYSCTL_SDCLKFS_SHIFT) </span><span class="comment">/* Base clock / 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_SYSCTL_SDCLKFS_DIV8      (0x04 &lt;&lt; SDHC_SYSCTL_SDCLKFS_SHIFT) </span><span class="comment">/* Base clock / 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_SYSCTL_SDCLKFS_DIV16     (0x08 &lt;&lt; SDHC_SYSCTL_SDCLKFS_SHIFT) </span><span class="comment">/* Base clock / 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_SYSCTL_SDCLKFS_DIV32     (0x10 &lt;&lt; SDHC_SYSCTL_SDCLKFS_SHIFT) </span><span class="comment">/* Base clock / 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_SYSCTL_SDCLKFS_DIV64     (0x20 &lt;&lt; SDHC_SYSCTL_SDCLKFS_SHIFT) </span><span class="comment">/* Base clock / 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_SYSCTL_SDCLKFS_DIV128    (0x40 &lt;&lt; SDHC_SYSCTL_SDCLKFS_SHIFT) </span><span class="comment">/* Base clock / 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_SYSCTL_SDCLKFS_DIV256    (0x80 &lt;&lt; SDHC_SYSCTL_SDCLKFS_SHIFT) </span><span class="comment">/* Base clock / 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_DTOCV_SHIFT         (16)      </span><span class="comment">/* Bits 16-19: Data Timeout Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_DTOCV_MASK          (15 &lt;&lt; SDHC_SYSCTL_DTOCV_SHIFT)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_SYSCTL_DTOCV_MUL(n)      (((n)-213) &lt;&lt; SDHC_SYSCTL_DTOCV_SHIFT) </span><span class="comment">/* SDCLK x n, n=213..227 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 20-23: Reserved */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA                (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Software Reset For ALL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_RSTC                (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Software Reset For CMD Line */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_RSTD                (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Software Reset For DAT Line */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_SYSCTL_INITA               (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Initialization Active */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 28-31: Reserved */</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* Interrupt Status Register, Interrupt Status Enable Register, and Interrupt Signal Enable Register</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * Common interrupt bit definitions</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SDHC_INT_CC                     (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Command Complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_TC                     (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Transfer Complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_BGE                    (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Block Gap Event */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_DINT                   (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  DMA Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_BWR                    (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Buffer Write Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_BRR                    (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Buffer Read Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_CINS                   (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Card Insertion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_CRM                    (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Card Removal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_CINT                   (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Card Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 9-15: Reserved */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define SDHC_INT_CTOE                   (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Command Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_CCE                    (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Command CRC Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_CEBE                   (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Command End Bit Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_CIE                    (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Command Index Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_DTOE                   (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Data Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_DCE                    (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Data CRC Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_INT_DEBE                   (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Data End Bit Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 23: Reserved */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define SDHC_INT_AC12E                  (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Auto CMD12 Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 25-27: Reserved */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define SDHC_INT_DMAE                   (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: DMA Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 29-31: Reserved */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define SDHC_INT_ALL                    0x117f01ff</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* Auto CMD12 Error Status Register */</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_NE                 (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Auto CMD12 Not Executed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_TOE                (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Auto CMD12 Timeout Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_EBE                (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Auto CMD12 End Bit Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_CE                 (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Auto CMD12 CRC Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_AC12ERR_IE                 (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Auto CMD12 Index Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 5-6: Reserved */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNI                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Command Not Issued By Auto CMD12 Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 8-31: Reserved */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* Host Controller Capabilities */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                                                  <span class="comment">/* Bits 0-15: Reserved */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_SHIFT         (16)      </span><span class="comment">/* Bits 16-18: Max Block Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_MBL_MASK          (7 &lt;&lt; SDHC_HTCAPBLT_MBL_SHIFT)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_HTCAPBLT_MBL_512BYTES    (0 &lt;&lt; SDHC_HTCAPBLT_MBL_SHIFT)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_HTCAPBLT_MBL_1KB         (1 &lt;&lt; SDHC_HTCAPBLT_MBL_SHIFT)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_HTCAPBLT_MBL_2KB         (2 &lt;&lt; SDHC_HTCAPBLT_MBL_SHIFT)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_HTCAPBLT_MBL_4KB         (3 &lt;&lt; SDHC_HTCAPBLT_MBL_SHIFT)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 19: Reserved */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS             (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: ADMA Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_HSS               (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: High Speed Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_DMAS              (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: DMA Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_SRS               (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Suspend/Resume Support */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS33              (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Voltage Support 3.3 V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS30              (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Voltage Support 3.0 V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HTCAPBLT_VS18              (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: Voltage Support 1.8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 27-31: Reserved */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* Watermark Level Register */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define SDHC_WML_RD_SHIFT               (0)       </span><span class="comment">/* Bits 0-7: Read Watermark Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_WML_RD_MASK                (0xff &lt;&lt; SDHC_WML_RDWML_SHIFT)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 8-15: Reserved */</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define SDHC_WML_WR_SHIFT               (16)      </span><span class="comment">/* Bits 16-23: Write Watermark Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_WML_WR_MASK                (0xff &lt;&lt; SDHC_WML_WRWML_SHIFT)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 24-31: Reserved */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">/* Force Event Register */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Force Event Auto Command 12 Not Executed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12TOE               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Force Event Auto Command 12 Time Out Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12CE                (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Force Event Auto Command 12 CRC Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12EBE               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Force Event Auto Command 12 End Bit Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_AC12IE                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Force Event Auto Command 12 Index Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 5-6: Reserved */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Force Event Command Not Executed By Auto Command 12 Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 8-15: Reserved */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE                  (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Force Event Command Time Out Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CCE                   (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Force Event Command CRC Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CEBE                  (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Force Event Command End Bit Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_CIE                   (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Force Event Command Index Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_DTOE                  (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Force Event Data Time Out Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_DCE                   (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: Force Event Data CRC Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_FEVT_DEBE                  (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Force Event Data End Bit Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bit 23: Reserved */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E                 (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Force Event Auto Command 12 Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 25-27: Reserved */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE                  (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Force Event DMA Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 29-30: Reserved */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT                  (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Force Event Card Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* ADMA Error Status Register */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define SDHC_ADMAES_SHIFT               (0)       </span><span class="comment">/* Bits 0-1: ADMA Error State (when ADMA Error is occurred) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADMAES_MASK                (3 &lt;&lt; SDHC_ADMAES_ADMAES_SHIFT)</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_ADMAES_STOP              (0 &lt;&lt; SDHC_ADMAES_ADMAES_SHIFT) </span><span class="comment">/* Stop DMA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_ADMAES_FDS               (1 &lt;&lt; SDHC_ADMAES_ADMAES_SHIFT) </span><span class="comment">/* Fetch descriptor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_ADMAES_CADR              (2 &lt;&lt; SDHC_ADMAES_ADMAES_SHIFT) </span><span class="comment">/* Change address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_ADMAES_TFR               (3 &lt;&lt; SDHC_ADMAES_ADMAES_SHIFT) </span><span class="comment">/* Transfer data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADMAES_LME                 (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  ADMA Length Mismatch Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADMAES_DCE                 (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  ADMA Descriptor Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 4-31: Reserved */</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* ADMA System Address Register */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_SHIFT              (1)       </span><span class="comment">/* Bits 1-31: ADMA System Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_ADSADDR_MASK               (0xfffffffe)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 0-1: Reserved */</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* Vendor Specific Register */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  External DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_VENDOR_EXBLKNU             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Exact block number block read enable for SDIO CMD53 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 2-15: Reserved */</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_SHIFT      (16)      </span><span class="comment">/* Bits 16-23: Internal State Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_MASK       (0xff &lt;&lt; SDHC_VENDOR_INTSTVAL_SHIFT)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 24-31: Reserved */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/* MMC Boot Register */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_SHIFT     (0)       </span><span class="comment">/* Bits 0-3: Boot ACK time out counter value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_MASK      (15 &lt;&lt; SDHC_MMCBOOT_DTOCVACK_SHIFT)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SDHC_MMCBOOT_DTOCVACK_MUL(n)  ((n-8) &lt;&lt; SDHC_MMCBOOT_DTOCVACK_SHIFT) </span><span class="comment">/* SDCLK x 2^n, n=8..22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Boot ack mode select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE           (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Boot mode select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Boot mode enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN         (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Enable auto stop at block gap function */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 8-15: Reserved */</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT   (16)      </span><span class="comment">/* Bits 16-31: Stop at block gap value of automatic mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_MASK    (0xffff &lt;&lt; SDHC_MMCBOOT_BOOTBLKCNT_SHIFT)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* Host Controller Version */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_SHIFT          (0)       </span><span class="comment">/* Bits 0-7: Specification Version Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HOSTVER_SVN_MASK           (0xff &lt;&lt; SDHC_HOSTVER_SVN_SHIFT)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HOSTVER_VVN_SHIFT          (8)       </span><span class="comment">/* Bits 8-15: Vendor Version Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SDHC_HOSTVER_VVN_MASK           (0xff &lt;&lt; SDHC_HOSTVER_VVN_SHIFT)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span>                                                  <span class="comment">/* Bits 16-31: Reserved */</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_KINETIS_CHIP_KINETIS_SDHC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
