// Seed: 3284861725
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_9(
      1, id_3
  );
endmodule
module module_1;
  assign id_1 = 1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output uwire id_4,
    output tri id_5,
    input wor id_6,
    output tri1 id_7,
    input tri id_8,
    output wire id_9,
    input supply1 id_10,
    output supply0 id_11,
    output supply1 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  genvar id_15;
  id_16 :
  assert property (@(1) id_8) if (id_16) id_16 += (1);
endmodule
