
Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f00  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00800060  00000f00  00000f94  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000017  00800168  00800168  0000109c  2**0
                  ALLOC
  3 .debug_aranges 00000100  00000000  00000000  0000109c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000347  00000000  00000000  0000119c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001f2c  00000000  00000000  000014e3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000dd7  00000000  00000000  0000340f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000157c  00000000  00000000  000041e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000280  00000000  00000000  00005764  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004c4  00000000  00000000  000059e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000085e  00000000  00000000  00005ea8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00006706  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 a4 03 	jmp	0x748	; 0x748 <__vector_8>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	11 e0       	ldi	r17, 0x01	; 1
  62:	a8 e6       	ldi	r26, 0x68	; 104
  64:	b1 e0       	ldi	r27, 0x01	; 1
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	af 37       	cpi	r26, 0x7F	; 127
  6c:	b1 07       	cpc	r27, r17
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
  70:	11 e0       	ldi	r17, 0x01	; 1
  72:	a0 e6       	ldi	r26, 0x60	; 96
  74:	b0 e0       	ldi	r27, 0x00	; 0
  76:	e0 e0       	ldi	r30, 0x00	; 0
  78:	ff e0       	ldi	r31, 0x0F	; 15
  7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
  7c:	05 90       	lpm	r0, Z+
  7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
  80:	a8 36       	cpi	r26, 0x68	; 104
  82:	b1 07       	cpc	r27, r17
  84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
  86:	0e 94 a4 02 	call	0x548	; 0x548 <main>
  8a:	0c 94 7e 07 	jmp	0xefc	; 0xefc <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <setupMIDI>:


/***** Setup Methods *****/

void setupMIDI(unsigned int baudrate){
	UBRRH = (unsigned char) (baudrate >> 8);
  92:	90 bd       	out	0x20, r25	; 32
	UBRRL = (unsigned char) baudrate;
  94:	89 b9       	out	0x09, r24	; 9
	UCSRB = (1 << TXEN) | (1 << RXEN);
  96:	88 e1       	ldi	r24, 0x18	; 24
  98:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1 << URSEL )|(0 << USBS) | (3 << UCSZ0); //only use 8 bit words
  9a:	86 e8       	ldi	r24, 0x86	; 134
  9c:	80 bd       	out	0x20, r24	; 32
}
  9e:	08 95       	ret

000000a0 <setupPins>:
void setupPins(){
	DDRB = 0xFF;  //Set outp1ts
  a0:	8f ef       	ldi	r24, 0xFF	; 255
  a2:	87 bb       	out	0x17, r24	; 23
	DDRA = 0x00;  //Set inputs
  a4:	1a ba       	out	0x1a, r1	; 26
	PORTB = 0x00; //Turns all leds off
  a6:	18 ba       	out	0x18, r1	; 24
	PORTA = 0x07; // sets inputs to return 5v on PA0, PA1, PA2
  a8:	87 e0       	ldi	r24, 0x07	; 7
  aa:	8b bb       	out	0x1b, r24	; 27
	DDRD = 0x00;
  ac:	11 ba       	out	0x11, r1	; 17
}
  ae:	08 95       	ret

000000b0 <setupAnalog>:
void setupAnalog(){
	ADMUX = (1 << REFS0) | (1<< MUX0) | (1<< MUX1) | (1<< MUX2); // sets the analog input of the photosensor to 0-5v, sets to look at the 7th analog pin.
  b0:	87 e4       	ldi	r24, 0x47	; 71
  b2:	87 b9       	out	0x07, r24	; 7
	ADCSRA =  (1 << ADEN) | (1<< ADPS2) | (1<< ADPS1) | (1<< ADPS0); // ADEN turns ADC on; ADPS sets prescaler to 128;
  b4:	87 e8       	ldi	r24, 0x87	; 135
  b6:	86 b9       	out	0x06, r24	; 6
}
  b8:	08 95       	ret

000000ba <setupTimer>:
void setupTimer(){
	TCCR1A = 0x00; // enable normal mode interrupts
  ba:	1f bc       	out	0x2f, r1	; 47
	TCCR1B = (1 << CS10) | (1 << CS12); //prescaler 1024
  bc:	85 e0       	ldi	r24, 0x05	; 5
  be:	8e bd       	out	0x2e, r24	; 46
	TIMSK = (1 << OCIE1B);
  c0:	88 e0       	ldi	r24, 0x08	; 8
  c2:	89 bf       	out	0x39, r24	; 57
	sei();
  c4:	78 94       	sei
	//OCR1A = 3906; // 1000ms delay  equation = (500*10^-3/(1/3906.25));
	OCR1B = 1952; // 500ms Delay (note this causes the leds to turn off after button press)
  c6:	80 ea       	ldi	r24, 0xA0	; 160
  c8:	97 e0       	ldi	r25, 0x07	; 7
  ca:	99 bd       	out	0x29, r25	; 41
  cc:	88 bd       	out	0x28, r24	; 40
	TCNT1 = 0;
  ce:	1d bc       	out	0x2d, r1	; 45
  d0:	1c bc       	out	0x2c, r1	; 44

}
  d2:	08 95       	ret

000000d4 <ledOFF>:
}



void ledOFF(){
	PORTB = 0x00;
  d4:	18 ba       	out	0x18, r1	; 24
}
  d6:	08 95       	ret

000000d8 <ReadADC>:

uint16_t ReadADC(){
	//Start a single conversion
	ADCSRA |= (1 << ADSC);
  d8:	36 9a       	sbi	0x06, 6	; 6
	//Wait for conversion to complete
	while(!(ADCSRA & (1<<ADIF)));
  da:	34 9b       	sbis	0x06, 4	; 6
  dc:	fe cf       	rjmp	.-4      	; 0xda <ReadADC+0x2>
	//clear data (conversion is complete)
	ADCSRA |= (1 << ADIF);
  de:	34 9a       	sbi	0x06, 4	; 6
	return(ADC);
  e0:	24 b1       	in	r18, 0x04	; 4
  e2:	35 b1       	in	r19, 0x05	; 5
}
  e4:	c9 01       	movw	r24, r18
  e6:	08 95       	ret

000000e8 <analogLEDTest>:

void analogLEDTest(){
		adc_value = ReadADC();
  e8:	0e 94 6c 00 	call	0xd8	; 0xd8 <ReadADC>
  ec:	9c 01       	movw	r18, r24
  ee:	90 93 79 01 	sts	0x0179, r25
  f2:	80 93 78 01 	sts	0x0178, r24
		if (adc_value > 30){
  f6:	8f 31       	cpi	r24, 0x1F	; 31
  f8:	91 05       	cpc	r25, r1
  fa:	28 f1       	brcs	.+74     	; 0x146 <analogLEDTest+0x5e>
			PORTB = (1 << PORTB0);
  fc:	81 e0       	ldi	r24, 0x01	; 1
  fe:	88 bb       	out	0x18, r24	; 24
		}
		if (adc_value > 60){
 100:	2d 33       	cpi	r18, 0x3D	; 61
 102:	31 05       	cpc	r19, r1
 104:	00 f1       	brcs	.+64     	; 0x146 <analogLEDTest+0x5e>
			PORTB = (1 << PORTB1);
 106:	82 e0       	ldi	r24, 0x02	; 2
 108:	88 bb       	out	0x18, r24	; 24
		}
		if (adc_value > 90){
 10a:	2b 35       	cpi	r18, 0x5B	; 91
 10c:	31 05       	cpc	r19, r1
 10e:	d8 f0       	brcs	.+54     	; 0x146 <analogLEDTest+0x5e>
			PORTB = (1 << PORTB2);
 110:	84 e0       	ldi	r24, 0x04	; 4
 112:	88 bb       	out	0x18, r24	; 24
		}
		if (adc_value > 120){
 114:	29 37       	cpi	r18, 0x79	; 121
 116:	31 05       	cpc	r19, r1
 118:	b0 f0       	brcs	.+44     	; 0x146 <analogLEDTest+0x5e>
			PORTB = (1 << PORTB3);
 11a:	88 e0       	ldi	r24, 0x08	; 8
 11c:	88 bb       	out	0x18, r24	; 24
		}
		if (adc_value > 150){
 11e:	27 39       	cpi	r18, 0x97	; 151
 120:	31 05       	cpc	r19, r1
 122:	88 f0       	brcs	.+34     	; 0x146 <analogLEDTest+0x5e>
			PORTB = (1 << PORTB4);
 124:	80 e1       	ldi	r24, 0x10	; 16
 126:	88 bb       	out	0x18, r24	; 24
		}
		if (adc_value > 180){
 128:	25 3b       	cpi	r18, 0xB5	; 181
 12a:	31 05       	cpc	r19, r1
 12c:	60 f0       	brcs	.+24     	; 0x146 <analogLEDTest+0x5e>
			PORTB = (1 << PORTB5);
 12e:	80 e2       	ldi	r24, 0x20	; 32
 130:	88 bb       	out	0x18, r24	; 24
		}
		if (adc_value > 210){
 132:	23 3d       	cpi	r18, 0xD3	; 211
 134:	31 05       	cpc	r19, r1
 136:	38 f0       	brcs	.+14     	; 0x146 <analogLEDTest+0x5e>
			PORTB = (1 << PORTB6);
 138:	80 e4       	ldi	r24, 0x40	; 64
 13a:	88 bb       	out	0x18, r24	; 24
		}
		if (adc_value > 240){
 13c:	21 3f       	cpi	r18, 0xF1	; 241
 13e:	31 05       	cpc	r19, r1
 140:	10 f0       	brcs	.+4      	; 0x146 <analogLEDTest+0x5e>
			PORTB = (1 << PORTB7);
 142:	80 e8       	ldi	r24, 0x80	; 128
 144:	88 bb       	out	0x18, r24	; 24
		}
		if (adc_value >= 240){
 146:	20 3f       	cpi	r18, 0xF0	; 240
 148:	31 05       	cpc	r19, r1
 14a:	10 f0       	brcs	.+4      	; 0x150 <analogLEDTest+0x68>
			PORTB = 0xFF;
 14c:	8f ef       	ldi	r24, 0xFF	; 255
 14e:	88 bb       	out	0x18, r24	; 24
 150:	08 95       	ret

00000152 <midi_Transmit>:
		}
	}

void midi_Transmit( unsigned char data){
	/* Wait for empty transmit buffer */
	while(!(UCSRA & (1 << UDRE)) ) ;
 152:	5d 9b       	sbis	0x0b, 5	; 11
 154:	fe cf       	rjmp	.-4      	; 0x152 <midi_Transmit>

	/* Put data into buffer, sends the data */
	UDR = data;
 156:	8c b9       	out	0x0c, r24	; 12
}
 158:	08 95       	ret

0000015a <midiTransitTest>:
	start_addr = 0;
	
}

void midiTransitTest(){
	midi_Transmit(144);
 15a:	80 e9       	ldi	r24, 0x90	; 144
 15c:	90 e0       	ldi	r25, 0x00	; 0
 15e:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(67);
 162:	83 e4       	ldi	r24, 0x43	; 67
 164:	90 e0       	ldi	r25, 0x00	; 0
 166:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(100);
 16a:	84 e6       	ldi	r24, 0x64	; 100
 16c:	90 e0       	ldi	r25, 0x00	; 0
 16e:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
 172:	88 e8       	ldi	r24, 0x88	; 136
 174:	93 e1       	ldi	r25, 0x13	; 19
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 176:	24 e6       	ldi	r18, 0x64	; 100
 178:	30 e0       	ldi	r19, 0x00	; 0
 17a:	f9 01       	movw	r30, r18
 17c:	31 97       	sbiw	r30, 0x01	; 1
 17e:	f1 f7       	brne	.-4      	; 0x17c <midiTransitTest+0x22>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 180:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 182:	d9 f7       	brne	.-10     	; 0x17a <midiTransitTest+0x20>
	_delay_ms(500);
	midi_Transmit(128);
 184:	80 e8       	ldi	r24, 0x80	; 128
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(67);
 18c:	83 e4       	ldi	r24, 0x43	; 67
 18e:	90 e0       	ldi	r25, 0x00	; 0
 190:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(100);
 194:	84 e6       	ldi	r24, 0x64	; 100
 196:	90 e0       	ldi	r25, 0x00	; 0
 198:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
 19c:	88 e8       	ldi	r24, 0x88	; 136
 19e:	93 e1       	ldi	r25, 0x13	; 19
 1a0:	24 e6       	ldi	r18, 0x64	; 100
 1a2:	30 e0       	ldi	r19, 0x00	; 0
 1a4:	f9 01       	movw	r30, r18
 1a6:	31 97       	sbiw	r30, 0x01	; 1
 1a8:	f1 f7       	brne	.-4      	; 0x1a6 <midiTransitTest+0x4c>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 1aa:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 1ac:	d9 f7       	brne	.-10     	; 0x1a4 <midiTransitTest+0x4a>
	_delay_ms(500);

	midi_Transmit(144);
 1ae:	80 e9       	ldi	r24, 0x90	; 144
 1b0:	90 e0       	ldi	r25, 0x00	; 0
 1b2:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(98);
 1b6:	82 e6       	ldi	r24, 0x62	; 98
 1b8:	90 e0       	ldi	r25, 0x00	; 0
 1ba:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(100);
 1be:	84 e6       	ldi	r24, 0x64	; 100
 1c0:	90 e0       	ldi	r25, 0x00	; 0
 1c2:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
 1c6:	88 e8       	ldi	r24, 0x88	; 136
 1c8:	93 e1       	ldi	r25, 0x13	; 19
 1ca:	24 e6       	ldi	r18, 0x64	; 100
 1cc:	30 e0       	ldi	r19, 0x00	; 0
 1ce:	f9 01       	movw	r30, r18
 1d0:	31 97       	sbiw	r30, 0x01	; 1
 1d2:	f1 f7       	brne	.-4      	; 0x1d0 <midiTransitTest+0x76>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 1d4:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 1d6:	d9 f7       	brne	.-10     	; 0x1ce <midiTransitTest+0x74>
	_delay_ms(500);
	midi_Transmit(128);
 1d8:	80 e8       	ldi	r24, 0x80	; 128
 1da:	90 e0       	ldi	r25, 0x00	; 0
 1dc:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(98);
 1e0:	82 e6       	ldi	r24, 0x62	; 98
 1e2:	90 e0       	ldi	r25, 0x00	; 0
 1e4:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(100);
 1e8:	84 e6       	ldi	r24, 0x64	; 100
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
 1f0:	88 e8       	ldi	r24, 0x88	; 136
 1f2:	93 e1       	ldi	r25, 0x13	; 19
 1f4:	24 e6       	ldi	r18, 0x64	; 100
 1f6:	30 e0       	ldi	r19, 0x00	; 0
 1f8:	f9 01       	movw	r30, r18
 1fa:	31 97       	sbiw	r30, 0x01	; 1
 1fc:	f1 f7       	brne	.-4      	; 0x1fa <midiTransitTest+0xa0>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 1fe:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 200:	d9 f7       	brne	.-10     	; 0x1f8 <midiTransitTest+0x9e>
	_delay_ms(500);
	

	midi_Transmit(144);
 202:	80 e9       	ldi	r24, 0x90	; 144
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(60);
 20a:	8c e3       	ldi	r24, 0x3C	; 60
 20c:	90 e0       	ldi	r25, 0x00	; 0
 20e:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(100);
 212:	84 e6       	ldi	r24, 0x64	; 100
 214:	90 e0       	ldi	r25, 0x00	; 0
 216:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
 21a:	88 e8       	ldi	r24, 0x88	; 136
 21c:	93 e1       	ldi	r25, 0x13	; 19
 21e:	24 e6       	ldi	r18, 0x64	; 100
 220:	30 e0       	ldi	r19, 0x00	; 0
 222:	f9 01       	movw	r30, r18
 224:	31 97       	sbiw	r30, 0x01	; 1
 226:	f1 f7       	brne	.-4      	; 0x224 <midiTransitTest+0xca>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 228:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 22a:	d9 f7       	brne	.-10     	; 0x222 <midiTransitTest+0xc8>
	_delay_ms(500);
	midi_Transmit(128);
 22c:	80 e8       	ldi	r24, 0x80	; 128
 22e:	90 e0       	ldi	r25, 0x00	; 0
 230:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(60);
 234:	8c e3       	ldi	r24, 0x3C	; 60
 236:	90 e0       	ldi	r25, 0x00	; 0
 238:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
	midi_Transmit(100);
 23c:	84 e6       	ldi	r24, 0x64	; 100
 23e:	90 e0       	ldi	r25, 0x00	; 0
 240:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
 244:	88 e8       	ldi	r24, 0x88	; 136
 246:	93 e1       	ldi	r25, 0x13	; 19
 248:	24 e6       	ldi	r18, 0x64	; 100
 24a:	30 e0       	ldi	r19, 0x00	; 0
 24c:	f9 01       	movw	r30, r18
 24e:	31 97       	sbiw	r30, 0x01	; 1
 250:	f1 f7       	brne	.-4      	; 0x24e <midiTransitTest+0xf4>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 252:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 254:	d9 f7       	brne	.-10     	; 0x24c <midiTransitTest+0xf2>
	_delay_ms(500);

}
 256:	08 95       	ret

00000258 <playSongMod>:
	}
	start_addr = 0;
	
}

void playSongMod(){
 258:	cf 92       	push	r12
 25a:	df 92       	push	r13
 25c:	ef 92       	push	r14
 25e:	ff 92       	push	r15
 260:	0f 93       	push	r16
 262:	1f 93       	push	r17
 264:	cf 93       	push	r28
 266:	df 93       	push	r29
 268:	8b c0       	rjmp	.+278    	; 0x380 <playSongMod+0x128>
	
	while(start_addr < stop_addr){
 26a:	20 e0       	ldi	r18, 0x00	; 0
 26c:	30 e0       	ldi	r19, 0x00	; 0
	}
	start_addr = 0;
	
}

void playSongMod(){
 26e:	c9 01       	movw	r24, r18
 270:	84 0f       	add	r24, r20
 272:	95 1f       	adc	r25, r21
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 274:	e1 99       	sbic	0x1c, 1	; 28
 276:	fe cf       	rjmp	.-4      	; 0x274 <playSongMod+0x1c>
	/* Set up address register */
	EEAR = uiAddress;
 278:	9f bb       	out	0x1f, r25	; 31
 27a:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 27c:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 27e:	8d b3       	in	r24, 0x1d	; 29
	while(start_addr < stop_addr){
		

		for(int i = 0; i < 5; i++){

			midiData[i] = EEPROM_read(start_addr);
 280:	f9 01       	movw	r30, r18
 282:	e6 58       	subi	r30, 0x86	; 134
 284:	fe 4f       	sbci	r31, 0xFE	; 254
 286:	80 83       	st	Z, r24
			start_addr++;
			if(i==4){
 288:	24 30       	cpi	r18, 0x04	; 4
 28a:	31 05       	cpc	r19, r1
 28c:	11 f4       	brne	.+4      	; 0x292 <playSongMod+0x3a>
				TCNT1 = 0;
 28e:	1d bc       	out	0x2d, r1	; 45
 290:	1c bc       	out	0x2c, r1	; 44
void playSongMod(){
	
	while(start_addr < stop_addr){
		

		for(int i = 0; i < 5; i++){
 292:	2f 5f       	subi	r18, 0xFF	; 255
 294:	3f 4f       	sbci	r19, 0xFF	; 255
 296:	25 30       	cpi	r18, 0x05	; 5
 298:	31 05       	cpc	r19, r1
 29a:	49 f7       	brne	.-46     	; 0x26e <playSongMod+0x16>
 29c:	4b 5f       	subi	r20, 0xFB	; 251
 29e:	5f 4f       	sbci	r21, 0xFF	; 255
 2a0:	50 93 75 01 	sts	0x0175, r21
 2a4:	40 93 74 01 	sts	0x0174, r20
			}
		}

		uint16_t lsb = midiData[3];
		uint16_t msb = midiData[4];
		uint16_t timeInterval = lsb + (0xFF00 & (msb << 8) );
 2a8:	d0 91 7e 01 	lds	r29, 0x017E
 2ac:	c0 e0       	ldi	r28, 0x00	; 0
 2ae:	80 91 7d 01 	lds	r24, 0x017D
 2b2:	6e 01       	movw	r12, r28
 2b4:	c8 0e       	add	r12, r24
 2b6:	d1 1c       	adc	r13, r1
		float speedMod;
		if(ReadADC() > 0 && ReadADC() < 180){
 2b8:	0e 94 6c 00 	call	0xd8	; 0xd8 <ReadADC>
 2bc:	89 2b       	or	r24, r25
 2be:	81 f0       	breq	.+32     	; 0x2e0 <playSongMod+0x88>
 2c0:	0e 94 6c 00 	call	0xd8	; 0xd8 <ReadADC>
 2c4:	84 3b       	cpi	r24, 0xB4	; 180
 2c6:	91 05       	cpc	r25, r1
 2c8:	58 f4       	brcc	.+22     	; 0x2e0 <playSongMod+0x88>
 2ca:	0f 2e       	mov	r0, r31
 2cc:	f0 e0       	ldi	r31, 0x00	; 0
 2ce:	ef 2e       	mov	r14, r31
 2d0:	f0 e0       	ldi	r31, 0x00	; 0
 2d2:	ff 2e       	mov	r15, r31
 2d4:	f0 e4       	ldi	r31, 0x40	; 64
 2d6:	0f 2f       	mov	r16, r31
 2d8:	f0 e4       	ldi	r31, 0x40	; 64
 2da:	1f 2f       	mov	r17, r31
 2dc:	f0 2d       	mov	r31, r0
 2de:	1f c0       	rjmp	.+62     	; 0x31e <playSongMod+0xc6>
			speedMod = 3;
		}else if(ReadADC() > 180 && ReadADC() < 240){
 2e0:	0e 94 6c 00 	call	0xd8	; 0xd8 <ReadADC>
 2e4:	85 3b       	cpi	r24, 0xB5	; 181
 2e6:	91 05       	cpc	r25, r1
 2e8:	80 f0       	brcs	.+32     	; 0x30a <playSongMod+0xb2>
 2ea:	0e 94 6c 00 	call	0xd8	; 0xd8 <ReadADC>
 2ee:	80 3f       	cpi	r24, 0xF0	; 240
 2f0:	91 05       	cpc	r25, r1
 2f2:	58 f4       	brcc	.+22     	; 0x30a <playSongMod+0xb2>
 2f4:	0f 2e       	mov	r0, r31
 2f6:	f0 e0       	ldi	r31, 0x00	; 0
 2f8:	ef 2e       	mov	r14, r31
 2fa:	f0 e0       	ldi	r31, 0x00	; 0
 2fc:	ff 2e       	mov	r15, r31
 2fe:	f0 e0       	ldi	r31, 0x00	; 0
 300:	0f 2f       	mov	r16, r31
 302:	ff e3       	ldi	r31, 0x3F	; 63
 304:	1f 2f       	mov	r17, r31
 306:	f0 2d       	mov	r31, r0
 308:	0a c0       	rjmp	.+20     	; 0x31e <playSongMod+0xc6>
 30a:	0f 2e       	mov	r0, r31
 30c:	fd ec       	ldi	r31, 0xCD	; 205
 30e:	ef 2e       	mov	r14, r31
 310:	fc ec       	ldi	r31, 0xCC	; 204
 312:	ff 2e       	mov	r15, r31
 314:	fc ec       	ldi	r31, 0xCC	; 204
 316:	0f 2f       	mov	r16, r31
 318:	fd e3       	ldi	r31, 0x3D	; 61
 31a:	1f 2f       	mov	r17, r31
 31c:	f0 2d       	mov	r31, r0
		}
		else{
			speedMod = .1;
		}

		if(start_addr != 5){
 31e:	80 91 74 01 	lds	r24, 0x0174
 322:	90 91 75 01 	lds	r25, 0x0175
 326:	05 97       	sbiw	r24, 0x05	; 5
 328:	b9 f0       	breq	.+46     	; 0x358 <playSongMod+0x100>
			while(TCNT1 < timeInterval*speedMod);
 32a:	b6 01       	movw	r22, r12
 32c:	80 e0       	ldi	r24, 0x00	; 0
 32e:	90 e0       	ldi	r25, 0x00	; 0
 330:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <__floatunsisf>
 334:	a8 01       	movw	r20, r16
 336:	97 01       	movw	r18, r14
 338:	0e 94 af 03 	call	0x75e	; 0x75e <__mulsf3>
 33c:	7b 01       	movw	r14, r22
 33e:	8c 01       	movw	r16, r24
 340:	6c b5       	in	r22, 0x2c	; 44
 342:	7d b5       	in	r23, 0x2d	; 45
 344:	80 e0       	ldi	r24, 0x00	; 0
 346:	90 e0       	ldi	r25, 0x00	; 0
 348:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <__floatunsisf>
 34c:	a8 01       	movw	r20, r16
 34e:	97 01       	movw	r18, r14
 350:	0e 94 a9 04 	call	0x952	; 0x952 <__ltsf2>
 354:	87 fd       	sbrc	r24, 7
 356:	f4 cf       	rjmp	.-24     	; 0x340 <playSongMod+0xe8>
 358:	00 e0       	ldi	r16, 0x00	; 0
 35a:	10 e0       	ldi	r17, 0x00	; 0
		}


		
		for(int i = 0; i < 3; i++){
			midi_Transmit(midiData[i]);
 35c:	f8 01       	movw	r30, r16
 35e:	e6 58       	subi	r30, 0x86	; 134
 360:	fe 4f       	sbci	r31, 0xFE	; 254
 362:	80 81       	ld	r24, Z
 364:	90 e0       	ldi	r25, 0x00	; 0
 366:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
			if(i==1){
 36a:	01 30       	cpi	r16, 0x01	; 1
 36c:	11 05       	cpc	r17, r1
 36e:	19 f4       	brne	.+6      	; 0x376 <playSongMod+0x11e>
				PORTB = midiData[i];
 370:	80 91 7b 01 	lds	r24, 0x017B
 374:	88 bb       	out	0x18, r24	; 24
			while(TCNT1 < timeInterval*speedMod);
		}


		
		for(int i = 0; i < 3; i++){
 376:	0f 5f       	subi	r16, 0xFF	; 255
 378:	1f 4f       	sbci	r17, 0xFF	; 255
 37a:	03 30       	cpi	r16, 0x03	; 3
 37c:	11 05       	cpc	r17, r1
 37e:	71 f7       	brne	.-36     	; 0x35c <playSongMod+0x104>
	
}

void playSongMod(){
	
	while(start_addr < stop_addr){
 380:	40 91 74 01 	lds	r20, 0x0174
 384:	50 91 75 01 	lds	r21, 0x0175
 388:	80 91 76 01 	lds	r24, 0x0176
 38c:	90 91 77 01 	lds	r25, 0x0177
 390:	48 17       	cp	r20, r24
 392:	59 07       	cpc	r21, r25
 394:	08 f4       	brcc	.+2      	; 0x398 <playSongMod+0x140>
 396:	69 cf       	rjmp	.-302    	; 0x26a <playSongMod+0x12>
			if(i==1){
				PORTB = midiData[i];
			}
		}
	}
	start_addr = 0;
 398:	10 92 75 01 	sts	0x0175, r1
 39c:	10 92 74 01 	sts	0x0174, r1
	
}
 3a0:	df 91       	pop	r29
 3a2:	cf 91       	pop	r28
 3a4:	1f 91       	pop	r17
 3a6:	0f 91       	pop	r16
 3a8:	ff 90       	pop	r15
 3aa:	ef 90       	pop	r14
 3ac:	df 90       	pop	r13
 3ae:	cf 90       	pop	r12
 3b0:	08 95       	ret

000003b2 <modify>:
	playSong();
}


void modify(){
	playSongMod();
 3b2:	0e 94 2c 01 	call	0x258	; 0x258 <playSongMod>
}
 3b6:	08 95       	ret

000003b8 <playSong>:
	}
	
	
}

void playSong(){
 3b8:	0f 93       	push	r16
 3ba:	1f 93       	push	r17
 3bc:	cf 93       	push	r28
 3be:	df 93       	push	r29
 3c0:	42 c0       	rjmp	.+132    	; 0x446 <playSong+0x8e>
	
	while(start_addr < stop_addr){
 3c2:	40 e0       	ldi	r20, 0x00	; 0
 3c4:	50 e0       	ldi	r21, 0x00	; 0
	}
	
	
}

void playSong(){
 3c6:	ca 01       	movw	r24, r20
 3c8:	82 0f       	add	r24, r18
 3ca:	93 1f       	adc	r25, r19
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 3cc:	e1 99       	sbic	0x1c, 1	; 28
 3ce:	fe cf       	rjmp	.-4      	; 0x3cc <playSong+0x14>
	/* Set up address register */
	EEAR = uiAddress;
 3d0:	9f bb       	out	0x1f, r25	; 31
 3d2:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 3d4:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 3d6:	8d b3       	in	r24, 0x1d	; 29
	while(start_addr < stop_addr){
		

		for(int i = 0; i < 5; i++){

			midiData[i] = EEPROM_read(start_addr);
 3d8:	fa 01       	movw	r30, r20
 3da:	e6 58       	subi	r30, 0x86	; 134
 3dc:	fe 4f       	sbci	r31, 0xFE	; 254
 3de:	80 83       	st	Z, r24
			start_addr++;
			if(i==4){
 3e0:	44 30       	cpi	r20, 0x04	; 4
 3e2:	51 05       	cpc	r21, r1
 3e4:	11 f4       	brne	.+4      	; 0x3ea <playSong+0x32>
				TCNT1 = 0;
 3e6:	1d bc       	out	0x2d, r1	; 45
 3e8:	1c bc       	out	0x2c, r1	; 44
void playSong(){
	
	while(start_addr < stop_addr){
		

		for(int i = 0; i < 5; i++){
 3ea:	4f 5f       	subi	r20, 0xFF	; 255
 3ec:	5f 4f       	sbci	r21, 0xFF	; 255
 3ee:	45 30       	cpi	r20, 0x05	; 5
 3f0:	51 05       	cpc	r21, r1
 3f2:	49 f7       	brne	.-46     	; 0x3c6 <playSong+0xe>
 3f4:	2b 5f       	subi	r18, 0xFB	; 251
 3f6:	3f 4f       	sbci	r19, 0xFF	; 255
 3f8:	30 93 75 01 	sts	0x0175, r19
 3fc:	20 93 74 01 	sts	0x0174, r18
			}
		}

		uint16_t lsb = midiData[3];
		uint16_t msb = midiData[4];
		uint16_t timeInterval = lsb + (0xFF00 & (msb << 8) );
 400:	10 91 7e 01 	lds	r17, 0x017E
 404:	00 e0       	ldi	r16, 0x00	; 0
 406:	80 91 7d 01 	lds	r24, 0x017D
 40a:	a8 01       	movw	r20, r16
 40c:	48 0f       	add	r20, r24
 40e:	51 1d       	adc	r21, r1
		
		if(start_addr != 5){
 410:	25 30       	cpi	r18, 0x05	; 5
 412:	31 05       	cpc	r19, r1
 414:	29 f0       	breq	.+10     	; 0x420 <playSong+0x68>
			while(TCNT1 < timeInterval);
 416:	8c b5       	in	r24, 0x2c	; 44
 418:	9d b5       	in	r25, 0x2d	; 45
 41a:	84 17       	cp	r24, r20
 41c:	95 07       	cpc	r25, r21
 41e:	d8 f3       	brcs	.-10     	; 0x416 <playSong+0x5e>
 420:	c0 e0       	ldi	r28, 0x00	; 0
 422:	d0 e0       	ldi	r29, 0x00	; 0
		}
		
		for(int i = 0; i < 3; i++){
			midi_Transmit(midiData[i]);
 424:	fe 01       	movw	r30, r28
 426:	e6 58       	subi	r30, 0x86	; 134
 428:	fe 4f       	sbci	r31, 0xFE	; 254
 42a:	80 81       	ld	r24, Z
 42c:	90 e0       	ldi	r25, 0x00	; 0
 42e:	0e 94 a9 00 	call	0x152	; 0x152 <midi_Transmit>
			if(i==1){
 432:	c1 30       	cpi	r28, 0x01	; 1
 434:	d1 05       	cpc	r29, r1
 436:	19 f4       	brne	.+6      	; 0x43e <playSong+0x86>
				PORTB = midiData[i];
 438:	80 91 7b 01 	lds	r24, 0x017B
 43c:	88 bb       	out	0x18, r24	; 24
		
		if(start_addr != 5){
			while(TCNT1 < timeInterval);
		}
		
		for(int i = 0; i < 3; i++){
 43e:	21 96       	adiw	r28, 0x01	; 1
 440:	c3 30       	cpi	r28, 0x03	; 3
 442:	d1 05       	cpc	r29, r1
 444:	79 f7       	brne	.-34     	; 0x424 <playSong+0x6c>
	
}

void playSong(){
	
	while(start_addr < stop_addr){
 446:	20 91 74 01 	lds	r18, 0x0174
 44a:	30 91 75 01 	lds	r19, 0x0175
 44e:	80 91 76 01 	lds	r24, 0x0176
 452:	90 91 77 01 	lds	r25, 0x0177
 456:	28 17       	cp	r18, r24
 458:	39 07       	cpc	r19, r25
 45a:	08 f4       	brcc	.+2      	; 0x45e <playSong+0xa6>
 45c:	b2 cf       	rjmp	.-156    	; 0x3c2 <playSong+0xa>
			if(i==1){
				PORTB = midiData[i];
			}
		}
	}
	start_addr = 0;
 45e:	10 92 75 01 	sts	0x0175, r1
 462:	10 92 74 01 	sts	0x0174, r1
	
}
 466:	df 91       	pop	r29
 468:	cf 91       	pop	r28
 46a:	1f 91       	pop	r17
 46c:	0f 91       	pop	r16
 46e:	08 95       	ret

00000470 <playBack>:
}

void playBack(){
	//midiTransitTest();
	//eeprom_test();
	playSong();
 470:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <playSong>
}
 474:	08 95       	ret

00000476 <midi_Receive>:
	UDR = data;
}

unsigned char midi_Receive(void){
	/* Wait for data to be recieved */
	while( (PINA&0x04)&&(!(UCSRA & (1<<RXC)) ));
 476:	ca 9b       	sbis	0x19, 2	; 25
 478:	02 c0       	rjmp	.+4      	; 0x47e <midi_Receive+0x8>
 47a:	5f 9b       	sbis	0x0b, 7	; 11
 47c:	fc cf       	rjmp	.-8      	; 0x476 <midi_Receive>

	/* get and return data from buffer */
	return UDR;
 47e:	8c b1       	in	r24, 0x0c	; 12
}
 480:	08 95       	ret

00000482 <midi_Flush>:

/* flushs the buffer of the midi */
void midi_Flush(void){ 
 482:	01 c0       	rjmp	.+2      	; 0x486 <midi_Flush+0x4>
	unsigned char dummy;
	while (UCSRA & (1 << RXC) ) dummy = UDR;
 484:	8c b1       	in	r24, 0x0c	; 12
 486:	5f 99       	sbic	0x0b, 7	; 11
 488:	fd cf       	rjmp	.-6      	; 0x484 <midi_Flush+0x2>
}
 48a:	08 95       	ret

0000048c <midi_ReadUCSRC>:

unsigned char midi_ReadUCSRC(void){
	unsigned char ucsrc;
	/* read UCSRC */
	//note may need cli() to disable interrupts
	ucsrc = UBRRH;
 48c:	80 b5       	in	r24, 0x20	; 32
	ucsrc = UCSRC;
 48e:	80 b5       	in	r24, 0x20	; 32
	return ucsrc;
}
 490:	08 95       	ret

00000492 <TIM16_ReadTCNT1>:

unsigned char TIM16_ReadTCNT1(void){
	unsigned char sreg;
	unsigned char i;
	/* save gloval interrupt flag */
	sreg = SREG;
 492:	2f b7       	in	r18, 0x3f	; 63
	/* disable interrupts */
	cli();
 494:	f8 94       	cli
	/* read TCNT1 into i */
	i = TCNT1;
 496:	8c b5       	in	r24, 0x2c	; 44
 498:	9d b5       	in	r25, 0x2d	; 45
	/* restore global interrupt flag */
	SREG = sreg;
 49a:	2f bf       	out	0x3f, r18	; 63
	return i;
}
 49c:	08 95       	ret

0000049e <TIM16_WriteTCNT1>:

void TIM16_WriteTCNT1 (unsigned int i){
	unsigned char sreg;
	/* save global interrupt flag */
	sreg = SREG;
 49e:	2f b7       	in	r18, 0x3f	; 63
	/* disable interrupts */
	cli();
 4a0:	f8 94       	cli
	/* set tcnt1 to i */
	TCNT1 = i;
 4a2:	9d bd       	out	0x2d, r25	; 45
 4a4:	8c bd       	out	0x2c, r24	; 44
	/* restore global interrupt flag */
	SREG = sreg;
 4a6:	2f bf       	out	0x3f, r18	; 63
}
 4a8:	08 95       	ret

000004aa <EEPROM_write>:

void EEPROM_write(unsigned int uiAddress, unsigned char ucData){
	/* wait for completion of previous write */
	while (EECR & (1 <<EEWE));
 4aa:	e1 99       	sbic	0x1c, 1	; 28
 4ac:	fe cf       	rjmp	.-4      	; 0x4aa <EEPROM_write>

	
	/* Set up address and data registers */
	EEAR = uiAddress;
 4ae:	9f bb       	out	0x1f, r25	; 31
 4b0:	8e bb       	out	0x1e, r24	; 30
	EEDR = ucData;
 4b2:	6d bb       	out	0x1d, r22	; 29
	//char cSREG;
	//cSREG = SREG;
	//cli();

	/* Write logical one to EEMWE */
	EECR |= (1 << EEMWE);
 4b4:	e2 9a       	sbi	0x1c, 2	; 28
	/* Start eeporm write by setting EEWE */
	EECR |= (1 << EEWE);
 4b6:	e1 9a       	sbi	0x1c, 1	; 28
	//SREG = cSREG;
}
 4b8:	08 95       	ret

000004ba <writeSong2>:
	PORTB = EEPROM_read(9);
	_delay_ms(500);
}


void writeSong2(){
 4ba:	cf 93       	push	r28
 4bc:	df 93       	push	r29
 4be:	20 e0       	ldi	r18, 0x00	; 0
 4c0:	30 e0       	ldi	r19, 0x00	; 0
	UDR = data;
}

unsigned char midi_Receive(void){
	/* Wait for data to be recieved */
	while( (PINA&0x04)&&(!(UCSRA & (1<<RXC)) ));
 4c2:	ca 9b       	sbis	0x19, 2	; 25
 4c4:	02 c0       	rjmp	.+4      	; 0x4ca <writeSong2+0x10>
 4c6:	5f 9b       	sbis	0x0b, 7	; 11
 4c8:	fc cf       	rjmp	.-8      	; 0x4c2 <writeSong2+0x8>

	/* get and return data from buffer */
	return UDR;
 4ca:	8c b1       	in	r24, 0x0c	; 12

void writeSong2(){
	uint8_t lsb;
	uint8_t msb;
	for(int i = 0; i <3; i++){
		midiData[i] = midi_Receive();
 4cc:	f9 01       	movw	r30, r18
 4ce:	e6 58       	subi	r30, 0x86	; 134
 4d0:	fe 4f       	sbci	r31, 0xFE	; 254
 4d2:	80 83       	st	Z, r24
		if(i==0){
 4d4:	21 15       	cp	r18, r1
 4d6:	31 05       	cpc	r19, r1
 4d8:	39 f4       	brne	.+14     	; 0x4e8 <writeSong2+0x2e>
			 lsb = TCNT1&0xFF;
 4da:	8c b5       	in	r24, 0x2c	; 44
 4dc:	9d b5       	in	r25, 0x2d	; 45
 4de:	48 2f       	mov	r20, r24
			 msb = (TCNT1>>8);
 4e0:	8c b5       	in	r24, 0x2c	; 44
 4e2:	9d b5       	in	r25, 0x2d	; 45
			 TCNT1 = 0;
 4e4:	1d bc       	out	0x2d, r1	; 45
 4e6:	1c bc       	out	0x2c, r1	; 44


void writeSong2(){
	uint8_t lsb;
	uint8_t msb;
	for(int i = 0; i <3; i++){
 4e8:	2f 5f       	subi	r18, 0xFF	; 255
 4ea:	3f 4f       	sbci	r19, 0xFF	; 255
 4ec:	23 30       	cpi	r18, 0x03	; 3
 4ee:	31 05       	cpc	r19, r1
 4f0:	44 f3       	brlt	.-48     	; 0x4c2 <writeSong2+0x8>
			 lsb = TCNT1&0xFF;
			 msb = (TCNT1>>8);
			 TCNT1 = 0;
		}
	}
	midiData[3]= lsb;
 4f2:	40 93 7d 01 	sts	0x017D, r20
	midiData[4]= msb;
 4f6:	90 93 7e 01 	sts	0x017E, r25
	PORTB = midiData[1];
 4fa:	80 91 7b 01 	lds	r24, 0x017B
 4fe:	88 bb       	out	0x18, r24	; 24
	// unsigned char lsb = (0xFF & ((interval << 8) >> 8));
	// unsigned char msb = (0xFF & ((interval >> 8)));
	// midiData[3] = lsb;
	// midiData[4] = msb;

	stop_addr = eeprom_address;
 500:	80 91 72 01 	lds	r24, 0x0172
 504:	90 91 73 01 	lds	r25, 0x0173
 508:	90 93 77 01 	sts	0x0177, r25
 50c:	80 93 76 01 	sts	0x0176, r24
 510:	ca e7       	ldi	r28, 0x7A	; 122
 512:	d1 e0       	ldi	r29, 0x01	; 1
	for(int j= 0; j < 5; j++){
		EEPROM_write(eeprom_address, midiData[j]);
 514:	80 91 72 01 	lds	r24, 0x0172
 518:	90 91 73 01 	lds	r25, 0x0173
 51c:	69 91       	ld	r22, Y+
 51e:	0e 94 55 02 	call	0x4aa	; 0x4aa <EEPROM_write>
		eeprom_address++;		
 522:	80 91 72 01 	lds	r24, 0x0172
 526:	90 91 73 01 	lds	r25, 0x0173
 52a:	01 96       	adiw	r24, 0x01	; 1
 52c:	90 93 73 01 	sts	0x0173, r25
 530:	80 93 72 01 	sts	0x0172, r24
	// unsigned char msb = (0xFF & ((interval >> 8)));
	// midiData[3] = lsb;
	// midiData[4] = msb;

	stop_addr = eeprom_address;
	for(int j= 0; j < 5; j++){
 534:	81 e0       	ldi	r24, 0x01	; 1
 536:	cf 37       	cpi	r28, 0x7F	; 127
 538:	d8 07       	cpc	r29, r24
 53a:	61 f7       	brne	.-40     	; 0x514 <writeSong2+0x5a>
		EEPROM_write(eeprom_address, midiData[j]);
		eeprom_address++;		
	}
	
	
}
 53c:	df 91       	pop	r29
 53e:	cf 91       	pop	r28
 540:	08 95       	ret

00000542 <record>:
    }
}
/***** Main Methods *****/

void record(){
	 writeSong2();
 542:	0e 94 5d 02 	call	0x4ba	; 0x4ba <writeSong2>
	//midiTransitTest();
}
 546:	08 95       	ret

00000548 <main>:
void playSong();
void playSong2();


/***** Main Loop *****/
int main(void){
 548:	1f 93       	push	r17
	UBRRL = (unsigned char) baudrate;
	UCSRB = (1 << TXEN) | (1 << RXEN);
	UCSRC = (1 << URSEL )|(0 << USBS) | (3 << UCSZ0); //only use 8 bit words
}
void setupPins(){
	DDRB = 0xFF;  //Set outp1ts
 54a:	8f ef       	ldi	r24, 0xFF	; 255
 54c:	87 bb       	out	0x17, r24	; 23
	DDRA = 0x00;  //Set inputs
 54e:	1a ba       	out	0x1a, r1	; 26
	PORTB = 0x00; //Turns all leds off
 550:	18 ba       	out	0x18, r1	; 24
	PORTA = 0x07; // sets inputs to return 5v on PA0, PA1, PA2
 552:	17 e0       	ldi	r17, 0x07	; 7
 554:	1b bb       	out	0x1b, r17	; 27
	DDRD = 0x00;
 556:	11 ba       	out	0x11, r1	; 17


/***** Main Loop *****/
int main(void){
   setupPins();
   setupTimer();
 558:	0e 94 5d 00 	call	0xba	; 0xba <setupTimer>
	PORTB = 0x00; //Turns all leds off
	PORTA = 0x07; // sets inputs to return 5v on PA0, PA1, PA2
	DDRD = 0x00;
}
void setupAnalog(){
	ADMUX = (1 << REFS0) | (1<< MUX0) | (1<< MUX1) | (1<< MUX2); // sets the analog input of the photosensor to 0-5v, sets to look at the 7th analog pin.
 55c:	87 e4       	ldi	r24, 0x47	; 71
 55e:	87 b9       	out	0x07, r24	; 7
	ADCSRA =  (1 << ADEN) | (1<< ADPS2) | (1<< ADPS1) | (1<< ADPS0); // ADEN turns ADC on; ADPS sets prescaler to 128;
 560:	87 e8       	ldi	r24, 0x87	; 135
 562:	86 b9       	out	0x06, r24	; 6


/***** Setup Methods *****/

void setupMIDI(unsigned int baudrate){
	UBRRH = (unsigned char) (baudrate >> 8);
 564:	10 bc       	out	0x20, r1	; 32
	UBRRL = (unsigned char) baudrate;
 566:	19 b9       	out	0x09, r17	; 9
	UCSRB = (1 << TXEN) | (1 << RXEN);
 568:	88 e1       	ldi	r24, 0x18	; 24
 56a:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1 << URSEL )|(0 << USBS) | (3 << UCSZ0); //only use 8 bit words
 56c:	86 e8       	ldi	r24, 0x86	; 134
 56e:	80 bd       	out	0x20, r24	; 32
   setupTimer();
   setupAnalog();
   setupMIDI(BUAD_PRESCALE);

    while(1){
		uint8_t rec = PINA & 0x04;
 570:	89 b3       	in	r24, 0x19	; 25
		uint8_t play = PINA & 0x02;
 572:	99 b3       	in	r25, 0x19	; 25
 574:	92 70       	andi	r25, 0x02	; 2
		uint8_t mod = PINA & 0x01;
 576:	29 b3       	in	r18, 0x19	; 25
	
		if(rec && !play){
 578:	82 ff       	sbrs	r24, 2
 57a:	05 c0       	rjmp	.+10     	; 0x586 <main+0x3e>
 57c:	99 23       	and	r25, r25
 57e:	c1 f7       	brne	.-16     	; 0x570 <main+0x28>
    }
}
/***** Main Methods *****/

void record(){
	 writeSong2();
 580:	0e 94 5d 02 	call	0x4ba	; 0x4ba <writeSong2>
 584:	f5 cf       	rjmp	.-22     	; 0x570 <main+0x28>
		uint8_t mod = PINA & 0x01;
	
		if(rec && !play){
			record();
		}
		if(play && !rec){
 586:	99 23       	and	r25, r25
 588:	99 f3       	breq	.-26     	; 0x570 <main+0x28>
			if (mod){ // Modify Mode
 58a:	20 ff       	sbrs	r18, 0
 58c:	03 c0       	rjmp	.+6      	; 0x594 <main+0x4c>
	playSong();
}


void modify(){
	playSongMod();
 58e:	0e 94 2c 01 	call	0x258	; 0x258 <playSongMod>
 592:	ee cf       	rjmp	.-36     	; 0x570 <main+0x28>
}

void playBack(){
	//midiTransitTest();
	//eeprom_test();
	playSong();
 594:	0e 94 dc 01 	call	0x3b8	; 0x3b8 <playSong>
 598:	eb cf       	rjmp	.-42     	; 0x570 <main+0x28>

0000059a <eeprom_test>:




void eeprom_test(){
	EEPROM_write(1, 1);
 59a:	81 e0       	ldi	r24, 0x01	; 1
 59c:	90 e0       	ldi	r25, 0x00	; 0
 59e:	61 e0       	ldi	r22, 0x01	; 1
 5a0:	0e 94 55 02 	call	0x4aa	; 0x4aa <EEPROM_write>
	EEPROM_write(2, 2);
 5a4:	82 e0       	ldi	r24, 0x02	; 2
 5a6:	90 e0       	ldi	r25, 0x00	; 0
 5a8:	62 e0       	ldi	r22, 0x02	; 2
 5aa:	0e 94 55 02 	call	0x4aa	; 0x4aa <EEPROM_write>
	EEPROM_write(3, 3);
 5ae:	83 e0       	ldi	r24, 0x03	; 3
 5b0:	90 e0       	ldi	r25, 0x00	; 0
 5b2:	63 e0       	ldi	r22, 0x03	; 3
 5b4:	0e 94 55 02 	call	0x4aa	; 0x4aa <EEPROM_write>
	EEPROM_write(4, 4);
 5b8:	84 e0       	ldi	r24, 0x04	; 4
 5ba:	90 e0       	ldi	r25, 0x00	; 0
 5bc:	64 e0       	ldi	r22, 0x04	; 4
 5be:	0e 94 55 02 	call	0x4aa	; 0x4aa <EEPROM_write>
	EEPROM_write(5, 5);
 5c2:	85 e0       	ldi	r24, 0x05	; 5
 5c4:	90 e0       	ldi	r25, 0x00	; 0
 5c6:	65 e0       	ldi	r22, 0x05	; 5
 5c8:	0e 94 55 02 	call	0x4aa	; 0x4aa <EEPROM_write>
	EEPROM_write(6, 6);
 5cc:	86 e0       	ldi	r24, 0x06	; 6
 5ce:	90 e0       	ldi	r25, 0x00	; 0
 5d0:	66 e0       	ldi	r22, 0x06	; 6
 5d2:	0e 94 55 02 	call	0x4aa	; 0x4aa <EEPROM_write>
	EEPROM_write(7, 7);
 5d6:	87 e0       	ldi	r24, 0x07	; 7
 5d8:	90 e0       	ldi	r25, 0x00	; 0
 5da:	67 e0       	ldi	r22, 0x07	; 7
 5dc:	0e 94 55 02 	call	0x4aa	; 0x4aa <EEPROM_write>
	EEPROM_write(8, 8);
 5e0:	88 e0       	ldi	r24, 0x08	; 8
 5e2:	90 e0       	ldi	r25, 0x00	; 0
 5e4:	68 e0       	ldi	r22, 0x08	; 8
 5e6:	0e 94 55 02 	call	0x4aa	; 0x4aa <EEPROM_write>
	EEPROM_write(9, 9);
 5ea:	89 e0       	ldi	r24, 0x09	; 9
 5ec:	90 e0       	ldi	r25, 0x00	; 0
 5ee:	69 e0       	ldi	r22, 0x09	; 9
 5f0:	0e 94 55 02 	call	0x4aa	; 0x4aa <EEPROM_write>
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 5f4:	e1 99       	sbic	0x1c, 1	; 28
 5f6:	fe cf       	rjmp	.-4      	; 0x5f4 <eeprom_test+0x5a>
	/* Set up address register */
	EEAR = uiAddress;
 5f8:	81 e0       	ldi	r24, 0x01	; 1
 5fa:	90 e0       	ldi	r25, 0x00	; 0
 5fc:	9f bb       	out	0x1f, r25	; 31
 5fe:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 600:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 602:	8d b3       	in	r24, 0x1d	; 29
	EEPROM_write(5, 5);
	EEPROM_write(6, 6);
	EEPROM_write(7, 7);
	EEPROM_write(8, 8);
	EEPROM_write(9, 9);
	PORTB = EEPROM_read(1);
 604:	88 bb       	out	0x18, r24	; 24
 606:	88 e8       	ldi	r24, 0x88	; 136
 608:	93 e1       	ldi	r25, 0x13	; 19
 60a:	24 e6       	ldi	r18, 0x64	; 100
 60c:	30 e0       	ldi	r19, 0x00	; 0
 60e:	f9 01       	movw	r30, r18
 610:	31 97       	sbiw	r30, 0x01	; 1
 612:	f1 f7       	brne	.-4      	; 0x610 <eeprom_test+0x76>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 614:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 616:	d9 f7       	brne	.-10     	; 0x60e <eeprom_test+0x74>
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 618:	e1 99       	sbic	0x1c, 1	; 28
 61a:	fe cf       	rjmp	.-4      	; 0x618 <eeprom_test+0x7e>
	/* Set up address register */
	EEAR = uiAddress;
 61c:	82 e0       	ldi	r24, 0x02	; 2
 61e:	90 e0       	ldi	r25, 0x00	; 0
 620:	9f bb       	out	0x1f, r25	; 31
 622:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 624:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 626:	8d b3       	in	r24, 0x1d	; 29
	EEPROM_write(7, 7);
	EEPROM_write(8, 8);
	EEPROM_write(9, 9);
	PORTB = EEPROM_read(1);
	_delay_ms(500);
	PORTB = EEPROM_read(2);
 628:	88 bb       	out	0x18, r24	; 24
 62a:	88 e8       	ldi	r24, 0x88	; 136
 62c:	93 e1       	ldi	r25, 0x13	; 19
 62e:	24 e6       	ldi	r18, 0x64	; 100
 630:	30 e0       	ldi	r19, 0x00	; 0
 632:	f9 01       	movw	r30, r18
 634:	31 97       	sbiw	r30, 0x01	; 1
 636:	f1 f7       	brne	.-4      	; 0x634 <eeprom_test+0x9a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 638:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 63a:	d9 f7       	brne	.-10     	; 0x632 <eeprom_test+0x98>
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 63c:	e1 99       	sbic	0x1c, 1	; 28
 63e:	fe cf       	rjmp	.-4      	; 0x63c <eeprom_test+0xa2>
	/* Set up address register */
	EEAR = uiAddress;
 640:	83 e0       	ldi	r24, 0x03	; 3
 642:	90 e0       	ldi	r25, 0x00	; 0
 644:	9f bb       	out	0x1f, r25	; 31
 646:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 648:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 64a:	8d b3       	in	r24, 0x1d	; 29
	EEPROM_write(9, 9);
	PORTB = EEPROM_read(1);
	_delay_ms(500);
	PORTB = EEPROM_read(2);
	_delay_ms(500);
	PORTB = EEPROM_read(3);
 64c:	88 bb       	out	0x18, r24	; 24
 64e:	88 e8       	ldi	r24, 0x88	; 136
 650:	93 e1       	ldi	r25, 0x13	; 19
 652:	24 e6       	ldi	r18, 0x64	; 100
 654:	30 e0       	ldi	r19, 0x00	; 0
 656:	f9 01       	movw	r30, r18
 658:	31 97       	sbiw	r30, 0x01	; 1
 65a:	f1 f7       	brne	.-4      	; 0x658 <eeprom_test+0xbe>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 65c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 65e:	d9 f7       	brne	.-10     	; 0x656 <eeprom_test+0xbc>
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 660:	e1 99       	sbic	0x1c, 1	; 28
 662:	fe cf       	rjmp	.-4      	; 0x660 <eeprom_test+0xc6>
	/* Set up address register */
	EEAR = uiAddress;
 664:	84 e0       	ldi	r24, 0x04	; 4
 666:	90 e0       	ldi	r25, 0x00	; 0
 668:	9f bb       	out	0x1f, r25	; 31
 66a:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 66c:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 66e:	8d b3       	in	r24, 0x1d	; 29
	_delay_ms(500);
	PORTB = EEPROM_read(2);
	_delay_ms(500);
	PORTB = EEPROM_read(3);
	_delay_ms(500);
	PORTB = EEPROM_read(4);
 670:	88 bb       	out	0x18, r24	; 24
 672:	88 e8       	ldi	r24, 0x88	; 136
 674:	93 e1       	ldi	r25, 0x13	; 19
 676:	24 e6       	ldi	r18, 0x64	; 100
 678:	30 e0       	ldi	r19, 0x00	; 0
 67a:	f9 01       	movw	r30, r18
 67c:	31 97       	sbiw	r30, 0x01	; 1
 67e:	f1 f7       	brne	.-4      	; 0x67c <eeprom_test+0xe2>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 680:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 682:	d9 f7       	brne	.-10     	; 0x67a <eeprom_test+0xe0>
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 684:	e1 99       	sbic	0x1c, 1	; 28
 686:	fe cf       	rjmp	.-4      	; 0x684 <eeprom_test+0xea>
	/* Set up address register */
	EEAR = uiAddress;
 688:	85 e0       	ldi	r24, 0x05	; 5
 68a:	90 e0       	ldi	r25, 0x00	; 0
 68c:	9f bb       	out	0x1f, r25	; 31
 68e:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 690:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 692:	8d b3       	in	r24, 0x1d	; 29
	_delay_ms(500);
	PORTB = EEPROM_read(3);
	_delay_ms(500);
	PORTB = EEPROM_read(4);
	_delay_ms(500);
	PORTB = EEPROM_read(5);
 694:	88 bb       	out	0x18, r24	; 24
 696:	88 e8       	ldi	r24, 0x88	; 136
 698:	93 e1       	ldi	r25, 0x13	; 19
 69a:	24 e6       	ldi	r18, 0x64	; 100
 69c:	30 e0       	ldi	r19, 0x00	; 0
 69e:	f9 01       	movw	r30, r18
 6a0:	31 97       	sbiw	r30, 0x01	; 1
 6a2:	f1 f7       	brne	.-4      	; 0x6a0 <eeprom_test+0x106>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 6a4:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 6a6:	d9 f7       	brne	.-10     	; 0x69e <eeprom_test+0x104>
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 6a8:	e1 99       	sbic	0x1c, 1	; 28
 6aa:	fe cf       	rjmp	.-4      	; 0x6a8 <eeprom_test+0x10e>
	/* Set up address register */
	EEAR = uiAddress;
 6ac:	86 e0       	ldi	r24, 0x06	; 6
 6ae:	90 e0       	ldi	r25, 0x00	; 0
 6b0:	9f bb       	out	0x1f, r25	; 31
 6b2:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 6b4:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 6b6:	8d b3       	in	r24, 0x1d	; 29
	_delay_ms(500);
	PORTB = EEPROM_read(4);
	_delay_ms(500);
	PORTB = EEPROM_read(5);
	_delay_ms(500);
	PORTB = EEPROM_read(6);
 6b8:	88 bb       	out	0x18, r24	; 24
 6ba:	88 e8       	ldi	r24, 0x88	; 136
 6bc:	93 e1       	ldi	r25, 0x13	; 19
 6be:	24 e6       	ldi	r18, 0x64	; 100
 6c0:	30 e0       	ldi	r19, 0x00	; 0
 6c2:	f9 01       	movw	r30, r18
 6c4:	31 97       	sbiw	r30, 0x01	; 1
 6c6:	f1 f7       	brne	.-4      	; 0x6c4 <eeprom_test+0x12a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 6c8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 6ca:	d9 f7       	brne	.-10     	; 0x6c2 <eeprom_test+0x128>
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 6cc:	e1 99       	sbic	0x1c, 1	; 28
 6ce:	fe cf       	rjmp	.-4      	; 0x6cc <eeprom_test+0x132>
	/* Set up address register */
	EEAR = uiAddress;
 6d0:	87 e0       	ldi	r24, 0x07	; 7
 6d2:	90 e0       	ldi	r25, 0x00	; 0
 6d4:	9f bb       	out	0x1f, r25	; 31
 6d6:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 6d8:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 6da:	8d b3       	in	r24, 0x1d	; 29
	_delay_ms(500);
	PORTB = EEPROM_read(5);
	_delay_ms(500);
	PORTB = EEPROM_read(6);
	_delay_ms(500);
	PORTB = EEPROM_read(7);
 6dc:	88 bb       	out	0x18, r24	; 24
 6de:	88 e8       	ldi	r24, 0x88	; 136
 6e0:	93 e1       	ldi	r25, 0x13	; 19
 6e2:	24 e6       	ldi	r18, 0x64	; 100
 6e4:	30 e0       	ldi	r19, 0x00	; 0
 6e6:	f9 01       	movw	r30, r18
 6e8:	31 97       	sbiw	r30, 0x01	; 1
 6ea:	f1 f7       	brne	.-4      	; 0x6e8 <eeprom_test+0x14e>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 6ec:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 6ee:	d9 f7       	brne	.-10     	; 0x6e6 <eeprom_test+0x14c>
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 6f0:	e1 99       	sbic	0x1c, 1	; 28
 6f2:	fe cf       	rjmp	.-4      	; 0x6f0 <eeprom_test+0x156>
	/* Set up address register */
	EEAR = uiAddress;
 6f4:	88 e0       	ldi	r24, 0x08	; 8
 6f6:	90 e0       	ldi	r25, 0x00	; 0
 6f8:	9f bb       	out	0x1f, r25	; 31
 6fa:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 6fc:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 6fe:	8d b3       	in	r24, 0x1d	; 29
	_delay_ms(500);
	PORTB = EEPROM_read(6);
	_delay_ms(500);
	PORTB = EEPROM_read(7);
	_delay_ms(500);
	PORTB = EEPROM_read(8);
 700:	88 bb       	out	0x18, r24	; 24
 702:	88 e8       	ldi	r24, 0x88	; 136
 704:	93 e1       	ldi	r25, 0x13	; 19
 706:	24 e6       	ldi	r18, 0x64	; 100
 708:	30 e0       	ldi	r19, 0x00	; 0
 70a:	f9 01       	movw	r30, r18
 70c:	31 97       	sbiw	r30, 0x01	; 1
 70e:	f1 f7       	brne	.-4      	; 0x70c <eeprom_test+0x172>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 710:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 712:	d9 f7       	brne	.-10     	; 0x70a <eeprom_test+0x170>
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 714:	e1 99       	sbic	0x1c, 1	; 28
 716:	fe cf       	rjmp	.-4      	; 0x714 <eeprom_test+0x17a>
	/* Set up address register */
	EEAR = uiAddress;
 718:	89 e0       	ldi	r24, 0x09	; 9
 71a:	90 e0       	ldi	r25, 0x00	; 0
 71c:	9f bb       	out	0x1f, r25	; 31
 71e:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 720:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 722:	8d b3       	in	r24, 0x1d	; 29
	_delay_ms(500);
	PORTB = EEPROM_read(7);
	_delay_ms(500);
	PORTB = EEPROM_read(8);
	_delay_ms(500);
	PORTB = EEPROM_read(9);
 724:	88 bb       	out	0x18, r24	; 24
 726:	88 e8       	ldi	r24, 0x88	; 136
 728:	93 e1       	ldi	r25, 0x13	; 19
 72a:	24 e6       	ldi	r18, 0x64	; 100
 72c:	30 e0       	ldi	r19, 0x00	; 0
 72e:	f9 01       	movw	r30, r18
 730:	31 97       	sbiw	r30, 0x01	; 1
 732:	f1 f7       	brne	.-4      	; 0x730 <eeprom_test+0x196>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 734:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 736:	d9 f7       	brne	.-10     	; 0x72e <eeprom_test+0x194>
	_delay_ms(500);
}
 738:	08 95       	ret

0000073a <EEPROM_read>:
	//SREG = cSREG;
}

unsigned char EEPROM_read(unsigned int uiAddress){
	/* wait for completion of previous write */
	while(EECR & (1<< EEWE));
 73a:	e1 99       	sbic	0x1c, 1	; 28
 73c:	fe cf       	rjmp	.-4      	; 0x73a <EEPROM_read>
	/* Set up address register */
	EEAR = uiAddress;
 73e:	9f bb       	out	0x1f, r25	; 31
 740:	8e bb       	out	0x1e, r24	; 30
	//char cSREG;
	//cSREG = SREG;
	//cli();
	/* Start eeprom read by writing EERE */
	EECR |= (1<< EERE);
 742:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	//SREG = cSREG;
	return EEDR;
 744:	8d b3       	in	r24, 0x1d	; 29
}
 746:	08 95       	ret

00000748 <__vector_8>:

/***** Timer Interrupts *****/

ISR(TIMER1_COMPB_vect){
 748:	1f 92       	push	r1
 74a:	0f 92       	push	r0
 74c:	0f b6       	in	r0, 0x3f	; 63
 74e:	0f 92       	push	r0
 750:	11 24       	eor	r1, r1
	PORTB = 0x00; // blink
 752:	18 ba       	out	0x18, r1	; 24
	 //Reset timer
 754:	0f 90       	pop	r0
 756:	0f be       	out	0x3f, r0	; 63
 758:	0f 90       	pop	r0
 75a:	1f 90       	pop	r1
 75c:	18 95       	reti

0000075e <__mulsf3>:
 75e:	a0 e2       	ldi	r26, 0x20	; 32
 760:	b0 e0       	ldi	r27, 0x00	; 0
 762:	e5 eb       	ldi	r30, 0xB5	; 181
 764:	f3 e0       	ldi	r31, 0x03	; 3
 766:	0c 94 47 07 	jmp	0xe8e	; 0xe8e <__prologue_saves__>
 76a:	69 83       	std	Y+1, r22	; 0x01
 76c:	7a 83       	std	Y+2, r23	; 0x02
 76e:	8b 83       	std	Y+3, r24	; 0x03
 770:	9c 83       	std	Y+4, r25	; 0x04
 772:	2d 83       	std	Y+5, r18	; 0x05
 774:	3e 83       	std	Y+6, r19	; 0x06
 776:	4f 83       	std	Y+7, r20	; 0x07
 778:	58 87       	std	Y+8, r21	; 0x08
 77a:	ce 01       	movw	r24, r28
 77c:	01 96       	adiw	r24, 0x01	; 1
 77e:	be 01       	movw	r22, r28
 780:	67 5f       	subi	r22, 0xF7	; 247
 782:	7f 4f       	sbci	r23, 0xFF	; 255
 784:	0e 94 76 06 	call	0xcec	; 0xcec <__unpack_f>
 788:	ce 01       	movw	r24, r28
 78a:	05 96       	adiw	r24, 0x05	; 5
 78c:	be 01       	movw	r22, r28
 78e:	6f 5e       	subi	r22, 0xEF	; 239
 790:	7f 4f       	sbci	r23, 0xFF	; 255
 792:	0e 94 76 06 	call	0xcec	; 0xcec <__unpack_f>
 796:	99 85       	ldd	r25, Y+9	; 0x09
 798:	92 30       	cpi	r25, 0x02	; 2
 79a:	88 f0       	brcs	.+34     	; 0x7be <__mulsf3+0x60>
 79c:	89 89       	ldd	r24, Y+17	; 0x11
 79e:	82 30       	cpi	r24, 0x02	; 2
 7a0:	c8 f0       	brcs	.+50     	; 0x7d4 <__mulsf3+0x76>
 7a2:	94 30       	cpi	r25, 0x04	; 4
 7a4:	19 f4       	brne	.+6      	; 0x7ac <__mulsf3+0x4e>
 7a6:	82 30       	cpi	r24, 0x02	; 2
 7a8:	51 f4       	brne	.+20     	; 0x7be <__mulsf3+0x60>
 7aa:	04 c0       	rjmp	.+8      	; 0x7b4 <__mulsf3+0x56>
 7ac:	84 30       	cpi	r24, 0x04	; 4
 7ae:	29 f4       	brne	.+10     	; 0x7ba <__mulsf3+0x5c>
 7b0:	92 30       	cpi	r25, 0x02	; 2
 7b2:	81 f4       	brne	.+32     	; 0x7d4 <__mulsf3+0x76>
 7b4:	80 e6       	ldi	r24, 0x60	; 96
 7b6:	90 e0       	ldi	r25, 0x00	; 0
 7b8:	c6 c0       	rjmp	.+396    	; 0x946 <__stack+0xe7>
 7ba:	92 30       	cpi	r25, 0x02	; 2
 7bc:	49 f4       	brne	.+18     	; 0x7d0 <__mulsf3+0x72>
 7be:	20 e0       	ldi	r18, 0x00	; 0
 7c0:	9a 85       	ldd	r25, Y+10	; 0x0a
 7c2:	8a 89       	ldd	r24, Y+18	; 0x12
 7c4:	98 13       	cpse	r25, r24
 7c6:	21 e0       	ldi	r18, 0x01	; 1
 7c8:	2a 87       	std	Y+10, r18	; 0x0a
 7ca:	ce 01       	movw	r24, r28
 7cc:	09 96       	adiw	r24, 0x09	; 9
 7ce:	bb c0       	rjmp	.+374    	; 0x946 <__stack+0xe7>
 7d0:	82 30       	cpi	r24, 0x02	; 2
 7d2:	49 f4       	brne	.+18     	; 0x7e6 <__mulsf3+0x88>
 7d4:	20 e0       	ldi	r18, 0x00	; 0
 7d6:	9a 85       	ldd	r25, Y+10	; 0x0a
 7d8:	8a 89       	ldd	r24, Y+18	; 0x12
 7da:	98 13       	cpse	r25, r24
 7dc:	21 e0       	ldi	r18, 0x01	; 1
 7de:	2a 8b       	std	Y+18, r18	; 0x12
 7e0:	ce 01       	movw	r24, r28
 7e2:	41 96       	adiw	r24, 0x11	; 17
 7e4:	b0 c0       	rjmp	.+352    	; 0x946 <__stack+0xe7>
 7e6:	2d 84       	ldd	r2, Y+13	; 0x0d
 7e8:	3e 84       	ldd	r3, Y+14	; 0x0e
 7ea:	4f 84       	ldd	r4, Y+15	; 0x0f
 7ec:	58 88       	ldd	r5, Y+16	; 0x10
 7ee:	6d 88       	ldd	r6, Y+21	; 0x15
 7f0:	7e 88       	ldd	r7, Y+22	; 0x16
 7f2:	8f 88       	ldd	r8, Y+23	; 0x17
 7f4:	98 8c       	ldd	r9, Y+24	; 0x18
 7f6:	ee 24       	eor	r14, r14
 7f8:	ff 24       	eor	r15, r15
 7fa:	87 01       	movw	r16, r14
 7fc:	aa 24       	eor	r10, r10
 7fe:	bb 24       	eor	r11, r11
 800:	65 01       	movw	r12, r10
 802:	40 e0       	ldi	r20, 0x00	; 0
 804:	50 e0       	ldi	r21, 0x00	; 0
 806:	60 e0       	ldi	r22, 0x00	; 0
 808:	70 e0       	ldi	r23, 0x00	; 0
 80a:	e0 e0       	ldi	r30, 0x00	; 0
 80c:	f0 e0       	ldi	r31, 0x00	; 0
 80e:	c1 01       	movw	r24, r2
 810:	81 70       	andi	r24, 0x01	; 1
 812:	90 70       	andi	r25, 0x00	; 0
 814:	89 2b       	or	r24, r25
 816:	e9 f0       	breq	.+58     	; 0x852 <__mulsf3+0xf4>
 818:	e6 0c       	add	r14, r6
 81a:	f7 1c       	adc	r15, r7
 81c:	08 1d       	adc	r16, r8
 81e:	19 1d       	adc	r17, r9
 820:	9a 01       	movw	r18, r20
 822:	ab 01       	movw	r20, r22
 824:	2a 0d       	add	r18, r10
 826:	3b 1d       	adc	r19, r11
 828:	4c 1d       	adc	r20, r12
 82a:	5d 1d       	adc	r21, r13
 82c:	80 e0       	ldi	r24, 0x00	; 0
 82e:	90 e0       	ldi	r25, 0x00	; 0
 830:	a0 e0       	ldi	r26, 0x00	; 0
 832:	b0 e0       	ldi	r27, 0x00	; 0
 834:	e6 14       	cp	r14, r6
 836:	f7 04       	cpc	r15, r7
 838:	08 05       	cpc	r16, r8
 83a:	19 05       	cpc	r17, r9
 83c:	20 f4       	brcc	.+8      	; 0x846 <__mulsf3+0xe8>
 83e:	81 e0       	ldi	r24, 0x01	; 1
 840:	90 e0       	ldi	r25, 0x00	; 0
 842:	a0 e0       	ldi	r26, 0x00	; 0
 844:	b0 e0       	ldi	r27, 0x00	; 0
 846:	ba 01       	movw	r22, r20
 848:	a9 01       	movw	r20, r18
 84a:	48 0f       	add	r20, r24
 84c:	59 1f       	adc	r21, r25
 84e:	6a 1f       	adc	r22, r26
 850:	7b 1f       	adc	r23, r27
 852:	aa 0c       	add	r10, r10
 854:	bb 1c       	adc	r11, r11
 856:	cc 1c       	adc	r12, r12
 858:	dd 1c       	adc	r13, r13
 85a:	97 fe       	sbrs	r9, 7
 85c:	08 c0       	rjmp	.+16     	; 0x86e <__stack+0xf>
 85e:	81 e0       	ldi	r24, 0x01	; 1
 860:	90 e0       	ldi	r25, 0x00	; 0
 862:	a0 e0       	ldi	r26, 0x00	; 0
 864:	b0 e0       	ldi	r27, 0x00	; 0
 866:	a8 2a       	or	r10, r24
 868:	b9 2a       	or	r11, r25
 86a:	ca 2a       	or	r12, r26
 86c:	db 2a       	or	r13, r27
 86e:	31 96       	adiw	r30, 0x01	; 1
 870:	e0 32       	cpi	r30, 0x20	; 32
 872:	f1 05       	cpc	r31, r1
 874:	49 f0       	breq	.+18     	; 0x888 <__stack+0x29>
 876:	66 0c       	add	r6, r6
 878:	77 1c       	adc	r7, r7
 87a:	88 1c       	adc	r8, r8
 87c:	99 1c       	adc	r9, r9
 87e:	56 94       	lsr	r5
 880:	47 94       	ror	r4
 882:	37 94       	ror	r3
 884:	27 94       	ror	r2
 886:	c3 cf       	rjmp	.-122    	; 0x80e <__mulsf3+0xb0>
 888:	fa 85       	ldd	r31, Y+10	; 0x0a
 88a:	ea 89       	ldd	r30, Y+18	; 0x12
 88c:	2b 89       	ldd	r18, Y+19	; 0x13
 88e:	3c 89       	ldd	r19, Y+20	; 0x14
 890:	8b 85       	ldd	r24, Y+11	; 0x0b
 892:	9c 85       	ldd	r25, Y+12	; 0x0c
 894:	28 0f       	add	r18, r24
 896:	39 1f       	adc	r19, r25
 898:	2e 5f       	subi	r18, 0xFE	; 254
 89a:	3f 4f       	sbci	r19, 0xFF	; 255
 89c:	17 c0       	rjmp	.+46     	; 0x8cc <__stack+0x6d>
 89e:	ca 01       	movw	r24, r20
 8a0:	81 70       	andi	r24, 0x01	; 1
 8a2:	90 70       	andi	r25, 0x00	; 0
 8a4:	89 2b       	or	r24, r25
 8a6:	61 f0       	breq	.+24     	; 0x8c0 <__stack+0x61>
 8a8:	16 95       	lsr	r17
 8aa:	07 95       	ror	r16
 8ac:	f7 94       	ror	r15
 8ae:	e7 94       	ror	r14
 8b0:	80 e0       	ldi	r24, 0x00	; 0
 8b2:	90 e0       	ldi	r25, 0x00	; 0
 8b4:	a0 e0       	ldi	r26, 0x00	; 0
 8b6:	b0 e8       	ldi	r27, 0x80	; 128
 8b8:	e8 2a       	or	r14, r24
 8ba:	f9 2a       	or	r15, r25
 8bc:	0a 2b       	or	r16, r26
 8be:	1b 2b       	or	r17, r27
 8c0:	76 95       	lsr	r23
 8c2:	67 95       	ror	r22
 8c4:	57 95       	ror	r21
 8c6:	47 95       	ror	r20
 8c8:	2f 5f       	subi	r18, 0xFF	; 255
 8ca:	3f 4f       	sbci	r19, 0xFF	; 255
 8cc:	77 fd       	sbrc	r23, 7
 8ce:	e7 cf       	rjmp	.-50     	; 0x89e <__stack+0x3f>
 8d0:	0c c0       	rjmp	.+24     	; 0x8ea <__stack+0x8b>
 8d2:	44 0f       	add	r20, r20
 8d4:	55 1f       	adc	r21, r21
 8d6:	66 1f       	adc	r22, r22
 8d8:	77 1f       	adc	r23, r23
 8da:	17 fd       	sbrc	r17, 7
 8dc:	41 60       	ori	r20, 0x01	; 1
 8de:	ee 0c       	add	r14, r14
 8e0:	ff 1c       	adc	r15, r15
 8e2:	00 1f       	adc	r16, r16
 8e4:	11 1f       	adc	r17, r17
 8e6:	21 50       	subi	r18, 0x01	; 1
 8e8:	30 40       	sbci	r19, 0x00	; 0
 8ea:	40 30       	cpi	r20, 0x00	; 0
 8ec:	90 e0       	ldi	r25, 0x00	; 0
 8ee:	59 07       	cpc	r21, r25
 8f0:	90 e0       	ldi	r25, 0x00	; 0
 8f2:	69 07       	cpc	r22, r25
 8f4:	90 e4       	ldi	r25, 0x40	; 64
 8f6:	79 07       	cpc	r23, r25
 8f8:	60 f3       	brcs	.-40     	; 0x8d2 <__stack+0x73>
 8fa:	2b 8f       	std	Y+27, r18	; 0x1b
 8fc:	3c 8f       	std	Y+28, r19	; 0x1c
 8fe:	db 01       	movw	r26, r22
 900:	ca 01       	movw	r24, r20
 902:	8f 77       	andi	r24, 0x7F	; 127
 904:	90 70       	andi	r25, 0x00	; 0
 906:	a0 70       	andi	r26, 0x00	; 0
 908:	b0 70       	andi	r27, 0x00	; 0
 90a:	80 34       	cpi	r24, 0x40	; 64
 90c:	91 05       	cpc	r25, r1
 90e:	a1 05       	cpc	r26, r1
 910:	b1 05       	cpc	r27, r1
 912:	61 f4       	brne	.+24     	; 0x92c <__stack+0xcd>
 914:	47 fd       	sbrc	r20, 7
 916:	0a c0       	rjmp	.+20     	; 0x92c <__stack+0xcd>
 918:	e1 14       	cp	r14, r1
 91a:	f1 04       	cpc	r15, r1
 91c:	01 05       	cpc	r16, r1
 91e:	11 05       	cpc	r17, r1
 920:	29 f0       	breq	.+10     	; 0x92c <__stack+0xcd>
 922:	40 5c       	subi	r20, 0xC0	; 192
 924:	5f 4f       	sbci	r21, 0xFF	; 255
 926:	6f 4f       	sbci	r22, 0xFF	; 255
 928:	7f 4f       	sbci	r23, 0xFF	; 255
 92a:	40 78       	andi	r20, 0x80	; 128
 92c:	1a 8e       	std	Y+26, r1	; 0x1a
 92e:	fe 17       	cp	r31, r30
 930:	11 f0       	breq	.+4      	; 0x936 <__stack+0xd7>
 932:	81 e0       	ldi	r24, 0x01	; 1
 934:	8a 8f       	std	Y+26, r24	; 0x1a
 936:	4d 8f       	std	Y+29, r20	; 0x1d
 938:	5e 8f       	std	Y+30, r21	; 0x1e
 93a:	6f 8f       	std	Y+31, r22	; 0x1f
 93c:	78 a3       	std	Y+32, r23	; 0x20
 93e:	83 e0       	ldi	r24, 0x03	; 3
 940:	89 8f       	std	Y+25, r24	; 0x19
 942:	ce 01       	movw	r24, r28
 944:	49 96       	adiw	r24, 0x19	; 25
 946:	0e 94 a1 05 	call	0xb42	; 0xb42 <__pack_f>
 94a:	a0 96       	adiw	r28, 0x20	; 32
 94c:	e2 e1       	ldi	r30, 0x12	; 18
 94e:	0c 94 63 07 	jmp	0xec6	; 0xec6 <__epilogue_restores__>

00000952 <__ltsf2>:
 952:	a8 e1       	ldi	r26, 0x18	; 24
 954:	b0 e0       	ldi	r27, 0x00	; 0
 956:	ef ea       	ldi	r30, 0xAF	; 175
 958:	f4 e0       	ldi	r31, 0x04	; 4
 95a:	0c 94 53 07 	jmp	0xea6	; 0xea6 <__prologue_saves__+0x18>
 95e:	69 83       	std	Y+1, r22	; 0x01
 960:	7a 83       	std	Y+2, r23	; 0x02
 962:	8b 83       	std	Y+3, r24	; 0x03
 964:	9c 83       	std	Y+4, r25	; 0x04
 966:	2d 83       	std	Y+5, r18	; 0x05
 968:	3e 83       	std	Y+6, r19	; 0x06
 96a:	4f 83       	std	Y+7, r20	; 0x07
 96c:	58 87       	std	Y+8, r21	; 0x08
 96e:	89 e0       	ldi	r24, 0x09	; 9
 970:	e8 2e       	mov	r14, r24
 972:	f1 2c       	mov	r15, r1
 974:	ec 0e       	add	r14, r28
 976:	fd 1e       	adc	r15, r29
 978:	ce 01       	movw	r24, r28
 97a:	01 96       	adiw	r24, 0x01	; 1
 97c:	b7 01       	movw	r22, r14
 97e:	0e 94 76 06 	call	0xcec	; 0xcec <__unpack_f>
 982:	8e 01       	movw	r16, r28
 984:	0f 5e       	subi	r16, 0xEF	; 239
 986:	1f 4f       	sbci	r17, 0xFF	; 255
 988:	ce 01       	movw	r24, r28
 98a:	05 96       	adiw	r24, 0x05	; 5
 98c:	b8 01       	movw	r22, r16
 98e:	0e 94 76 06 	call	0xcec	; 0xcec <__unpack_f>
 992:	89 85       	ldd	r24, Y+9	; 0x09
 994:	82 30       	cpi	r24, 0x02	; 2
 996:	40 f0       	brcs	.+16     	; 0x9a8 <__ltsf2+0x56>
 998:	89 89       	ldd	r24, Y+17	; 0x11
 99a:	82 30       	cpi	r24, 0x02	; 2
 99c:	28 f0       	brcs	.+10     	; 0x9a8 <__ltsf2+0x56>
 99e:	c7 01       	movw	r24, r14
 9a0:	b8 01       	movw	r22, r16
 9a2:	0e 94 ee 06 	call	0xddc	; 0xddc <__fpcmp_parts_f>
 9a6:	01 c0       	rjmp	.+2      	; 0x9aa <__ltsf2+0x58>
 9a8:	81 e0       	ldi	r24, 0x01	; 1
 9aa:	68 96       	adiw	r28, 0x18	; 24
 9ac:	e6 e0       	ldi	r30, 0x06	; 6
 9ae:	0c 94 6f 07 	jmp	0xede	; 0xede <__epilogue_restores__+0x18>

000009b2 <__floatunsisf>:
 9b2:	a8 e0       	ldi	r26, 0x08	; 8
 9b4:	b0 e0       	ldi	r27, 0x00	; 0
 9b6:	ef ed       	ldi	r30, 0xDF	; 223
 9b8:	f4 e0       	ldi	r31, 0x04	; 4
 9ba:	0c 94 4f 07 	jmp	0xe9e	; 0xe9e <__prologue_saves__+0x10>
 9be:	7b 01       	movw	r14, r22
 9c0:	8c 01       	movw	r16, r24
 9c2:	61 15       	cp	r22, r1
 9c4:	71 05       	cpc	r23, r1
 9c6:	81 05       	cpc	r24, r1
 9c8:	91 05       	cpc	r25, r1
 9ca:	19 f4       	brne	.+6      	; 0x9d2 <__floatunsisf+0x20>
 9cc:	82 e0       	ldi	r24, 0x02	; 2
 9ce:	89 83       	std	Y+1, r24	; 0x01
 9d0:	60 c0       	rjmp	.+192    	; 0xa92 <__floatunsisf+0xe0>
 9d2:	83 e0       	ldi	r24, 0x03	; 3
 9d4:	89 83       	std	Y+1, r24	; 0x01
 9d6:	8e e1       	ldi	r24, 0x1E	; 30
 9d8:	c8 2e       	mov	r12, r24
 9da:	d1 2c       	mov	r13, r1
 9dc:	dc 82       	std	Y+4, r13	; 0x04
 9de:	cb 82       	std	Y+3, r12	; 0x03
 9e0:	ed 82       	std	Y+5, r14	; 0x05
 9e2:	fe 82       	std	Y+6, r15	; 0x06
 9e4:	0f 83       	std	Y+7, r16	; 0x07
 9e6:	18 87       	std	Y+8, r17	; 0x08
 9e8:	c8 01       	movw	r24, r16
 9ea:	b7 01       	movw	r22, r14
 9ec:	0e 94 52 05 	call	0xaa4	; 0xaa4 <__clzsi2>
 9f0:	fc 01       	movw	r30, r24
 9f2:	31 97       	sbiw	r30, 0x01	; 1
 9f4:	f7 ff       	sbrs	r31, 7
 9f6:	3b c0       	rjmp	.+118    	; 0xa6e <__floatunsisf+0xbc>
 9f8:	22 27       	eor	r18, r18
 9fa:	33 27       	eor	r19, r19
 9fc:	2e 1b       	sub	r18, r30
 9fe:	3f 0b       	sbc	r19, r31
 a00:	57 01       	movw	r10, r14
 a02:	68 01       	movw	r12, r16
 a04:	02 2e       	mov	r0, r18
 a06:	04 c0       	rjmp	.+8      	; 0xa10 <__floatunsisf+0x5e>
 a08:	d6 94       	lsr	r13
 a0a:	c7 94       	ror	r12
 a0c:	b7 94       	ror	r11
 a0e:	a7 94       	ror	r10
 a10:	0a 94       	dec	r0
 a12:	d2 f7       	brpl	.-12     	; 0xa08 <__floatunsisf+0x56>
 a14:	40 e0       	ldi	r20, 0x00	; 0
 a16:	50 e0       	ldi	r21, 0x00	; 0
 a18:	60 e0       	ldi	r22, 0x00	; 0
 a1a:	70 e0       	ldi	r23, 0x00	; 0
 a1c:	81 e0       	ldi	r24, 0x01	; 1
 a1e:	90 e0       	ldi	r25, 0x00	; 0
 a20:	a0 e0       	ldi	r26, 0x00	; 0
 a22:	b0 e0       	ldi	r27, 0x00	; 0
 a24:	04 c0       	rjmp	.+8      	; 0xa2e <__floatunsisf+0x7c>
 a26:	88 0f       	add	r24, r24
 a28:	99 1f       	adc	r25, r25
 a2a:	aa 1f       	adc	r26, r26
 a2c:	bb 1f       	adc	r27, r27
 a2e:	2a 95       	dec	r18
 a30:	d2 f7       	brpl	.-12     	; 0xa26 <__floatunsisf+0x74>
 a32:	01 97       	sbiw	r24, 0x01	; 1
 a34:	a1 09       	sbc	r26, r1
 a36:	b1 09       	sbc	r27, r1
 a38:	8e 21       	and	r24, r14
 a3a:	9f 21       	and	r25, r15
 a3c:	a0 23       	and	r26, r16
 a3e:	b1 23       	and	r27, r17
 a40:	00 97       	sbiw	r24, 0x00	; 0
 a42:	a1 05       	cpc	r26, r1
 a44:	b1 05       	cpc	r27, r1
 a46:	21 f0       	breq	.+8      	; 0xa50 <__floatunsisf+0x9e>
 a48:	41 e0       	ldi	r20, 0x01	; 1
 a4a:	50 e0       	ldi	r21, 0x00	; 0
 a4c:	60 e0       	ldi	r22, 0x00	; 0
 a4e:	70 e0       	ldi	r23, 0x00	; 0
 a50:	4a 29       	or	r20, r10
 a52:	5b 29       	or	r21, r11
 a54:	6c 29       	or	r22, r12
 a56:	7d 29       	or	r23, r13
 a58:	4d 83       	std	Y+5, r20	; 0x05
 a5a:	5e 83       	std	Y+6, r21	; 0x06
 a5c:	6f 83       	std	Y+7, r22	; 0x07
 a5e:	78 87       	std	Y+8, r23	; 0x08
 a60:	8e e1       	ldi	r24, 0x1E	; 30
 a62:	90 e0       	ldi	r25, 0x00	; 0
 a64:	8e 1b       	sub	r24, r30
 a66:	9f 0b       	sbc	r25, r31
 a68:	9c 83       	std	Y+4, r25	; 0x04
 a6a:	8b 83       	std	Y+3, r24	; 0x03
 a6c:	12 c0       	rjmp	.+36     	; 0xa92 <__floatunsisf+0xe0>
 a6e:	30 97       	sbiw	r30, 0x00	; 0
 a70:	81 f0       	breq	.+32     	; 0xa92 <__floatunsisf+0xe0>
 a72:	0e 2e       	mov	r0, r30
 a74:	04 c0       	rjmp	.+8      	; 0xa7e <__floatunsisf+0xcc>
 a76:	ee 0c       	add	r14, r14
 a78:	ff 1c       	adc	r15, r15
 a7a:	00 1f       	adc	r16, r16
 a7c:	11 1f       	adc	r17, r17
 a7e:	0a 94       	dec	r0
 a80:	d2 f7       	brpl	.-12     	; 0xa76 <__floatunsisf+0xc4>
 a82:	ed 82       	std	Y+5, r14	; 0x05
 a84:	fe 82       	std	Y+6, r15	; 0x06
 a86:	0f 83       	std	Y+7, r16	; 0x07
 a88:	18 87       	std	Y+8, r17	; 0x08
 a8a:	ce 1a       	sub	r12, r30
 a8c:	df 0a       	sbc	r13, r31
 a8e:	dc 82       	std	Y+4, r13	; 0x04
 a90:	cb 82       	std	Y+3, r12	; 0x03
 a92:	1a 82       	std	Y+2, r1	; 0x02
 a94:	ce 01       	movw	r24, r28
 a96:	01 96       	adiw	r24, 0x01	; 1
 a98:	0e 94 a1 05 	call	0xb42	; 0xb42 <__pack_f>
 a9c:	28 96       	adiw	r28, 0x08	; 8
 a9e:	ea e0       	ldi	r30, 0x0A	; 10
 aa0:	0c 94 6b 07 	jmp	0xed6	; 0xed6 <__epilogue_restores__+0x10>

00000aa4 <__clzsi2>:
 aa4:	ef 92       	push	r14
 aa6:	ff 92       	push	r15
 aa8:	0f 93       	push	r16
 aaa:	1f 93       	push	r17
 aac:	7b 01       	movw	r14, r22
 aae:	8c 01       	movw	r16, r24
 ab0:	80 e0       	ldi	r24, 0x00	; 0
 ab2:	e8 16       	cp	r14, r24
 ab4:	80 e0       	ldi	r24, 0x00	; 0
 ab6:	f8 06       	cpc	r15, r24
 ab8:	81 e0       	ldi	r24, 0x01	; 1
 aba:	08 07       	cpc	r16, r24
 abc:	80 e0       	ldi	r24, 0x00	; 0
 abe:	18 07       	cpc	r17, r24
 ac0:	88 f4       	brcc	.+34     	; 0xae4 <__clzsi2+0x40>
 ac2:	8f ef       	ldi	r24, 0xFF	; 255
 ac4:	e8 16       	cp	r14, r24
 ac6:	f1 04       	cpc	r15, r1
 ac8:	01 05       	cpc	r16, r1
 aca:	11 05       	cpc	r17, r1
 acc:	31 f0       	breq	.+12     	; 0xada <__clzsi2+0x36>
 ace:	28 f0       	brcs	.+10     	; 0xada <__clzsi2+0x36>
 ad0:	88 e0       	ldi	r24, 0x08	; 8
 ad2:	90 e0       	ldi	r25, 0x00	; 0
 ad4:	a0 e0       	ldi	r26, 0x00	; 0
 ad6:	b0 e0       	ldi	r27, 0x00	; 0
 ad8:	17 c0       	rjmp	.+46     	; 0xb08 <__clzsi2+0x64>
 ada:	80 e0       	ldi	r24, 0x00	; 0
 adc:	90 e0       	ldi	r25, 0x00	; 0
 ade:	a0 e0       	ldi	r26, 0x00	; 0
 ae0:	b0 e0       	ldi	r27, 0x00	; 0
 ae2:	12 c0       	rjmp	.+36     	; 0xb08 <__clzsi2+0x64>
 ae4:	80 e0       	ldi	r24, 0x00	; 0
 ae6:	e8 16       	cp	r14, r24
 ae8:	80 e0       	ldi	r24, 0x00	; 0
 aea:	f8 06       	cpc	r15, r24
 aec:	80 e0       	ldi	r24, 0x00	; 0
 aee:	08 07       	cpc	r16, r24
 af0:	81 e0       	ldi	r24, 0x01	; 1
 af2:	18 07       	cpc	r17, r24
 af4:	28 f0       	brcs	.+10     	; 0xb00 <__clzsi2+0x5c>
 af6:	88 e1       	ldi	r24, 0x18	; 24
 af8:	90 e0       	ldi	r25, 0x00	; 0
 afa:	a0 e0       	ldi	r26, 0x00	; 0
 afc:	b0 e0       	ldi	r27, 0x00	; 0
 afe:	04 c0       	rjmp	.+8      	; 0xb08 <__clzsi2+0x64>
 b00:	80 e1       	ldi	r24, 0x10	; 16
 b02:	90 e0       	ldi	r25, 0x00	; 0
 b04:	a0 e0       	ldi	r26, 0x00	; 0
 b06:	b0 e0       	ldi	r27, 0x00	; 0
 b08:	20 e2       	ldi	r18, 0x20	; 32
 b0a:	30 e0       	ldi	r19, 0x00	; 0
 b0c:	40 e0       	ldi	r20, 0x00	; 0
 b0e:	50 e0       	ldi	r21, 0x00	; 0
 b10:	28 1b       	sub	r18, r24
 b12:	39 0b       	sbc	r19, r25
 b14:	4a 0b       	sbc	r20, r26
 b16:	5b 0b       	sbc	r21, r27
 b18:	04 c0       	rjmp	.+8      	; 0xb22 <__clzsi2+0x7e>
 b1a:	16 95       	lsr	r17
 b1c:	07 95       	ror	r16
 b1e:	f7 94       	ror	r15
 b20:	e7 94       	ror	r14
 b22:	8a 95       	dec	r24
 b24:	d2 f7       	brpl	.-12     	; 0xb1a <__clzsi2+0x76>
 b26:	f7 01       	movw	r30, r14
 b28:	e8 59       	subi	r30, 0x98	; 152
 b2a:	ff 4f       	sbci	r31, 0xFF	; 255
 b2c:	80 81       	ld	r24, Z
 b2e:	28 1b       	sub	r18, r24
 b30:	31 09       	sbc	r19, r1
 b32:	41 09       	sbc	r20, r1
 b34:	51 09       	sbc	r21, r1
 b36:	c9 01       	movw	r24, r18
 b38:	1f 91       	pop	r17
 b3a:	0f 91       	pop	r16
 b3c:	ff 90       	pop	r15
 b3e:	ef 90       	pop	r14
 b40:	08 95       	ret

00000b42 <__pack_f>:
 b42:	df 92       	push	r13
 b44:	ef 92       	push	r14
 b46:	ff 92       	push	r15
 b48:	0f 93       	push	r16
 b4a:	1f 93       	push	r17
 b4c:	fc 01       	movw	r30, r24
 b4e:	e4 80       	ldd	r14, Z+4	; 0x04
 b50:	f5 80       	ldd	r15, Z+5	; 0x05
 b52:	06 81       	ldd	r16, Z+6	; 0x06
 b54:	17 81       	ldd	r17, Z+7	; 0x07
 b56:	d1 80       	ldd	r13, Z+1	; 0x01
 b58:	80 81       	ld	r24, Z
 b5a:	82 30       	cpi	r24, 0x02	; 2
 b5c:	48 f4       	brcc	.+18     	; 0xb70 <__pack_f+0x2e>
 b5e:	80 e0       	ldi	r24, 0x00	; 0
 b60:	90 e0       	ldi	r25, 0x00	; 0
 b62:	a0 e1       	ldi	r26, 0x10	; 16
 b64:	b0 e0       	ldi	r27, 0x00	; 0
 b66:	e8 2a       	or	r14, r24
 b68:	f9 2a       	or	r15, r25
 b6a:	0a 2b       	or	r16, r26
 b6c:	1b 2b       	or	r17, r27
 b6e:	a5 c0       	rjmp	.+330    	; 0xcba <__pack_f+0x178>
 b70:	84 30       	cpi	r24, 0x04	; 4
 b72:	09 f4       	brne	.+2      	; 0xb76 <__pack_f+0x34>
 b74:	9f c0       	rjmp	.+318    	; 0xcb4 <__pack_f+0x172>
 b76:	82 30       	cpi	r24, 0x02	; 2
 b78:	21 f4       	brne	.+8      	; 0xb82 <__pack_f+0x40>
 b7a:	ee 24       	eor	r14, r14
 b7c:	ff 24       	eor	r15, r15
 b7e:	87 01       	movw	r16, r14
 b80:	05 c0       	rjmp	.+10     	; 0xb8c <__pack_f+0x4a>
 b82:	e1 14       	cp	r14, r1
 b84:	f1 04       	cpc	r15, r1
 b86:	01 05       	cpc	r16, r1
 b88:	11 05       	cpc	r17, r1
 b8a:	19 f4       	brne	.+6      	; 0xb92 <__pack_f+0x50>
 b8c:	e0 e0       	ldi	r30, 0x00	; 0
 b8e:	f0 e0       	ldi	r31, 0x00	; 0
 b90:	96 c0       	rjmp	.+300    	; 0xcbe <__pack_f+0x17c>
 b92:	62 81       	ldd	r22, Z+2	; 0x02
 b94:	73 81       	ldd	r23, Z+3	; 0x03
 b96:	9f ef       	ldi	r25, 0xFF	; 255
 b98:	62 38       	cpi	r22, 0x82	; 130
 b9a:	79 07       	cpc	r23, r25
 b9c:	0c f0       	brlt	.+2      	; 0xba0 <__pack_f+0x5e>
 b9e:	5b c0       	rjmp	.+182    	; 0xc56 <__pack_f+0x114>
 ba0:	22 e8       	ldi	r18, 0x82	; 130
 ba2:	3f ef       	ldi	r19, 0xFF	; 255
 ba4:	26 1b       	sub	r18, r22
 ba6:	37 0b       	sbc	r19, r23
 ba8:	2a 31       	cpi	r18, 0x1A	; 26
 baa:	31 05       	cpc	r19, r1
 bac:	2c f0       	brlt	.+10     	; 0xbb8 <__pack_f+0x76>
 bae:	20 e0       	ldi	r18, 0x00	; 0
 bb0:	30 e0       	ldi	r19, 0x00	; 0
 bb2:	40 e0       	ldi	r20, 0x00	; 0
 bb4:	50 e0       	ldi	r21, 0x00	; 0
 bb6:	2a c0       	rjmp	.+84     	; 0xc0c <__pack_f+0xca>
 bb8:	b8 01       	movw	r22, r16
 bba:	a7 01       	movw	r20, r14
 bbc:	02 2e       	mov	r0, r18
 bbe:	04 c0       	rjmp	.+8      	; 0xbc8 <__pack_f+0x86>
 bc0:	76 95       	lsr	r23
 bc2:	67 95       	ror	r22
 bc4:	57 95       	ror	r21
 bc6:	47 95       	ror	r20
 bc8:	0a 94       	dec	r0
 bca:	d2 f7       	brpl	.-12     	; 0xbc0 <__pack_f+0x7e>
 bcc:	81 e0       	ldi	r24, 0x01	; 1
 bce:	90 e0       	ldi	r25, 0x00	; 0
 bd0:	a0 e0       	ldi	r26, 0x00	; 0
 bd2:	b0 e0       	ldi	r27, 0x00	; 0
 bd4:	04 c0       	rjmp	.+8      	; 0xbde <__pack_f+0x9c>
 bd6:	88 0f       	add	r24, r24
 bd8:	99 1f       	adc	r25, r25
 bda:	aa 1f       	adc	r26, r26
 bdc:	bb 1f       	adc	r27, r27
 bde:	2a 95       	dec	r18
 be0:	d2 f7       	brpl	.-12     	; 0xbd6 <__pack_f+0x94>
 be2:	01 97       	sbiw	r24, 0x01	; 1
 be4:	a1 09       	sbc	r26, r1
 be6:	b1 09       	sbc	r27, r1
 be8:	8e 21       	and	r24, r14
 bea:	9f 21       	and	r25, r15
 bec:	a0 23       	and	r26, r16
 bee:	b1 23       	and	r27, r17
 bf0:	00 97       	sbiw	r24, 0x00	; 0
 bf2:	a1 05       	cpc	r26, r1
 bf4:	b1 05       	cpc	r27, r1
 bf6:	21 f0       	breq	.+8      	; 0xc00 <__pack_f+0xbe>
 bf8:	81 e0       	ldi	r24, 0x01	; 1
 bfa:	90 e0       	ldi	r25, 0x00	; 0
 bfc:	a0 e0       	ldi	r26, 0x00	; 0
 bfe:	b0 e0       	ldi	r27, 0x00	; 0
 c00:	9a 01       	movw	r18, r20
 c02:	ab 01       	movw	r20, r22
 c04:	28 2b       	or	r18, r24
 c06:	39 2b       	or	r19, r25
 c08:	4a 2b       	or	r20, r26
 c0a:	5b 2b       	or	r21, r27
 c0c:	da 01       	movw	r26, r20
 c0e:	c9 01       	movw	r24, r18
 c10:	8f 77       	andi	r24, 0x7F	; 127
 c12:	90 70       	andi	r25, 0x00	; 0
 c14:	a0 70       	andi	r26, 0x00	; 0
 c16:	b0 70       	andi	r27, 0x00	; 0
 c18:	80 34       	cpi	r24, 0x40	; 64
 c1a:	91 05       	cpc	r25, r1
 c1c:	a1 05       	cpc	r26, r1
 c1e:	b1 05       	cpc	r27, r1
 c20:	39 f4       	brne	.+14     	; 0xc30 <__pack_f+0xee>
 c22:	27 ff       	sbrs	r18, 7
 c24:	09 c0       	rjmp	.+18     	; 0xc38 <__pack_f+0xf6>
 c26:	20 5c       	subi	r18, 0xC0	; 192
 c28:	3f 4f       	sbci	r19, 0xFF	; 255
 c2a:	4f 4f       	sbci	r20, 0xFF	; 255
 c2c:	5f 4f       	sbci	r21, 0xFF	; 255
 c2e:	04 c0       	rjmp	.+8      	; 0xc38 <__pack_f+0xf6>
 c30:	21 5c       	subi	r18, 0xC1	; 193
 c32:	3f 4f       	sbci	r19, 0xFF	; 255
 c34:	4f 4f       	sbci	r20, 0xFF	; 255
 c36:	5f 4f       	sbci	r21, 0xFF	; 255
 c38:	e0 e0       	ldi	r30, 0x00	; 0
 c3a:	f0 e0       	ldi	r31, 0x00	; 0
 c3c:	20 30       	cpi	r18, 0x00	; 0
 c3e:	a0 e0       	ldi	r26, 0x00	; 0
 c40:	3a 07       	cpc	r19, r26
 c42:	a0 e0       	ldi	r26, 0x00	; 0
 c44:	4a 07       	cpc	r20, r26
 c46:	a0 e4       	ldi	r26, 0x40	; 64
 c48:	5a 07       	cpc	r21, r26
 c4a:	10 f0       	brcs	.+4      	; 0xc50 <__pack_f+0x10e>
 c4c:	e1 e0       	ldi	r30, 0x01	; 1
 c4e:	f0 e0       	ldi	r31, 0x00	; 0
 c50:	79 01       	movw	r14, r18
 c52:	8a 01       	movw	r16, r20
 c54:	27 c0       	rjmp	.+78     	; 0xca4 <__pack_f+0x162>
 c56:	60 38       	cpi	r22, 0x80	; 128
 c58:	71 05       	cpc	r23, r1
 c5a:	64 f5       	brge	.+88     	; 0xcb4 <__pack_f+0x172>
 c5c:	fb 01       	movw	r30, r22
 c5e:	e1 58       	subi	r30, 0x81	; 129
 c60:	ff 4f       	sbci	r31, 0xFF	; 255
 c62:	d8 01       	movw	r26, r16
 c64:	c7 01       	movw	r24, r14
 c66:	8f 77       	andi	r24, 0x7F	; 127
 c68:	90 70       	andi	r25, 0x00	; 0
 c6a:	a0 70       	andi	r26, 0x00	; 0
 c6c:	b0 70       	andi	r27, 0x00	; 0
 c6e:	80 34       	cpi	r24, 0x40	; 64
 c70:	91 05       	cpc	r25, r1
 c72:	a1 05       	cpc	r26, r1
 c74:	b1 05       	cpc	r27, r1
 c76:	39 f4       	brne	.+14     	; 0xc86 <__pack_f+0x144>
 c78:	e7 fe       	sbrs	r14, 7
 c7a:	0d c0       	rjmp	.+26     	; 0xc96 <__pack_f+0x154>
 c7c:	80 e4       	ldi	r24, 0x40	; 64
 c7e:	90 e0       	ldi	r25, 0x00	; 0
 c80:	a0 e0       	ldi	r26, 0x00	; 0
 c82:	b0 e0       	ldi	r27, 0x00	; 0
 c84:	04 c0       	rjmp	.+8      	; 0xc8e <__pack_f+0x14c>
 c86:	8f e3       	ldi	r24, 0x3F	; 63
 c88:	90 e0       	ldi	r25, 0x00	; 0
 c8a:	a0 e0       	ldi	r26, 0x00	; 0
 c8c:	b0 e0       	ldi	r27, 0x00	; 0
 c8e:	e8 0e       	add	r14, r24
 c90:	f9 1e       	adc	r15, r25
 c92:	0a 1f       	adc	r16, r26
 c94:	1b 1f       	adc	r17, r27
 c96:	17 ff       	sbrs	r17, 7
 c98:	05 c0       	rjmp	.+10     	; 0xca4 <__pack_f+0x162>
 c9a:	16 95       	lsr	r17
 c9c:	07 95       	ror	r16
 c9e:	f7 94       	ror	r15
 ca0:	e7 94       	ror	r14
 ca2:	31 96       	adiw	r30, 0x01	; 1
 ca4:	87 e0       	ldi	r24, 0x07	; 7
 ca6:	16 95       	lsr	r17
 ca8:	07 95       	ror	r16
 caa:	f7 94       	ror	r15
 cac:	e7 94       	ror	r14
 cae:	8a 95       	dec	r24
 cb0:	d1 f7       	brne	.-12     	; 0xca6 <__pack_f+0x164>
 cb2:	05 c0       	rjmp	.+10     	; 0xcbe <__pack_f+0x17c>
 cb4:	ee 24       	eor	r14, r14
 cb6:	ff 24       	eor	r15, r15
 cb8:	87 01       	movw	r16, r14
 cba:	ef ef       	ldi	r30, 0xFF	; 255
 cbc:	f0 e0       	ldi	r31, 0x00	; 0
 cbe:	6e 2f       	mov	r22, r30
 cc0:	67 95       	ror	r22
 cc2:	66 27       	eor	r22, r22
 cc4:	67 95       	ror	r22
 cc6:	90 2f       	mov	r25, r16
 cc8:	9f 77       	andi	r25, 0x7F	; 127
 cca:	d7 94       	ror	r13
 ccc:	dd 24       	eor	r13, r13
 cce:	d7 94       	ror	r13
 cd0:	8e 2f       	mov	r24, r30
 cd2:	86 95       	lsr	r24
 cd4:	49 2f       	mov	r20, r25
 cd6:	46 2b       	or	r20, r22
 cd8:	58 2f       	mov	r21, r24
 cda:	5d 29       	or	r21, r13
 cdc:	b7 01       	movw	r22, r14
 cde:	ca 01       	movw	r24, r20
 ce0:	1f 91       	pop	r17
 ce2:	0f 91       	pop	r16
 ce4:	ff 90       	pop	r15
 ce6:	ef 90       	pop	r14
 ce8:	df 90       	pop	r13
 cea:	08 95       	ret

00000cec <__unpack_f>:
 cec:	fc 01       	movw	r30, r24
 cee:	db 01       	movw	r26, r22
 cf0:	40 81       	ld	r20, Z
 cf2:	51 81       	ldd	r21, Z+1	; 0x01
 cf4:	22 81       	ldd	r18, Z+2	; 0x02
 cf6:	62 2f       	mov	r22, r18
 cf8:	6f 77       	andi	r22, 0x7F	; 127
 cfa:	70 e0       	ldi	r23, 0x00	; 0
 cfc:	22 1f       	adc	r18, r18
 cfe:	22 27       	eor	r18, r18
 d00:	22 1f       	adc	r18, r18
 d02:	93 81       	ldd	r25, Z+3	; 0x03
 d04:	89 2f       	mov	r24, r25
 d06:	88 0f       	add	r24, r24
 d08:	82 2b       	or	r24, r18
 d0a:	28 2f       	mov	r18, r24
 d0c:	30 e0       	ldi	r19, 0x00	; 0
 d0e:	99 1f       	adc	r25, r25
 d10:	99 27       	eor	r25, r25
 d12:	99 1f       	adc	r25, r25
 d14:	11 96       	adiw	r26, 0x01	; 1
 d16:	9c 93       	st	X, r25
 d18:	11 97       	sbiw	r26, 0x01	; 1
 d1a:	21 15       	cp	r18, r1
 d1c:	31 05       	cpc	r19, r1
 d1e:	a9 f5       	brne	.+106    	; 0xd8a <__unpack_f+0x9e>
 d20:	41 15       	cp	r20, r1
 d22:	51 05       	cpc	r21, r1
 d24:	61 05       	cpc	r22, r1
 d26:	71 05       	cpc	r23, r1
 d28:	11 f4       	brne	.+4      	; 0xd2e <__unpack_f+0x42>
 d2a:	82 e0       	ldi	r24, 0x02	; 2
 d2c:	37 c0       	rjmp	.+110    	; 0xd9c <__unpack_f+0xb0>
 d2e:	82 e8       	ldi	r24, 0x82	; 130
 d30:	9f ef       	ldi	r25, 0xFF	; 255
 d32:	13 96       	adiw	r26, 0x03	; 3
 d34:	9c 93       	st	X, r25
 d36:	8e 93       	st	-X, r24
 d38:	12 97       	sbiw	r26, 0x02	; 2
 d3a:	9a 01       	movw	r18, r20
 d3c:	ab 01       	movw	r20, r22
 d3e:	67 e0       	ldi	r22, 0x07	; 7
 d40:	22 0f       	add	r18, r18
 d42:	33 1f       	adc	r19, r19
 d44:	44 1f       	adc	r20, r20
 d46:	55 1f       	adc	r21, r21
 d48:	6a 95       	dec	r22
 d4a:	d1 f7       	brne	.-12     	; 0xd40 <__unpack_f+0x54>
 d4c:	83 e0       	ldi	r24, 0x03	; 3
 d4e:	8c 93       	st	X, r24
 d50:	0d c0       	rjmp	.+26     	; 0xd6c <__unpack_f+0x80>
 d52:	22 0f       	add	r18, r18
 d54:	33 1f       	adc	r19, r19
 d56:	44 1f       	adc	r20, r20
 d58:	55 1f       	adc	r21, r21
 d5a:	12 96       	adiw	r26, 0x02	; 2
 d5c:	8d 91       	ld	r24, X+
 d5e:	9c 91       	ld	r25, X
 d60:	13 97       	sbiw	r26, 0x03	; 3
 d62:	01 97       	sbiw	r24, 0x01	; 1
 d64:	13 96       	adiw	r26, 0x03	; 3
 d66:	9c 93       	st	X, r25
 d68:	8e 93       	st	-X, r24
 d6a:	12 97       	sbiw	r26, 0x02	; 2
 d6c:	20 30       	cpi	r18, 0x00	; 0
 d6e:	80 e0       	ldi	r24, 0x00	; 0
 d70:	38 07       	cpc	r19, r24
 d72:	80 e0       	ldi	r24, 0x00	; 0
 d74:	48 07       	cpc	r20, r24
 d76:	80 e4       	ldi	r24, 0x40	; 64
 d78:	58 07       	cpc	r21, r24
 d7a:	58 f3       	brcs	.-42     	; 0xd52 <__unpack_f+0x66>
 d7c:	14 96       	adiw	r26, 0x04	; 4
 d7e:	2d 93       	st	X+, r18
 d80:	3d 93       	st	X+, r19
 d82:	4d 93       	st	X+, r20
 d84:	5c 93       	st	X, r21
 d86:	17 97       	sbiw	r26, 0x07	; 7
 d88:	08 95       	ret
 d8a:	2f 3f       	cpi	r18, 0xFF	; 255
 d8c:	31 05       	cpc	r19, r1
 d8e:	79 f4       	brne	.+30     	; 0xdae <__unpack_f+0xc2>
 d90:	41 15       	cp	r20, r1
 d92:	51 05       	cpc	r21, r1
 d94:	61 05       	cpc	r22, r1
 d96:	71 05       	cpc	r23, r1
 d98:	19 f4       	brne	.+6      	; 0xda0 <__unpack_f+0xb4>
 d9a:	84 e0       	ldi	r24, 0x04	; 4
 d9c:	8c 93       	st	X, r24
 d9e:	08 95       	ret
 da0:	64 ff       	sbrs	r22, 4
 da2:	03 c0       	rjmp	.+6      	; 0xdaa <__unpack_f+0xbe>
 da4:	81 e0       	ldi	r24, 0x01	; 1
 da6:	8c 93       	st	X, r24
 da8:	12 c0       	rjmp	.+36     	; 0xdce <__unpack_f+0xe2>
 daa:	1c 92       	st	X, r1
 dac:	10 c0       	rjmp	.+32     	; 0xdce <__unpack_f+0xe2>
 dae:	2f 57       	subi	r18, 0x7F	; 127
 db0:	30 40       	sbci	r19, 0x00	; 0
 db2:	13 96       	adiw	r26, 0x03	; 3
 db4:	3c 93       	st	X, r19
 db6:	2e 93       	st	-X, r18
 db8:	12 97       	sbiw	r26, 0x02	; 2
 dba:	83 e0       	ldi	r24, 0x03	; 3
 dbc:	8c 93       	st	X, r24
 dbe:	87 e0       	ldi	r24, 0x07	; 7
 dc0:	44 0f       	add	r20, r20
 dc2:	55 1f       	adc	r21, r21
 dc4:	66 1f       	adc	r22, r22
 dc6:	77 1f       	adc	r23, r23
 dc8:	8a 95       	dec	r24
 dca:	d1 f7       	brne	.-12     	; 0xdc0 <__unpack_f+0xd4>
 dcc:	70 64       	ori	r23, 0x40	; 64
 dce:	14 96       	adiw	r26, 0x04	; 4
 dd0:	4d 93       	st	X+, r20
 dd2:	5d 93       	st	X+, r21
 dd4:	6d 93       	st	X+, r22
 dd6:	7c 93       	st	X, r23
 dd8:	17 97       	sbiw	r26, 0x07	; 7
 dda:	08 95       	ret

00000ddc <__fpcmp_parts_f>:
 ddc:	1f 93       	push	r17
 dde:	dc 01       	movw	r26, r24
 de0:	fb 01       	movw	r30, r22
 de2:	9c 91       	ld	r25, X
 de4:	92 30       	cpi	r25, 0x02	; 2
 de6:	08 f4       	brcc	.+2      	; 0xdea <__fpcmp_parts_f+0xe>
 de8:	47 c0       	rjmp	.+142    	; 0xe78 <__fpcmp_parts_f+0x9c>
 dea:	80 81       	ld	r24, Z
 dec:	82 30       	cpi	r24, 0x02	; 2
 dee:	08 f4       	brcc	.+2      	; 0xdf2 <__fpcmp_parts_f+0x16>
 df0:	43 c0       	rjmp	.+134    	; 0xe78 <__fpcmp_parts_f+0x9c>
 df2:	94 30       	cpi	r25, 0x04	; 4
 df4:	51 f4       	brne	.+20     	; 0xe0a <__fpcmp_parts_f+0x2e>
 df6:	11 96       	adiw	r26, 0x01	; 1
 df8:	1c 91       	ld	r17, X
 dfa:	84 30       	cpi	r24, 0x04	; 4
 dfc:	99 f5       	brne	.+102    	; 0xe64 <__fpcmp_parts_f+0x88>
 dfe:	81 81       	ldd	r24, Z+1	; 0x01
 e00:	68 2f       	mov	r22, r24
 e02:	70 e0       	ldi	r23, 0x00	; 0
 e04:	61 1b       	sub	r22, r17
 e06:	71 09       	sbc	r23, r1
 e08:	3f c0       	rjmp	.+126    	; 0xe88 <__fpcmp_parts_f+0xac>
 e0a:	84 30       	cpi	r24, 0x04	; 4
 e0c:	21 f0       	breq	.+8      	; 0xe16 <__fpcmp_parts_f+0x3a>
 e0e:	92 30       	cpi	r25, 0x02	; 2
 e10:	31 f4       	brne	.+12     	; 0xe1e <__fpcmp_parts_f+0x42>
 e12:	82 30       	cpi	r24, 0x02	; 2
 e14:	b9 f1       	breq	.+110    	; 0xe84 <__fpcmp_parts_f+0xa8>
 e16:	81 81       	ldd	r24, Z+1	; 0x01
 e18:	88 23       	and	r24, r24
 e1a:	89 f1       	breq	.+98     	; 0xe7e <__fpcmp_parts_f+0xa2>
 e1c:	2d c0       	rjmp	.+90     	; 0xe78 <__fpcmp_parts_f+0x9c>
 e1e:	11 96       	adiw	r26, 0x01	; 1
 e20:	1c 91       	ld	r17, X
 e22:	11 97       	sbiw	r26, 0x01	; 1
 e24:	82 30       	cpi	r24, 0x02	; 2
 e26:	f1 f0       	breq	.+60     	; 0xe64 <__fpcmp_parts_f+0x88>
 e28:	81 81       	ldd	r24, Z+1	; 0x01
 e2a:	18 17       	cp	r17, r24
 e2c:	d9 f4       	brne	.+54     	; 0xe64 <__fpcmp_parts_f+0x88>
 e2e:	12 96       	adiw	r26, 0x02	; 2
 e30:	2d 91       	ld	r18, X+
 e32:	3c 91       	ld	r19, X
 e34:	13 97       	sbiw	r26, 0x03	; 3
 e36:	82 81       	ldd	r24, Z+2	; 0x02
 e38:	93 81       	ldd	r25, Z+3	; 0x03
 e3a:	82 17       	cp	r24, r18
 e3c:	93 07       	cpc	r25, r19
 e3e:	94 f0       	brlt	.+36     	; 0xe64 <__fpcmp_parts_f+0x88>
 e40:	28 17       	cp	r18, r24
 e42:	39 07       	cpc	r19, r25
 e44:	bc f0       	brlt	.+46     	; 0xe74 <__fpcmp_parts_f+0x98>
 e46:	14 96       	adiw	r26, 0x04	; 4
 e48:	8d 91       	ld	r24, X+
 e4a:	9d 91       	ld	r25, X+
 e4c:	0d 90       	ld	r0, X+
 e4e:	bc 91       	ld	r27, X
 e50:	a0 2d       	mov	r26, r0
 e52:	24 81       	ldd	r18, Z+4	; 0x04
 e54:	35 81       	ldd	r19, Z+5	; 0x05
 e56:	46 81       	ldd	r20, Z+6	; 0x06
 e58:	57 81       	ldd	r21, Z+7	; 0x07
 e5a:	28 17       	cp	r18, r24
 e5c:	39 07       	cpc	r19, r25
 e5e:	4a 07       	cpc	r20, r26
 e60:	5b 07       	cpc	r21, r27
 e62:	18 f4       	brcc	.+6      	; 0xe6a <__fpcmp_parts_f+0x8e>
 e64:	11 23       	and	r17, r17
 e66:	41 f0       	breq	.+16     	; 0xe78 <__fpcmp_parts_f+0x9c>
 e68:	0a c0       	rjmp	.+20     	; 0xe7e <__fpcmp_parts_f+0xa2>
 e6a:	82 17       	cp	r24, r18
 e6c:	93 07       	cpc	r25, r19
 e6e:	a4 07       	cpc	r26, r20
 e70:	b5 07       	cpc	r27, r21
 e72:	40 f4       	brcc	.+16     	; 0xe84 <__fpcmp_parts_f+0xa8>
 e74:	11 23       	and	r17, r17
 e76:	19 f0       	breq	.+6      	; 0xe7e <__fpcmp_parts_f+0xa2>
 e78:	61 e0       	ldi	r22, 0x01	; 1
 e7a:	70 e0       	ldi	r23, 0x00	; 0
 e7c:	05 c0       	rjmp	.+10     	; 0xe88 <__fpcmp_parts_f+0xac>
 e7e:	6f ef       	ldi	r22, 0xFF	; 255
 e80:	7f ef       	ldi	r23, 0xFF	; 255
 e82:	02 c0       	rjmp	.+4      	; 0xe88 <__fpcmp_parts_f+0xac>
 e84:	60 e0       	ldi	r22, 0x00	; 0
 e86:	70 e0       	ldi	r23, 0x00	; 0
 e88:	cb 01       	movw	r24, r22
 e8a:	1f 91       	pop	r17
 e8c:	08 95       	ret

00000e8e <__prologue_saves__>:
 e8e:	2f 92       	push	r2
 e90:	3f 92       	push	r3
 e92:	4f 92       	push	r4
 e94:	5f 92       	push	r5
 e96:	6f 92       	push	r6
 e98:	7f 92       	push	r7
 e9a:	8f 92       	push	r8
 e9c:	9f 92       	push	r9
 e9e:	af 92       	push	r10
 ea0:	bf 92       	push	r11
 ea2:	cf 92       	push	r12
 ea4:	df 92       	push	r13
 ea6:	ef 92       	push	r14
 ea8:	ff 92       	push	r15
 eaa:	0f 93       	push	r16
 eac:	1f 93       	push	r17
 eae:	cf 93       	push	r28
 eb0:	df 93       	push	r29
 eb2:	cd b7       	in	r28, 0x3d	; 61
 eb4:	de b7       	in	r29, 0x3e	; 62
 eb6:	ca 1b       	sub	r28, r26
 eb8:	db 0b       	sbc	r29, r27
 eba:	0f b6       	in	r0, 0x3f	; 63
 ebc:	f8 94       	cli
 ebe:	de bf       	out	0x3e, r29	; 62
 ec0:	0f be       	out	0x3f, r0	; 63
 ec2:	cd bf       	out	0x3d, r28	; 61
 ec4:	09 94       	ijmp

00000ec6 <__epilogue_restores__>:
 ec6:	2a 88       	ldd	r2, Y+18	; 0x12
 ec8:	39 88       	ldd	r3, Y+17	; 0x11
 eca:	48 88       	ldd	r4, Y+16	; 0x10
 ecc:	5f 84       	ldd	r5, Y+15	; 0x0f
 ece:	6e 84       	ldd	r6, Y+14	; 0x0e
 ed0:	7d 84       	ldd	r7, Y+13	; 0x0d
 ed2:	8c 84       	ldd	r8, Y+12	; 0x0c
 ed4:	9b 84       	ldd	r9, Y+11	; 0x0b
 ed6:	aa 84       	ldd	r10, Y+10	; 0x0a
 ed8:	b9 84       	ldd	r11, Y+9	; 0x09
 eda:	c8 84       	ldd	r12, Y+8	; 0x08
 edc:	df 80       	ldd	r13, Y+7	; 0x07
 ede:	ee 80       	ldd	r14, Y+6	; 0x06
 ee0:	fd 80       	ldd	r15, Y+5	; 0x05
 ee2:	0c 81       	ldd	r16, Y+4	; 0x04
 ee4:	1b 81       	ldd	r17, Y+3	; 0x03
 ee6:	aa 81       	ldd	r26, Y+2	; 0x02
 ee8:	b9 81       	ldd	r27, Y+1	; 0x01
 eea:	ce 0f       	add	r28, r30
 eec:	d1 1d       	adc	r29, r1
 eee:	0f b6       	in	r0, 0x3f	; 63
 ef0:	f8 94       	cli
 ef2:	de bf       	out	0x3e, r29	; 62
 ef4:	0f be       	out	0x3f, r0	; 63
 ef6:	cd bf       	out	0x3d, r28	; 61
 ef8:	ed 01       	movw	r28, r26
 efa:	08 95       	ret

00000efc <_exit>:
 efc:	f8 94       	cli

00000efe <__stop_program>:
 efe:	ff cf       	rjmp	.-2      	; 0xefe <__stop_program>
