[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of XC2C64A-7CPG56CDS311 production of XILINX from the text:DS311 (v2.3) November 19, 2008 www.xilinx.com 1\nProduct Specification© 2004–2008 Xilinx, Inc. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm . \nAll other trademarks and registered trademarks are the property of  their respective owners. All specifications are subject to c hange without notice.Features\n\x81 Optimized for 1.8V systems\n- As fast as 4.6 ns pin-to-pin logic delays - As low as 15 μA quiescent current \n\x81 Industry’s best 0.18 micron CMOS CPLD \n- Optimized architecture fo r effective logic synthesis\n- Multi-voltage I/O operation — 1.5V to 3.3V\n\x81 Available in multiple package options\n- 44-pin VQFP with 33 user I/Os\n- 48-land QFN with 37 user I/Os- 56-ball CP BGA with 45 user I/Os\n- 100-pin VQFP with 64 user I/Os\n- Pb-free available for all packages\n\x81 Advanced system features\n- Fastest in system programming\n· 1.8V ISP using IEEE 1532 (JTAG) interface\n- IEEE1149.1 JTAG Boundary Scan Test- Optional Schmitt-trigger input (per pin)\n- Two separate I/O banks\n- RealDigital 100% CMOS product term generation- Flexible clocking modes\n· Optional DualEDGE triggered registers\n- Global signal options with macrocell control\n· Multiple global clocks with phase selection per \nmacrocell\n· Multiple global output enables\n· Global set/reset\n- Efficient control term clocks, output enables, and \nset/resets for each macroc ell and shared across \nfunction blocks\n- Advanced design security\n- Optional bus-hold, 3-state, or weak pullup on \nselected I/O pins\n- Open-drain output option for Wired-OR and LED \ndrive\n- Optional configurable grounds on unused I/Os- Mixed I/O voltages compatible with 1.5V, 1.8V, \n2.5V, and 3.3V logic levels\n- PLA architecture\n· Superior pinout retention\n· 100% product term routability across function \nblock\n- Hot pluggable\nRefer to the CoolRunner™-II family data sheet for architec-\nture description.Description\nThe CoolRunner-II 64-macrocell device is designed for bothhigh performance and low power applications. This lendspower savings to high-end communication equipment andhigh speed to battery operated devices. Due to the lowpower stand-by and dynamic operation, overall system reli-ability is improved.\nThis device consists of four Function Blocks inter-connected\nby a low power Advanced Interconnect Matrix (AIM). TheAIM feeds 40 true and complement inputs to each FunctionBlock. The Function Blocks consist of a 40 by 56 P-termPLA and 16 macrocells which contain numerous configura-tion bits that allow for combinational or registered modes ofoperation. \nAdditionally, these registers can be globally reset or preset\nand configured as a D or T flip-flop or as a D latch. Thereare also multiple clock signals, both global and local productterm types, configured on a per macrocell basis. Output pinconfigurations include slew rate limit, bus hold, pull-up,\nopen drain, and programmable grounds. A Schmitt triggerinput is available on a per input pin basis. In addition to stor-ing macrocell output states, the macrocell registers can beconfigured as "direct input" registers to store signals directlyfrom input pins. \nClocking is available on a global or Function Block basis.\nThree global clocks are available for all Function Blocks as asynchronous clock source. Macrocell registers can be indi-vidually configured to power up to the zero or one state. Aglobal set/reset cont rol line is also available to asynchro-\nnously set or reset selected registers during operation.\nAdditional local clock, synchronous clock-enable, asynchro-nous set/reset, and output enable signals can be formedusing product terms on a per-macrocell or per-FunctionBlock basis. \nA DualEDGE flip-flop feature is also available on a per mac-\nrocell basis. This feature allows high performance synchro-nous operation based on lower frequency clocking to helpreduce the total power consumption of the device.\nThe CoolRunner-II 64-macroce ll CPLD is I/O compatible\nwith standard LVTTL and LVCMOS18, LVCMOS25, andLVCMOS33 (see Table 1 ). This device is also 1.5V I/O com-\npatible with the use of Schmitt-trigger inputs.\nAnother feature that eases voltage translation is I/O bank-\ning. Two I/O banks are available on the CoolRunner-II 64Amacrocell device that permit easy interfacing to 3.3V, 2.5V,1.8V, and 1.5V devices.0\nXC2C64A CoolRunner-II CPLD\nDS311 (v2.3) November 19, 200800 Product SpecificationR\nXC2C64A CoolRunner-II CPLD\n2 www.xilinx.com DS311 (v2.3) November 19, 2008\nProduct SpecificationR\nRealDigital Design Technology\nXilinx® CoolRunner-II CPLDs are fabricated on a\n0.18 micron process technology which is derived from lead-ing edge FPGA product development. CoolRunner-IICPLDs employ RealDigital, a design techniq ue that makes\nuse of CMOS technology in both the fabrication and designmethodology. RealDigital design technology employs a cas-cade of CMOS gates to implement sum of products insteadof traditional sense amplifier methodology. Due to this tech-nology, Xilinx CoolRunner-II CPLDs achieve both high per-formance and low power operation. \nSupported I/O Standards\nThe CoolRunner-II 64 macrocell features both LVCMOSand LVTTL I/O implementations. See Table 1  for I/O stan-\ndard voltages. The LVTTL I/O standard is a general purposeEIA/JEDEC standard for 3.3V applications that use anLVTTL input buffer and Push-Pull output buffer. The\nLVCMOS standard is used in 3.3V, 2.5V, and 1.8V applica-tions. CoolRunner-II CPLDs are also 1.5V I/O compatiblewith the use of Schmitt-trigger inputs. \nTable  1:  I/O Standards for XC2C64A\nIOSTANDARD \nAttributeOutput \nV\nCCIOInput \nVCCIOInput \nVREFBoard \nTermination\nVoltage VT\nLVTTL 3.3 3.3 N/A N/A\nLVCMOS33 3.3 3.3 N/A N/ALVCMOS25 2.5 2.5 N/A N/ALVCMOS18 1.8 1.8 N/A N/ALVCMOS15\n(1)1.5 1.5 N/A N/A\n1. LVCMOS15 requires Schmitt-trigger inputs.\nFigure 1:  ICC vs Frequency\nTable  2:  ICC vs Frequency (LVCMOS 1.8V TA = 25°C)(1)\nFrequency (MHz)\n0 25 50 75 100 150 175 200 225 240\nTypical ICC (mA) 0.017 1.8 3.7 5.5 7.48 11.0 12.7 14.6 15.3 17.77\nNotes: \n1. 16-bit up/down, Resetable binary c ounter (one counter per function block).Frequency (MHz)\nDS092_01_092302ICC (mA)\n0\n010\n51520\n250 200 150 100 50\nXC2C64A CoolRunner-II CPLD\nDS311 (v2.3) November 19, 2008 www.xilinx.com 3\nProduct SpecificationR\nRecommended Operating Conditions\nDC Electrical Characteristics Over Recommended Operating Conditions  Absolute Maximum Ratings\nSymbol Description Value Units\nVCC Supply voltage relative to ground –0.5 to 2.0 V\nVCCIO Supply voltage for output drivers –0.5 to 4.0 V\nVJTAG(2)JTAG input voltage limits –0.5 to 4.0 V\nVCCAUX JTAG input supply voltage –0.5 to 4.0 V\nVIN(1)Input voltage relative to ground(1)–0.5 to 4.0 V\nVTS(1)Voltage applied to 3-state output(1)–0.5 to 4.0 V\nVSTG(3)Storage Temperature (ambient) –65 to +150 °C\nTJ Junction Temperature +150 °C\nNotes: \n1. Maximum DC undershoot below GND must be li mited to either 0.5V or 10 mA, whichever is easiest to achieve. During transitions,  \nthe device pins might undershoot to –2.0V or overshoot to +4.5 V, provided this overshoot or undershoot lasts less than 10 ns and  \nwith the forcing current being limited to 200 mA.\n2. Valid over commercial temperature range.\n3. For soldering guidelines and thermal considerations, see the Device Packaging  information on the Xilinx website. For Pb free \npackages, see XAPP427 .\nSymbol Parameter Min Max Units\nVCC Supply voltage for internal logic \nand input buffersCommercial TA = 0°C to +70°C 1.7 1.9 V\nIndustrial TA = –40°C to +85°C 1.7 1.9 V\nVCCIO Supply voltage for output drivers @ 3.3V operation 3.0 3.6 VSupply voltage for output drivers @ 2.5V operation 2.3 2.7 V\nSupply voltage for output drivers @ 1.8V operation 1.7 1.9 V\nSupply voltage for output drivers @ 1.5V operation 1.4 1.6 V\nV\nCCAUX JTAG programming pins 1.7 3.6 V\nSymbol Parameter Test Conditions Typical Max. Units\nICCSB Standby current Commercial VCC = 1.9V, VCCIO = 3.6V 31 100 μA\nICCSB Standby current Industrial VCC = 1.9V, VCCIO = 3.6V 43 165 μA\nICC(1) Dynamic current f = 1 MHz - 500 μA\nf = 50 MHz - 5 mA\nCJTAG JTAG input capacitance f = 1 MHz - 10 pF\nCCLK Global clock input capacitance f = 1 MHz - 12 pF\nCIO I/O capacitance f = 1 MHz - 10 pF\nIIL(2)Input leakage current VIN = 0V or VCCIO to 3.9V - +/–1 μA\nIIH(2)I/O High-Z leakage VIN = 0V or VCCIO to 3.9V - +/–1 μA\nNotes: \n1. 16-bit up/down, Resetable binary counter (one counter per function block) tested at VCC=VCCIO= 1.9V.\n2. See Quality and Reliability section of  the CoolRunner-II family data sheet.\nXC2C64A CoolRunner-II CPLD\n4 www.xilinx.com DS311 (v2.3) November 19, 2008\nProduct SpecificationR\nLVCMOS 3.3V and LVTTL 3.3V DC Voltage Specifications\nLVCMOS 2.5V DC Voltage Specifications\nLVCMOS 1.8V DC Voltage SpecificationsSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage 3.0 3.6 V\nVIH High level input voltage 2 3.9 V\nVIL Low level input voltage –0.3 0.8 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 3V VCCIO – 0.4V - V\nIOH = –0.1 mA, VCCIO = 3V VCCIO – 0.2V - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 3V - 0.4 V\nIOL = 0.1 mA, VCCIO = 3V - 0.2 V\nSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage 2.3 2.7 V\nVIH High level input voltage 1.7 VCCIO + 0.3(1)V\nVIL Low level input voltage –0.3 0.7 V\nVOH High level output voltage IOH = –8 mA, VCCIO = 2.3V VCCIO – 0.4V - V\nIOH = –0.1 mA, VCCIO = 2.3V VCCIO – 0.2V - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 2.3V - 0.4 V\nIOL = 0.1 mA, VCCIO = 2.3V - 0.2 V\n1. The VIH Max value represents the JEDEC sp ecification for LVCMOS25. The CoolRunner-II CPLD input buffer can tolerate up to 3.9 V \nwithout physical damage.\nSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage - 1.7 1.9 V\nVIH High level input voltage - 0.65 x VCCIO VCCIO + 0.3(1)V\nVIL Low level input voltage - –0.3 0.35 x VCCIO V\nVOH High level output voltage IOH = –8 mA, VCCIO = 1.7V VCCIO – 0.45 - V\nIOH = –0.1 mA, VCCIO = 1.7V VCCIO – 0.2 - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 1.7V - 0.45 V\nIOL = 0.1 mA, VCCIO = 1.7V - 0.2 V\n1. The VIH Max value represents the JEDEC specificat ion for LVCMOS18. The CoolRunner-II CPLD input buffer can tolerate up to 3.9V \nwithout physical damage.\nXC2C64A CoolRunner-II CPLD\nDS311 (v2.3) November 19, 2008 www.xilinx.com 5\nProduct SpecificationR\nLVCMOS  1.5V DC Voltage Specifications\nSchmitt Trigger Input DC Voltage SpecificationsSymbol Parameter(1)Test Conditions Min. Max. Units\nVCCIO Input source voltage - 1.4 1.6 V\nVT+ Input hysteresis threshold voltage - 0.5 x VCCIO 0.8 x VCCIO V\nVT- -0 . 2  x  VCCIO 0.5 x VCCIO V\nVOH High level output voltage IOH = –8 mA, VCCIO = 1.4V VCCIO – 0.45 - V\nIOH = –0.1 mA, VCCIO = 1.4V VCCIO – 0.2 - V\nVOL Low level output voltage IOL = 8 mA, VCCIO = 1.4V - 0.4 V\nIOL = 0.1 mA, VCCIO = 1.4V - 0.2 V\nNotes: \n1. Hysteresis used on 1.5V inputs.\nSymbol Parameter Test Conditions Min. Max. Units\nVCCIO Input source voltage - 1.4 3.9 V\nVT+ Input hysteresis threshold voltage - 0.5 x VCCIO 0.8 x VCCIO V\nVT- -0 . 2  x  VCCIO 0.5 x VCCIO V\nXC2C64A CoolRunner-II CPLD\n6 www.xilinx.com DS311 (v2.3) November 19, 2008\nProduct SpecificationR\nAC Electrical Characteristics Over Recommended Operating Conditions  \nSymbol Parameter-5 -7\nUnits Min. Max. Min. Max.\nTPD1 Propagation delay single p-term - 4.6 - 6.7 ns\nTPD2 Propagation delay OR array - 5.0 - 7.5 ns\nTSUD Direct input register clock setup time 2.4 - 3.3 - ns\nTSU1 Setup time (single p-term) 2.0 - 2.5 - ns\nTSU2 Setup time (OR array) 2.4 - 3.3 - ns\nTHD Direct input register hold time 0 - 0 - ns\nTH P-term  hold time 0 - 0 - ns\nTCO Clock to output - 3.9 - 6.0 ns\nFTOGGLE(1)Internal toggle rate(1)-5 0 0-3 0 0 M H z\nFSYSTEM1(2)Maximum system frequency(2)-2 6 3-1 5 9 M H z\nFSYSTEM2(2)Maximum system frequency(2)-2 3 8-1 4 1 M H z\nFEXT1(3)Maximum external frequency(3)-1 6 9-1 1 8 M H z\nFEXT2(3)Maximum external frequency(3)-1 5 9-1 0 8 M H z\nTPSUD Direct input register p-term clock setup time 0.9 - 1.7 - ns\nTPSU1 P-term clock setup time (single p-term) 0.6 - 0.9 - ns\nTPSU2 P-term clock setup time (OR array) 1.0 - 1.7 - ns\nTPHD Direct input register p-term clock hold time 1.3 - 1.4 - ns\nTPH P-term clock hold 1.5 - 1.7 - ns\nTPCO P-term clock to output - 6.0 - 8.4 ns\nTOE/TOD Global OE to output enable/disable - 8.0 - 10.0 ns\nTPOE/TPOD P-term OE to output enable/disable - 9.0 - 11.0 ns\nTMOE/TMOD Macrocell driven OE to output enable/disable - 9.0 - 11.0 ns\nTPAO P-term set/reset to output valid - 7.3 - 9.7 ns\nTAO Global set/reset to output valid - 6.0 - 8.3 ns\nTSUEC Register clock enable setup time 3.0 - 3.7 - ns\nTHEC Register clock enable hold time 0 - 0 - ns\nTCW Global clock pulse width High or Low 1.4 - 2.2 - ns\nTPCW P-term pulse width High or Low 5.0 - 7.5 - ns\nTAPRPW Asynchronous preset/reset pulse width (High or Low) 5.0 - 7.5 - ns\nTCONFIG(4)Configuration time - 50.0 - 50.0 μs\nNotes: \n1. FTOGGLE  is the maximum frequency of a dual edge triggered T flip-flop with output enabled.\n2. FSYSTEM  (1/TCYCLE ) is the internal operating frequency for a device full y populated with 16-bit up/down, Resetable binary counter \n(one counter per function block).\n3. FEXT (1/TSU1+TCO) is the maximum external frequency.\n4. Typical configuration current during TCONFIG is 2.3 mA.\nXC2C64A CoolRunner-II CPLD\nDS311 (v2.3) November 19, 2008 www.xilinx.com 7\nProduct SpecificationR\nInternal Timing Parameters\nSymbol Parameter(1)-5 -7\nUnits Min. Max. Min. Max.\nBuffer Delays\nTIN Input buffer delay - 1.7 - 2.4 ns\nTDIN Direct data register input delay - 2.6 - 4.0 ns\nTGCK Global clock buffer delay - 1.6 - 2.5 ns\nTGSR Global set/reset buffer delay - 2.4 - 3.5 ns\nTGTS Global 3-state buffer delay - 2.7 - 3.9 ns\nTOUT Output buffer delay - 1.9 - 2.8 ns\nTEN Output buffer enable/disable delay - 5.3 - 6.1 ns\nP-term Delays\nTCT Control term delay - 2.0 - 2.5 ns\nTLOGI1 Single P-term delay adder - 0.5 - 0.8 ns\nTLOGI2 Multiple P-term delay adder - 0.4 - 0.8 ns\nMacrocell Delay\nTPDI Input to output valid - 0.5 - 0.7 ns\nTSUI Setup before clock 1.4 - 1.8 - ns\nTHI Hold after clock 0.0 - 0.0 - ns\nTECSU  Enable clock setup time 0.9 - 1.3 - ns\nTECHO Enable clock hold time 0 - 0 - ns\nTCOI Clock to output valid - 0.4 - 0.7 ns\nTAOI Set/reset to output valid - 1.7 - 2.0 ns\nTCDBL Clock doubler delay - 0 - 0 ns\nFeedback Delays\nTF Feedback delay - 1.5 - 3.0 ns\nTOEM Macrocell to global OE delay - 1.7 - 1.7 ns\nI/O Standard Time Adder Delays 1.5V CMOS\nTHYS15 Hysteresis input adder - 4.0 - 6.0 ns\nTOUT15 Output adder - 0.9 - 1.5 ns\nTSLEW15 Output slew rate adder - 4.0 - 6.0 ns\nI/O Standard Time Adder Delays 1.8V CMOS\nTHYS18 Hysteresis input adder - 3.0 - 4.0 ns\nTOUT18 Output adder - 0 - 0 ns\nTSLEW Output slew rate adder - 3.5 - 5.0 ns\nXC2C64A CoolRunner-II CPLD\n8 www.xilinx.com DS311 (v2.3) November 19, 2008\nProduct SpecificationR\nI/O Standard Time Adder Delays 2.5V CMOS\nTIN25 Standard input adder - 0.5 - 0.6 ns\nTHYS25 Hysteresis input adder - 2.5 - 3.0 ns\nTOUT25 Output adder - 0.8 - 0.9 ns\nTSLEW25 Output slew rate adder - 4.0 - 5.0 ns\nI/O Standard Time Adder Delays 3.3V CMOS/TTL\nTIN33 Standard input adder - 0.5 - 0.6 ns\nTHYS33 Hysteresis input adder - 2.0 - 3.0 ns\nTOUT33 Output adder - 1.2 - 1.4 ns\nTSLEW33 Output slew rate adder - 4.0 - 5.0 ns\n1. 1.5 ns input pin signal rise/fall.Internal Timing Parameters (Continued)\nSymbol Parameter(1)-5 -7\nUnits Min. Max. Min. Max.\nXC2C64A CoolRunner-II CPLD\nDS311 (v2.3) November 19, 2008 www.xilinx.com 9\nProduct SpecificationR\nSwitching Characteristics\nAC Test CircuitTypical I/O Output Curves\nFigure 4:  Typical I/O Output Curves\nFigure 2:  Derating Curve for TPD\nFigure 3:  AC Load Circuit Number of Outputs Switching12 4 8 1 63.0 \n4.05.0VCC = V CCIO = 1.8V, T = 25oCTPD2 (ns)5.5\n4.5\n3.5\nDS092_02_092302\nR1VCC\nCL R2Device \nUnder Test\nOutput Type\nLVTTL33\nLVCMOS33LVCMOS25\nLVCMOS1 8\nLVCMOS15R1\n268Ω\n 275 Ω\n188Ω\n112.5 Ω\n150ΩR2\n235Ω\n275Ω\n188Ω\n112.5 Ω\n150ΩCL\n35 pF\n35 pF35 pF35 pF\n35 pF\nDS311_03_10210 8Test Point\nNotes:\n1.  CL includes test fixt ures and pro be capacitance. \n2.  1.5 ns maxim um rise/fall times on inp uts.\nVo Output Volts\nI/O Output Current (mA)Vdde1\n1.5V\n1.8V\n2.5V\n3.3V\nXC2C64A CoolRunner-II CPLD\n10 www.xilinx.com DS311 (v2.3) November 19, 2008\nProduct SpecificationR\nPin Descriptions\nFunction Block Macrocell PC44(1)VQ44 QFG48 CP56 VQ100 I/O Banking\n11 44 38 F1 13 Bank 2\n12 43 37 5 E3 12 Bank 2\n13 42 36 4 E1 11 Bank 2\n14 - - - 10 Bank 2\n15 - -- 9 B a n k  2\n16 - -- 8 B a n k  2\n17 - -- 7 B a n k  2\n18 - -- 6 B a n k  2\n1(GTS1) 9 40 34 2 D1 4 Bank 2\n1(GTS0) 10 39 33 1 C1 3 Bank 2\n1(GTS3) 11 38 32 48 A3 2 Bank 2\n1(GTS2) 12 37 31 47 A2 1 Bank 2\n1(GSR) 13 36 30 46 B1 99 Bank 2\n11 4 - -A 1 9 7 B a n k  2\n11 5 - -C 3 9 4 B a n k  2\n11 6 - - - 92 Bank 2\n21 1 39 6 G1 14 Bank 1\n22 2 40 7 F3 15 Bank 1\n23 - -8- 1 6 B a n k  1\n24 - -9- 1 7 B a n k  1\n25 3 41 10 H1 18 Bank 1\n26 4 42 G3 19 Bank 1\n2(GCK0) 7 5 43 11 J1 22 Bank 1\n2(GCK1) 8 6 44 12 K1 23 Bank 1\n29 - -K 4 2 4 B a n k  1\n2(GCK2) 10 7 11 3 K 2 2 7 B a n k  1\n21 1 - - - 28 Bank 1\n21 2 8 21 4 K 3 2 9 B a n k  1\n21 3 9 31 5 H 3 3 0 B a n k  1\n21 4 - -K 5 3 2 B a n k  1\n21 5 - - - 33 Bank 1\n21 6 - - - 34 Bank 1\nXC2C64A CoolRunner-II CPLD\nDS311 (v2.3) November 19, 2008 www.xilinx.com 11\nProduct SpecificationR\n31 35 29 45 C4 91 Bank 2\n32 34 28 44 A4 90 Bank 2\n33 33 27 43 C5 89 Bank 2\n34 - -A 7 8 1 B a n k  2\n35 - -3 9 C 8 7 9 B a n k  2\n36 29 23 38 A8 78 Bank 2\n37 - -A 9 7 7 B a n k  2\n38 - - - 76 Bank 2\n39 - -3 7 A 5 7 4 B a n k  2\n31 0 28 22 36 A10 72 Bank 2\n31 1 27 21 35 B10 71 Bank 2\n31 2 26 20 34 C10 70 Bank 2\n31 3 - -D 8 6 8 B a n k  2\n31 4 25 19 33 E8 67 Bank 2\n31 5 24 18 32 D10 64 Bank 2\n31 6 - - - 61 Bank 2\n41 11 51 7 K 6 3 5 B a n k  1\n42 12 61 8 H 5 3 6 B a n k  1\n43 - -K 7 3 7 B a n k  1\n44 - - - 39 Bank 1\n45 - -H 7 4 0 B a n k  1\n46 - - - 41 Bank 1\n47 14 82 0 H 8 4 2 B a n k  1\n48 - - - 43 Bank 1\n49 - - - 49 Bank 1\n41 0 - -2 4 K 8 5 0 B a n k  1\n41 1 18 12 25 H10 52 Bank 1\n41 2 - - 26 - 53 Bank 1\n41 3 19 13 27 G10 55 Bank 1\n41 4 20 14 28 - 56 Bank 1\n41 5 22 16 F10 58 Bank 1\n41 6 - - 30 E10 60 Bank 1\n1. This is an obsolete package type. It remains here for legacy support only.\n2. GTS = global output enable, GSR = global set reset, GCK = global clock.\n3. GCK, GSR, and GTS pins can also be used for general purpose I/Os.Pin Descriptions (Continued)\nFunction Block Macrocell PC44(1)VQ44 QFG48 CP56 VQ100 I/O Banking\nXC2C64A CoolRunner-II CPLD\n12 www.xilinx.com DS311 (v2.3) November 19, 2008\nProduct SpecificationR\nXC2C64A Global, JTAG, Powe r/Ground, and No  Connect Pins\nOrdering InformationPin Type PC44(1)VQ44 QFG48 CP56 VQ100\nT C K 1 71 12 3 K 1 0 4 8TDI 15 9 21 J10 45\nT D O 3 02 44 0 A 6 8 3\nT M S 1 61 02 2 K 9 4 7V\nCCAUX  (JTAG supply voltage) 41 35 3 D3 5\nPower internal (VCC)\nPower bank 1 I/O (VCCIO1 )\nPower bank 2 I/O (VCCIO2 )21 15 29 G8 26,57\n13 7 19 H6 38, 5132 26 42 C6 88, 98\nGround 10, 23, 31 4,17,25 16, 31, 41 H4, F8, C7 21, 31, 62, 69, 84,100\nNo connects 20, 25, 44, 46, 54, 59, 63, 65, 66, \n73, 75, 80, 82, 85, 86, 87, 93, 95, \n96\nTotal user I/O 33 33 37 45 64\n1. This is an obsolete package type. It remains here for legacy support only.\nDevice Ordering No.\nand Part Marking No.Pin/Ball\nSpacingθJA\n(°C/Watt)θJC\n({C/Watt) Package TypePackage Body\nDimensions I/OComm(C)\nInd. (I)(1)\nXC2C64A-5QFG48C 0.5mm 31.2 21.2 Quad Flat No Lead 7mm x 7mm 37 C\nXC2C64A-7QFG48C 0.5mm 31.2 21.2 Quad Flat No Lead 7mm x 7mm 37 CXC2C64A-5VQ44C 0.8mm 46.6 8.2 Very Thin Quad Flat Pack 10mm x 10mm 33 CXC2C64A-7VQ44C 0.8mm 46.6 8.2 Very Thin Quad Flat Pack 10mm x 10mm 33 CXC2C64A-5CP56C 0.5mm 65.0 15.0 Chip Scale Package 6mm x 6mm 45 CXC2C64A-7CP56C 0.5mm 65.0 15.0 Chip Scale Package 6mm x 6mm 45 CXC2C64A-5VQ100C 0.5mm 53.2 14.6 Very Thin Quad Flat Pack 14mm x 14mm 64 CXC2C64A-7VQ100C 0.5mm 53.2 14.6 Very Thin Quad Flat Pack 14mm x 14mm 64 C\nXC2C64A-5VQG44C 0.8mm 46.6 8.2 Very Thin Quad Flat \nPack; Pb-free10mm x 10mm 33 C\nXC2C64A-7VQG44C 0.8mm 46.6 8.2 Very Thin Quad Flat \nPack; Pb-free10mm x 10mm 33 C\nXC2C64A-5CPG56C 0.5mm 65.0 15.0 Chip Scale Package; \nPb-free6mm x 6mm 45 C\nXC2C64A-7CPG56C 0.5mm 65.0 15.0 Chip Scale Package; \nPb-free6mm x 6mm 45 C\nXC2C64A-5VQG100C 0.5mm 53.2 14.6 Very Thin Quad Flat \nPack; Pb-free14mm x 14mm 64 C\nXC2C64A-7VQG100C 0.5mm 53.2 14.6 Very Thin Quad Flat \nPack; Pb-free14mm x 14mm 64 C\nXC2C64A-7VQ44I 0.8mm 46.6 8.2 Very Thin Quad Flat Pack 10mm x 10mm 33 I\nXC2C64A-7QFG48I 0.5mm 31.2 21.2 Quad Flat No Lead; \nPb-free 7mm x 7mm 37 I\nXC2C64A-7CP56I 0.5mm 65.0 15.0 Chip Scale Package 6mm x 6mm 45 I\nXC2C64A-7VQ100I 0.5mm 53.2 14.6 Very Thin Quad Flat Pack 14mm x 14mm 64 I\nXC2C64A CoolRunner-II CPLD\nDS311 (v2.3) November 19, 2008 www.xilinx.com 13\nProduct SpecificationR\nDevice Part Marking\nFigure 5:  Sample Package with Part Marking\nNote:  Due to the small size of chip scale and quad flat no lead packages, the complete ordering part number cannot be\nincluded on the package marking. Part marking on chip  scale and quad flat no lead packages by line are:\n1. X (Xilinx logo) then truncated part number\n2. Not related to device part number3. Not related to device part number4. Device code, speed, operating temperature, three digits \nnot related to device part number. Device codes: C3 = CP56, C4 = CPG56, Q2 = QFG48.XC2C64A-7VQG44I 0.8mm 46.6 8.2 Very Thin Quad Flat \nPack; Pb-free10mm x 10mm 33 I\nXC2C64A-7CPG56I 0.5mm 65.0 15.0 Chip Scale Package; \nPb-free6mm x 6mm 45 I\nXC2C64A-7VQG100I 0.5mm 53.2 14.6 Very Thin Quad Flat \nPack; Pb-free14mm x 14mm 64 I\nNotes: \n1. C = Commercial (TA = 0°C to +70°C); I = Industrial (TA = –40°C to +85°C).Device Ordering No.\nand Part Marking No.Pin/Ball\nSpacingθJA\n(°C/Watt)θJC\n({C/Watt) Package TypePackage Body\nDimensions I/OComm(C)\nInd. (I)(1)\nStandard Example:             XC2C128         \n Device \nSpeed Grade Package Type Number of Pins Temperature Range -4 TQ C 144\nPb-Free Example:               XC2C128  TQ    G   144 C\nDevice \nSpeed Grade Package Type  \nPb-Free\nNumber of Pins -4\nTemperature Range\nXC2Cxxx\nTQ144\n7CDevice Type\nPackage\nSpeed\nOperating RangeThis line not\nrelated to de vice\npart n umberR\nPart marking for non-chip scale package\nDS311_05_10210 8\nXC2C64A CoolRunner-II CPLD\n14 www.xilinx.com DS311 (v2.3) November 19, 2008\nProduct SpecificationR\nPackage Pinout Diagrams\nFigure 6:  VQ44 Package\nFigure 7:  PC44 Package (Obsolete package shown for \nlegacy support only)VQ44\nTop ViewI/O(1)\nI/O(1)\nI/O(1)\nI/O(3)\nI/O\nI/OI/OV\nCCIO2\nGNDTDOI/OI/O(2)\nI/O(2)\nI/O\nI/OI/OI/OI/OI/OI/OV\nAUX\nI/O(1)I/O\nI/OI/O\nV\nCC\nI/O\nGND\nI/OI/OI/OI/OI/OI/O(2)\nI/O\nI/O\nGND\nI/OI/O\nV\nCCIO1\nI/O\nTDI\nTMS\nTCK1\n234567891011\n121314151617181920212233323130292827262524234443424140393837363534\n(1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset\nPC44\nTop ViewI/O(1)\nI/O(1)\nI/O(1)\nI/O(3)\nI/O\nI/O\nI/O\nVCCIO2\nGndTDOI/OI/O(2)\nI/O(2)\nI/OI/OI/OI/O\nI/O\nI/OI/OV\nAUX\nI/O(1)I/O\nI/OI/O\nV\nCC\nI/O\nGND\nI/OI/OI/OI/OI/OI/O(2)\nI/OI/O\nGND\nI/O\nI/O\nVCCIO1\nI/O\nTDI\nTMS\nTCK7\n891011121314151617\n18192021222324252627283938373635343332313029654321\n4443424140\n(1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/ResetFigure 8:  QFG48 Package\nFigure 9:  CP56 PackageQFG48\nTop ViewI/O\nI/OI/OI/OI/OGndI/OVccI/OI/OI/OI/OI/O(1)\nI/O(1)\nI/O(3)\nI/OI/OI/OVccio2GndTDOI/OI/OI/OI/O(2)\nI/O\nI/OGndI/OI/OVccio1I/OTDITMSTCKI/OI/O(1)\nI/O(1)VAUXI/OI/OI/OI/OI/OI/OI/OI/O(2)I/O(2)1\n23456789101112\n13\n141516171819202122232436\n353433323130292827262548\n4746454443424140393837\n(1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset\nCP56\nBottom ViewI/O(2)I/O(2) I/O I/O I/O I/O I/O I/O TMS TCK\nI/O(2) TDI\nI/O I/O GND I/O VCCIO1 I/O I/O I/O\nI/O I/O VCC I/O\nI/O I/O GND I/O\nI/O I/O I/O I/O\nI/O(1) VAUX I/O I/O\nI/O(1) I/O I/O I/O VCCIO2 GND I/O I/O\nI/O(3) I/O\nI/O I/O(1)I/O(1) I/O I/O TDO I/O I/O I/O I/OK\nJHGFEDCBA\n1\n2345678910\n(1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset\nXC2C64A CoolRunner-II CPLD\nDS311 (v2.3) November 19, 2008 www.xilinx.com 15\nProduct SpecificationR\nWarranty Disclaimer\nTHESE PRODUCTS ARE SUBJECT TO THE TERMS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED\nAT http://www.xilinx.com/warranty.htm . THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF THE\nPRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THETHEN-CURRENT XILINX DATA SHEET FOR THE PRODUCTS.  PRODUCTS ARE NOT DESIGNED TO BE FAIL-SAFE\nAND ARE NOT WARRANTED FOR USE IN APPLICATIONS THAT POSE A RISK OF PHYSICAL HARM OR LOSS OFLIFE. USE OF PRODUCTS IN SUCH APPLICATIONS IS FULL Y AT THE RISK OF CUSTOMER SUBJECT TO\nAPPLICABLE LAWS AND REGULATIONS.Figure 12:  VQ100 PackageVQ100\nTop ViewGND\nI/O(3)\nVCCIO2\nI/ONCNCI/ONCI/OI/O\nI/O\nI/OV\nCCIO2\nNCNCNC\nGND\nTDONCI/ONCI/OI/OI/O\nI/OVCC\nI/O(2)\nI/O\nI/OI/O\nGND\nI/OI/OI/OI/OI/OI/O\nV\nCCIO1\nI/O\nI/O\nI/OI/O\nI/O\nNC\nTDI\nNC\nTMS\nTCK\nI/O\nI/ONC\nI/ONCI/OI/OI/OGNDI/OI/ONCNCI/ONCGNDI/OI/ONCI/OVccI/OI/ONCI/OI/OV\nCCIO1I/O(1)\nI/O(1)\nI/O(1)\nI/O(1)\nVAUX\nI/O\nI/OI/OI/O\nI/O\nI/OI/O\nI/O\nI/OI/O\nI/O\nI/OI/OI/O\nNC\nGND\nI/O\n(2)\nI/O(2)\nI/O\nNC1\n234567891011121314151617181920212223242575\n74737271706968676665646362616059585756555453525126\n272829303132333435363738394041424344454647484950100\n999897969594939291908988878685848382818079787776\n(1) - Global Output Enable\n(2) - Global Clock(3) - Global Set/Reset\nXC2C64A CoolRunner-II CPLD\n16 www.xilinx.com DS311 (v2.3) November 19, 2008\nProduct SpecificationR\nAdditional Information\nAdditional information is available for the following\nCoolRunner-II CPLD topics at\nwww.xilinx.com/support/docum entation/coolrunner-ii.htm :\n\x81 Device pinouts in the density specific data sheets\n\x81 Termination, power sequencing, voltage thresholds, \nand slew rate data in the CPLD IO User Guide\x81 Reliability data in the Device Reliability Report\n\x81 Packaging thermal and electrical data in the Device \nPackage User Guide \nPackage drawings and dimensions are available at:\nwww.xilinx.com/support/documentation/package_specifications.htm\nRevision History\nThe following table shows the revision history for this document.  \nDate Version Revision\n5/15/04 1.0 Initial Xilinx release.8/30/04 1.1 Pb-free documentation\n10/01/04 1.2 Add Asynchronous Preset/Reset Pulse Widt h specification to AC Electrical Characteristics.\n11/08/04 1.3 Product Release. No change to documentation.11/29/04 1.4 Change to QFG package drawing (Figure 8). Pin 29 relabelled.12/14/04 1.5 Changes to Figure 4, Typical I/O Output Curves; Changes to t\nOUT25  and tOUT33 , Internal \nTiming Parameters, page 8.\n01/18/05 1.6 Changes to ICCSB , fTOGGLE , tPSU1 , tPSU2 , tPHD, tCW, tSLEW25 , and tSLEW33\n03/07/05 1.7 Format change to specifications IIL and IIH, page 3. Improvement to pin-to-pin logic delay, \npage 1. Modifications to Table 1, IOSTANDARDs.\n06/28/05 1.8 Move to Product Specification. Change to TIN25, TOUT25 , TIN33, and TOUT33 .\n01/30/06 1.9 Modified footnote 1 from AC Specifications Table to remove incorrect equation.03/20/06 2.0 Add Warranty Disclaimer. Add note to Pin Descriptions that \nGCK, GSR, and GTS pins can also \nbe used for general purpose I/O.\n02/15/07 2.1 Change to VIH specification for 2.5V and 1.8V LVCMOS. Change TF specification on -7 \nspeed grade from 2.0 to 3.0 ns.\n03/08/07 2.2 Fixed typo in note for VIL for LVCMOS18; removed note for VIL for LVCMOS33.\n11/19/08 2.3 Added note to Pin Description tables to indicate the PC44 packages are obsolete. Removed \npart numbers for devices in PC44 packages the Features section and from the ordering information. See Product Discontinuation Notice \nxcn07022.pdf .\n'}]
!==============================================================================!
### Component Summary: XC2C64A-7CPG56CDS311

#### Key Specifications:
- **Voltage Ratings:**
  - Supply voltage for internal logic: 1.7V to 1.9V
  - Supply voltage for output drivers:
    - 3.3V operation: 3.0V to 3.6V
    - 2.5V operation: 2.3V to 2.7V
    - 1.8V operation: 1.7V to 1.9V
    - 1.5V operation: 1.4V to 1.6V
- **Current Ratings:**
  - Quiescent current: as low as 15 μA
  - Dynamic current at 1 MHz: 500 μA
  - Dynamic current at 50 MHz: 5 mA
- **Power Consumption:**
  - Standby current (Commercial): 31 μA to 100 μA
  - Standby current (Industrial): 43 μA to 165 μA
- **Operating Temperature Range:**
  - Commercial: 0°C to +70°C
  - Industrial: -40°C to +85°C
- **Package Type:**
  - Chip Scale Package (CSP), 6mm x 6mm, 56-ball
- **Special Features:**
  - Optimized for 1.8V systems
  - Fast in-system programming (1.8V ISP using IEEE 1532)
  - Multi-voltage I/O operation (1.5V to 3.3V)
  - Advanced design security features
  - Hot pluggable
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The **XC2C64A-7CPG56** is a **CoolRunner-II Complex Programmable Logic Device (CPLD)** from Xilinx. It features a 64-macrocell architecture designed for high performance and low power consumption. The device is optimized for applications requiring low standby and dynamic power, making it suitable for both high-end communication equipment and battery-operated devices. The architecture includes four function blocks interconnected by a low-power advanced interconnect matrix, allowing for flexible logic synthesis and efficient operation.

#### Typical Applications:
The XC2C64A-7CPG56 is typically used in:
- **Power Management:** Efficiently managing power consumption in various electronic devices.
- **Signal Processing:** Implementing complex logic functions for signal manipulation.
- **Data Storage:** Used in systems requiring programmable logic for data handling.
- **Communication Equipment:** Ideal for high-speed communication systems due to its fast logic delays and low power operation.
- **Consumer Electronics:** Suitable for battery-operated devices where power efficiency is critical.

This component is particularly advantageous in applications where low power consumption and high performance are essential, making it a versatile choice for a wide range of electronic designs.