#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002671fda10a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002671fda2c40 .scope module, "check_extrema_tb" "check_extrema_tb" 3 10;
 .timescale -9 -12;
P_000002671fb18f90 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001001>;
P_000002671fb18fc8 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000000000100>;
v000002671fdfef10_0 .net "busy", 0 0, v000002671fdff0f0_0;  1 drivers
v000002671fdfd610_0 .var "clk_in", 0 0;
v000002671fdfea10_0 .net "first_address", 3 0, v000002671fdfec90_0;  1 drivers
v000002671fdfd6b0_0 .net/s "first_data", 8 0, L_000002671fd85d60;  1 drivers
v000002671fdfe0b0_0 .var "read", 0 0;
v000002671fdfd7f0_0 .net "reader_done", 0 0, v000002671fdfd430_0;  1 drivers
v000002671fdfd890_0 .var "rst_in", 0 0;
v000002671fdfe5b0_0 .net "second_address", 3 0, v000002671fdfe790_0;  1 drivers
v000002671fdfdb10_0 .net/s "second_data", 8 0, L_000002671fd85c80;  1 drivers
v000002671fdfdbb0_0 .var "x", 1 0;
v000002671fdfee70_0 .var "y", 1 0;
S_000002671fd86180 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 82, 3 82 0, S_000002671fda2c40;
 .timescale -9 -12;
v000002671fda59f0_0 .var/2s "i", 31 0;
S_000002671fd86310 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 83, 3 83 0, S_000002671fd86180;
 .timescale -9 -12;
v000002671fda53b0_0 .var/2s "j", 31 0;
S_000002671fd42830 .scope module, "first_bram" "xilinx_single_port_ram_read_first" 3 40, 4 12 0, S_000002671fda2c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addra";
    .port_info 1 /INPUT 9 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 9 "douta";
P_000002671fda2dd0 .param/str "INIT_FILE" 0 4 16, "first_test_bram.mem";
P_000002671fda2e08 .param/l "RAM_DEPTH" 0 4 14, +C4<00000000000000000000000000010000>;
P_000002671fda2e40 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002671fda2e78 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001001>;
v000002671fda58b0 .array "BRAM", 0 15, 8 0;
v000002671fda5bd0_0 .net "addra", 3 0, v000002671fdfec90_0;  alias, 1 drivers
v000002671fda5db0_0 .net "clka", 0 0, v000002671fdfd610_0;  1 drivers
L_000002671fe70310 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000002671fda5630_0 .net "dina", 8 0, L_000002671fe70310;  1 drivers
v000002671fda5c70_0 .net "douta", 8 0, L_000002671fd85d60;  alias, 1 drivers
L_000002671fe701a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002671fda6030_0 .net "ena", 0 0, L_000002671fe701a8;  1 drivers
v000002671fda5ef0_0 .var "ram_data", 8 0;
L_000002671fe701f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002671fda51d0_0 .net "regcea", 0 0, L_000002671fe701f0;  1 drivers
v000002671fda5770_0 .net "rsta", 0 0, v000002671fdfd890_0;  1 drivers
L_000002671fe70160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002671fda5450_0 .net "wea", 0 0, L_000002671fe70160;  1 drivers
S_000002671fd429c0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002671fd42830;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002671fd429c0
v000002671fda60d0_0 .var/i "depth", 31 0;
TD_check_extrema_tb.first_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000002671fda60d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002671fda60d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002671fda60d0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002671fd42b50 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002671fd42830;
 .timescale -9 -12;
L_000002671fd85d60 .functor BUFZ 9, v000002671fda5310_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000002671fda5310_0 .var "douta_reg", 8 0;
E_000002671fd9aac0 .event posedge, v000002671fda5db0_0;
S_000002671fdfbed0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002671fd42830;
 .timescale -9 -12;
S_000002671fdfd070 .scope module, "reader" "read_pixel" 3 19, 5 5 0, S_000002671fda2c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 4 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 4 "second_address";
    .port_info 6 /INPUT 1 "input_ready";
    .port_info 7 /INPUT 2 "x";
    .port_info 8 /INPUT 2 "y";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_000002671fb19210 .param/l "BIT_DEPTH" 0 5 6, +C4<00000000000000000000000000001001>;
P_000002671fb19248 .param/l "DIMENSION" 0 5 7, +C4<00000000000000000000000000000100>;
enum000002671fd921f0 .enum2/s (32)
   "IDLE" 0,
   "BUSY" 1
 ;
v000002671fda5a90_0 .net *"_ivl_0", 31 0, L_000002671fdfdcf0;  1 drivers
L_000002671fe70118 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002671fda54f0_0 .net *"_ivl_11", 29 0, L_000002671fe70118;  1 drivers
v000002671fda5810_0 .net *"_ivl_12", 31 0, L_000002671fdfded0;  1 drivers
L_000002671fe70088 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002671fda5d10_0 .net *"_ivl_3", 29 0, L_000002671fe70088;  1 drivers
L_000002671fe700d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002671fda5b30_0 .net/2u *"_ivl_4", 31 0, L_000002671fe700d0;  1 drivers
v000002671fdfd390_0 .net *"_ivl_7", 31 0, L_000002671fdfde30;  1 drivers
v000002671fdfe830_0 .net *"_ivl_8", 31 0, L_000002671fdfefb0;  1 drivers
v000002671fdfd250_0 .net "address", 3 0, L_000002671fdfe150;  1 drivers
v000002671fdff0f0_0 .var "busy", 0 0;
v000002671fdfd930_0 .net "clk", 0 0, v000002671fdfd610_0;  alias, 1 drivers
v000002671fdfe3d0_0 .var "counter", 1 0;
v000002671fdfd430_0 .var "done", 0 0;
v000002671fdfec90_0 .var "first_address", 3 0;
v000002671fdfd9d0_0 .net/s "first_data", 8 0, L_000002671fd85d60;  alias, 1 drivers
v000002671fdfdc50_0 .net "input_ready", 0 0, v000002671fdfe0b0_0;  1 drivers
v000002671fdfda70_0 .net "rst_in", 0 0, v000002671fdfd890_0;  alias, 1 drivers
v000002671fdfe790_0 .var "second_address", 3 0;
v000002671fdfd570_0 .net/s "second_data", 8 0, L_000002671fd85c80;  alias, 1 drivers
v000002671fdfd750_0 .var/2s "state", 31 0;
v000002671fdfdd90_0 .net "x", 1 0, v000002671fdfdbb0_0;  1 drivers
v000002671fdfe970_0 .net "y", 1 0, v000002671fdfee70_0;  1 drivers
L_000002671fdfdcf0 .concat [ 2 30 0 0], v000002671fdfee70_0, L_000002671fe70088;
L_000002671fdfde30 .arith/mult 32, L_000002671fdfdcf0, L_000002671fe700d0;
L_000002671fdfefb0 .concat [ 2 30 0 0], v000002671fdfdbb0_0, L_000002671fe70118;
L_000002671fdfded0 .arith/sum 32, L_000002671fdfde30, L_000002671fdfefb0;
L_000002671fdfe150 .part L_000002671fdfded0, 0, 4;
S_000002671fdff320 .scope module, "second_bram" "xilinx_single_port_ram_read_first" 3 56, 4 12 0, S_000002671fda2c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addra";
    .port_info 1 /INPUT 9 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 9 "douta";
P_000002671fdff4b0 .param/str "INIT_FILE" 0 4 16, "second_test_bram.mem";
P_000002671fdff4e8 .param/l "RAM_DEPTH" 0 4 14, +C4<00000000000000000000000000010000>;
P_000002671fdff520 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000002671fdff558 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001001>;
v000002671fdfed30 .array "BRAM", 0 15, 8 0;
v000002671fdfd2f0_0 .net "addra", 3 0, v000002671fdfe790_0;  alias, 1 drivers
v000002671fdfe510_0 .net "clka", 0 0, v000002671fdfd610_0;  alias, 1 drivers
L_000002671fe70358 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000002671fdfd4d0_0 .net "dina", 8 0, L_000002671fe70358;  1 drivers
v000002671fdff050_0 .net "douta", 8 0, L_000002671fd85c80;  alias, 1 drivers
L_000002671fe70280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002671fdfe6f0_0 .net "ena", 0 0, L_000002671fe70280;  1 drivers
v000002671fdfeab0_0 .var "ram_data", 8 0;
L_000002671fe702c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002671fdfe470_0 .net "regcea", 0 0, L_000002671fe702c8;  1 drivers
v000002671fdfedd0_0 .net "rsta", 0 0, v000002671fdfd890_0;  alias, 1 drivers
L_000002671fe70238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002671fdfe8d0_0 .net "wea", 0 0, L_000002671fe70238;  1 drivers
S_000002671fdff5a0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000002671fdff320;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002671fdff5a0
v000002671fdfeb50_0 .var/i "depth", 31 0;
TD_check_extrema_tb.second_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000002671fdfeb50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000002671fdfeb50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002671fdfeb50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000002671fdff730 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000002671fdff320;
 .timescale -9 -12;
L_000002671fd85c80 .functor BUFZ 9, v000002671fdfe650_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000002671fdfe650_0 .var "douta_reg", 8 0;
S_000002671fdff8c0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000002671fdff320;
 .timescale -9 -12;
    .scope S_000002671fdfd070;
T_2 ;
    %wait E_000002671fd9aac0;
    %load/vec4 v000002671fdfda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002671fdfe3d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002671fdfd750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000002671fdfdc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002671fdfd750_0, 0;
    %load/vec4 v000002671fdfd250_0;
    %assign/vec4 v000002671fdfec90_0, 0;
    %load/vec4 v000002671fdfd250_0;
    %assign/vec4 v000002671fdfe790_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002671fdfe3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002671fdff0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002671fdfd430_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002671fdfd750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002671fdfd430_0, 0;
T_2.6 ;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000002671fdfe3d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002671fdfd750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002671fdfd430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002671fdff0f0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000002671fdfe3d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002671fdfe3d0_0, 0;
T_2.8 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002671fdfbed0;
T_3 ;
    %vpi_call/w 4 35 "$readmemb", P_000002671fda2dd0, v000002671fda58b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002671fd42b50;
T_4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002671fda5310_0, 0, 9;
    %end;
    .thread T_4, $init;
    .scope S_000002671fd42b50;
T_5 ;
    %wait E_000002671fd9aac0;
    %load/vec4 v000002671fda5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002671fda5310_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002671fda51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002671fda5ef0_0;
    %assign/vec4 v000002671fda5310_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002671fd42830;
T_6 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002671fda5ef0_0, 0, 9;
    %end;
    .thread T_6, $init;
    .scope S_000002671fd42830;
T_7 ;
    %wait E_000002671fd9aac0;
    %load/vec4 v000002671fda6030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002671fda5450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002671fda5630_0;
    %load/vec4 v000002671fda5bd0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002671fda58b0, 0, 4;
T_7.2 ;
    %load/vec4 v000002671fda5bd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002671fda58b0, 4;
    %assign/vec4 v000002671fda5ef0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002671fdff8c0;
T_8 ;
    %vpi_call/w 4 35 "$readmemb", P_000002671fdff4b0, v000002671fdfed30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002671fdff730;
T_9 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002671fdfe650_0, 0, 9;
    %end;
    .thread T_9, $init;
    .scope S_000002671fdff730;
T_10 ;
    %wait E_000002671fd9aac0;
    %load/vec4 v000002671fdfedd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002671fdfe650_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002671fdfe470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002671fdfeab0_0;
    %assign/vec4 v000002671fdfe650_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002671fdff320;
T_11 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002671fdfeab0_0, 0, 9;
    %end;
    .thread T_11, $init;
    .scope S_000002671fdff320;
T_12 ;
    %wait E_000002671fd9aac0;
    %load/vec4 v000002671fdfe6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002671fdfe8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002671fdfd4d0_0;
    %load/vec4 v000002671fdfd2f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002671fdfed30, 0, 4;
T_12.2 ;
    %load/vec4 v000002671fdfd2f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002671fdfed30, 4;
    %assign/vec4 v000002671fdfeab0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002671fda2c40;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v000002671fdfd610_0;
    %nor/r;
    %store/vec4 v000002671fdfd610_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000002671fda2c40;
T_14 ;
    %vpi_call/w 3 72 "$dumpfile", "check_extrema.vcd" {0 0 0};
    %vpi_call/w 3 73 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002671fda2c40 {0 0 0};
    %vpi_call/w 3 74 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002671fdfd610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002671fdfd890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002671fdfd890_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002671fdfd890_0, 0, 1;
    %fork t_1, S_000002671fd86180;
    %jmp t_0;
    .scope S_000002671fd86180;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002671fda59f0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000002671fda59f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.1, 5;
    %fork t_3, S_000002671fd86310;
    %jmp t_2;
    .scope S_000002671fd86310;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002671fda53b0_0, 0, 32;
T_14.2 ;
    %load/vec4 v000002671fda53b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.3, 5;
    %load/vec4 v000002671fda53b0_0;
    %pad/s 2;
    %store/vec4 v000002671fdfdbb0_0, 0, 2;
    %load/vec4 v000002671fda59f0_0;
    %pad/s 2;
    %store/vec4 v000002671fdfee70_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002671fdfe0b0_0, 0, 1;
T_14.4 ;
    %load/vec4 v000002671fdfd7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_14.5, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002671fdfe0b0_0, 0, 1;
    %jmp T_14.4;
T_14.5 ;
    %vpi_call/w 3 92 "$display", "Pixel position  (", v000002671fdfdbb0_0, ", ", v000002671fdfee70_0, ")" {0 0 0};
    %vpi_call/w 3 93 "$display", "Values:", v000002671fdfd6b0_0, ", ", v000002671fdfdb10_0 {0 0 0};
    %load/vec4 v000002671fda53b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000002671fda53b0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_000002671fd86180;
t_2 %join;
    %load/vec4 v000002671fda59f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000002671fda59f0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_000002671fda2c40;
t_0 %join;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim\check_extrema_tb.sv";
    "hdl\xilinx_single_port_ram_read_first_bram_tester.v";
    "hdl\extrema_debugger.sv";
