// Seed: 146094681
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7
);
  assign id_2 = 1;
  logic id_8, id_9;
  type_16(
      1 >> id_3, 1'b0, id_1
  );
endmodule
