
State Machine - |WS2|soc:soc|vga_display:vga_display_0|state
Name state.WAITING state.WRITING_1 state.WRITING state.WAIT_STATE state.READING state.DRAWING 
state.DRAWING 0 0 0 0 0 0 
state.READING 0 0 0 0 1 1 
state.WAIT_STATE 0 0 0 1 0 1 
state.WRITING 0 0 1 0 0 1 
state.WRITING_1 0 1 0 0 0 1 
state.WAITING 1 0 0 0 0 1 

State Machine - |WS2|soc:soc|soc_sdram:sdram|m_next
Name m_next.010000000 m_next.000010000 m_next.000001000 m_next.000000001 
m_next.000000001 0 0 0 0 
m_next.000001000 0 0 1 1 
m_next.000010000 0 1 0 1 
m_next.010000000 1 0 0 1 

State Machine - |WS2|soc:soc|soc_sdram:sdram|m_state
Name m_state.100000000 m_state.010000000 m_state.001000000 m_state.000100000 m_state.000010000 m_state.000001000 m_state.000000100 m_state.000000010 m_state.000000001 
m_state.000000001 0 0 0 0 0 0 0 0 0 
m_state.000000010 0 0 0 0 0 0 0 1 1 
m_state.000000100 0 0 0 0 0 0 1 0 1 
m_state.000001000 0 0 0 0 0 1 0 0 1 
m_state.000010000 0 0 0 0 1 0 0 0 1 
m_state.000100000 0 0 0 1 0 0 0 0 1 
m_state.001000000 0 0 1 0 0 0 0 0 1 
m_state.010000000 0 1 0 0 0 0 0 0 1 
m_state.100000000 1 0 0 0 0 0 0 0 1 

State Machine - |WS2|soc:soc|soc_sdram:sdram|i_next
Name i_next.111 i_next.101 i_next.010 i_next.000 
i_next.000 0 0 0 0 
i_next.010 0 0 1 1 
i_next.101 0 1 0 1 
i_next.111 1 0 0 1 

State Machine - |WS2|soc:soc|soc_sdram:sdram|i_state
Name i_state.111 i_state.101 i_state.011 i_state.010 i_state.001 i_state.000 
i_state.000 0 0 0 0 0 0 
i_state.001 0 0 0 0 1 1 
i_state.010 0 0 0 1 0 1 
i_state.011 0 0 1 0 0 1 
i_state.101 0 1 0 0 0 1 
i_state.111 1 0 0 0 0 1 

State Machine - |WS2|soc:soc|soc_nios2_gen2_0:nios2_gen2_0|soc_nios2_gen2_0_cpu:cpu|soc_nios2_gen2_0_cpu_nios2_oci:the_soc_nios2_gen2_0_cpu_nios2_oci|soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_nios2_gen2_0_cpu_debug_slave_wrapper|soc_nios2_gen2_0_cpu_debug_slave_tck:the_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |WS2|soc:soc|altera_i2cslave_to_avlmm_bridge:i2c|altr_i2c_rxshifter:i_altr_i2c_rxshifter|rx_shiftfsm_state
Name rx_shiftfsm_state.RX_DONE rx_shiftfsm_state.RX_SLV_SHIFT rx_shiftfsm_state.RX_HOLD rx_shiftfsm_state.RX_CLK_HIGH rx_shiftfsm_state.RX_CLK_LOW rx_shiftfsm_state.RX_CLK_LOAD rx_shiftfsm_state.IDLE 
rx_shiftfsm_state.IDLE 0 0 0 0 0 0 0 
rx_shiftfsm_state.RX_CLK_LOAD 0 0 0 0 0 1 1 
rx_shiftfsm_state.RX_CLK_LOW 0 0 0 0 1 0 1 
rx_shiftfsm_state.RX_CLK_HIGH 0 0 0 1 0 0 1 
rx_shiftfsm_state.RX_HOLD 0 0 1 0 0 0 1 
rx_shiftfsm_state.RX_SLV_SHIFT 0 1 0 0 0 0 1 
rx_shiftfsm_state.RX_DONE 1 0 0 0 0 0 1 

State Machine - |WS2|soc:soc|altera_i2cslave_to_avlmm_bridge:i2c|altr_i2c_txshifter:i_altr_i2c_txshifter|tx_shiftfsm_state
Name tx_shiftfsm_state.TX_DONE tx_shiftfsm_state.TX_SLV_SHIFT tx_shiftfsm_state.TX_CLK_HOLD tx_shiftfsm_state.TX_CLK_HIGH tx_shiftfsm_state.TX_CLK_LOW tx_shiftfsm_state.TX_CLK_LOAD tx_shiftfsm_state.TX_IDLE 
tx_shiftfsm_state.TX_IDLE 0 0 0 0 0 0 0 
tx_shiftfsm_state.TX_CLK_LOAD 0 0 0 0 0 1 1 
tx_shiftfsm_state.TX_CLK_LOW 0 0 0 0 1 0 1 
tx_shiftfsm_state.TX_CLK_HIGH 0 0 0 1 0 0 1 
tx_shiftfsm_state.TX_CLK_HOLD 0 0 1 0 0 0 1 
tx_shiftfsm_state.TX_SLV_SHIFT 0 1 0 0 0 0 1 
tx_shiftfsm_state.TX_DONE 1 0 0 0 0 0 1 

State Machine - |WS2|soc:soc|altera_i2cslave_to_avlmm_bridge:i2c|altr_i2c_avl_mst_intf_gen:i_altr_i2c_avl_mst_intf_gen|fsm_state
Name fsm_state.RDDATABYTE fsm_state.ISSUE_READ fsm_state.SPLIT_WRITE fsm_state.WRITE_COMPLETE fsm_state.NEXT_WRITE fsm_state.ISSUE_WRITE fsm_state.WRDATABYTE fsm_state.ASSIGN_WRADDR fsm_state.ASSIGN_RDADDR fsm_state.WORDADDRBYTE_4 fsm_state.WORDADDRBYTE_3 fsm_state.WORDADDRBYTE_2 fsm_state.WORDADDRBYTE_1 fsm_state.IDLE 
fsm_state.IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
fsm_state.WORDADDRBYTE_1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
fsm_state.WORDADDRBYTE_2 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
fsm_state.WORDADDRBYTE_3 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
fsm_state.WORDADDRBYTE_4 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
fsm_state.ASSIGN_RDADDR 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
fsm_state.ASSIGN_WRADDR 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
fsm_state.WRDATABYTE 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
fsm_state.ISSUE_WRITE 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
fsm_state.NEXT_WRITE 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
fsm_state.WRITE_COMPLETE 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
fsm_state.SPLIT_WRITE 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
fsm_state.ISSUE_READ 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
fsm_state.RDDATABYTE 1 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |WS2|soc:soc|altera_i2cslave_to_avlmm_bridge:i2c|altr_i2c_slvfsm:i_altr_i2c_slvfsm|slv_fsm_state
Name slv_fsm_state.TX_LOOP slv_fsm_state.WAIT_DATA slv_fsm_state.RX_LOOP slv_fsm_state.RX_10BIT_2_ADDR slv_fsm_state.RX_1BYTE slv_fsm_state.IDLE 
slv_fsm_state.IDLE 0 0 0 0 0 0 
slv_fsm_state.RX_1BYTE 0 0 0 0 1 1 
slv_fsm_state.RX_10BIT_2_ADDR 0 0 0 1 0 1 
slv_fsm_state.RX_LOOP 0 0 1 0 0 1 
slv_fsm_state.WAIT_DATA 0 1 0 0 0 1 
slv_fsm_state.TX_LOOP 1 0 0 0 0 1 

State Machine - |WS2|soc:soc|altera_i2cslave_to_avlmm_bridge:i2c|altr_i2c_condt_det:i_altr_i2c_condt_det|bus_state
Name bus_state.BUS_COUNTING bus_state.BUS_LOAD_CNT bus_state.BUS_BUSY bus_state.BUS_IDLE 
bus_state.BUS_IDLE 0 0 0 0 
bus_state.BUS_BUSY 0 0 1 1 
bus_state.BUS_LOAD_CNT 0 1 0 1 
bus_state.BUS_COUNTING 1 0 0 1 
