<h1 id="rspldocumentation">RSPL - Documentation</h1>
<p><a href="../../Readme.md" target="_blank">Download Markdown</a></p>
<p>This project provides tools for a high-level RSP language which can be transpiled into assembly in text form.<br>
The output is a completely functional overlay usable by libdragon.</p>
<p>RSPL is intended to be a simple language staying close to the hardware/ASM instructions, while proving a GLSL-like "swizzle" syntax to make use of the vector/lane instructions on the RSP.</p>
<p>While it may look like C / GLSL, the syntax/behaviour is quite different.<br>
Here are a few noteworthy differences:</p>
<ul>
<li>Variables only exist in registers</li>
<li>Memory access is explicit (e.g. with the use of <code>load()</code> / <code>store()</code>)</li>
<li>Statements only allow one "computation" (<code>a = b + 2</code> is ok, <code>a = (b * 2 ) + 4</code> is not)</li>
<li>Computations have no inherent value, they always assign to a variable in the end.</li>
<li>Builtin functions are aware of the whole expression, allowing for "return-type overloading"</li>
</ul>
<p>Further details can be found in the following sections.</p>
<h2 id="filelayout">File Layout</h2>
<p>An RSPL file contains three sections, an optional state section at the start,<br>
includes, and zero or more functions after that.</p>
<p>The state section can allocate memory which gets saved across overlay-switches.<br>
While functions can implement the actual code and register themselves as commands to libdragon.</p>
<p>An include, currently only for raw assembly files, can be added to the very beginning or end of a file.</p>
<p>This is what a simple file could look like:</p>
<pre><code class="C language-C">include "rsp_queue.inc"

state {
  vec16 SCREEN_SIZE_VEC;
}

command&lt;0&gt; T3DCmd_SetScreenSize(u32 unused, u32 sizeXY)
{
  u32 sizeX = sizeXY &gt;&gt; 16;
  u32 sizeY = sizeXY &amp; 0xFFFF;

  vec16 screenSize;
  screenSize.x = sizeX;
  screenSize.y = sizeY;
  store(screenSize, SCREEN_SIZE_VEC);
}
</code></pre>
<h2 id="types">Types</h2>
<p>Both the state definition and variables in the actual code have to declare their types, similar to C.<br>
There is currently no way to define custom or compound types (e.g. structs).<br>
Types can be put into two categories: scalar-types and vector-types.<br></p>
<p>This means that there is a strict separation of scalar and vector instructions, except statements that are used to transfer data between the two.</p>
<p>Here is a list of all available types:</p>
<ul>
<li>Scalar: <code>u8</code>, <code>s8</code>, <code>u16</code>, <code>s16</code>, <code>u32</code>, <code>s32</code></li>
<li>Vector: <code>vec16</code>, <code>vec32</code></li>
</ul>
<p>Like with C, the emitted instructions for operations are dependent on the types involved.</p>
<h3 id="vec32"><code>vec32</code></h3>
<p>One special case is the type <code>vec32</code>, which is assumed to be a 16.16 32-bit vector.<br>
This means it's the only type split across two registers, where the first one contains the integer part and the second one the fractional part.<br>
Any operation with that type takes this into account, any special behaviour will be documented.</p>
<h2 id="state">State</h2>
<p>In order to have memory that persists across overlay switches, one or more state sections have to be defined.<br>
This is done by using the <code>state</code>/<code>data</code>/<code>bss</code> keyword, followed by a block inside curly-brackets.<br>
Inside the block, labels with types and an optional array-size can be declared.<br></p>
<p>As an example:</p>
<pre><code class="c++ language-c++">state {
  extern u32 RDPQ_CMD_STAGING;

  vec32 MAT_MODEL_DATA[8][2];
  u32 CURRENT_MAT_ADDR = {42};
}
</code></pre>
<p>As seen in the first entry, it's possible to declare external labels, which will be resolved at compile-time.<br>
This can be used for dependencies defined in assembly files (e.g. from <code>rsp_queue.inc</code>).<br>
External labels don't take up any extra space in the overlay.</p>
<p>Labels can have initial values, which must be specified in curly-brackets.<br>
For scalar types, this can be a single value, for vectors it must be a list of values.<br>
Any value left-out will be initialized to <code>0</code>.<br></p>
<h3 id="temporarystate">Temporary state</h3>
<p>The <code>state</code> section will be persist across overlay-switches, meaning it will be saved/restored.<br>
For data that doesn't need to be saved, you can use the <code>data</code>/<code>bss</code> section.<br></p>
<p>Values inside <code>data</code> can have an initial value that will get restored after a switch.<br>
Modifying them is allowed, but may not persist across commands.<br></p>
<p>Similarly, <code>bss</code> is a section that will be NOT be initialized and is not saved/restored.<br>
Meaning for any given command you run, those values will be in an undefined state.<br></p>
<h2 id="variables">Variables</h2>
<p>To access registers, variables must be used.<br>
You can think of them as just an alias for registers, they have no runtime overhead.<br>
Additionally they provide the ability to have transpile-time checks.</p>
<p>You can declare a variable like that:</p>
<pre><code class="c++ language-c++">u32&lt;$t0&gt; myVar;
u8 alsoMyVar;
vec32 aVectorVar;
</code></pre>
<p>In the declaration it's possible to either specify a register directly (useful for function-calls with arguments), or let the transpiler choose one.<br>
The latter should be preferred whenever possible.<br>
Automatic allocation of registers happens in a fixed order, choosing the first free register.</p>
<p>To manually un-declare a variable, you can use the <code>undef</code> keyword.<br></p>
<pre><code class="c++ language-c++">u32&lt;$t0&gt; myVar;
undef myVar;
myVar += 1; // &lt;- ERROR: no longer in scope
</code></pre>
<p>This is no runtime overhead.</p>
<h3 id="scope">Scope</h3>
<p>RSPL has a concept of scopes which, similar to C, refers to a block of code inside curly-brackets.<br>
This only limits the visibly/lifetime of variable declarations.<br>
There is no runtime overhead or cost associated with scopes.</p>
<p>As an example:</p>
<pre><code class="c++ language-c++">u32 varA;
{
    u32 varB;
    varA = 42; // &lt;- OK
}
varB = 42; // &lt;- Error, no longer in scope
</code></pre>
<p>The main use is to efficiently manage registers, since once out of scope, they are free to be re-used again.
Note that calling a macro (explained later), creates an implicit scope for that exact reason.</p>
<h3 id="const">Const</h3>
<p>Variables can be declared as const, allowing them to be initialized once, and then preventing any further writes.<br>
This can be done by using the <code>const</code> keyword at the declaration.<br>
Example:</p>
<pre><code class="c++ language-c++">const u32 a,b;
const u32 c = a + b; // &lt;- OK
c += 10; // &lt;- ERROR
</code></pre>
<h2 id="statements">Statements</h2>
<p>Code consists of a collection of statements.<br>
A Statement can be a variables declaration, function call, calculation or control-structure.<br>
As an example:</p>
<pre><code class="c++ language-c++">u32 a, b, address;
a = 10;
b = a + a;
if(a &gt; 10) {
    a = load(address);
}
</code></pre>
<p>Nothing surprising here, just like with most other languages.<br/>
There is however a limitation: you can only write one expression/calculation per statement.<br/>
For example:</p>
<pre><code class="c++ language-c++">u32 a = b + 5; // &lt;- OK
a += 3;        // &lt;- OK  
a = load(b);   // &lt;- OK

u32 a = b + 5 + 2; // &lt;- ERROR
a += b + 3;        // &lt;- ERROR
a = load(b) - 2;   // &lt;- ERROR
</code></pre>
<p>By extension, grouping calculations in parentheses is also not allowed.<br></p>
<p>For control-flow, there are <code>if</code>-statements and <code>while</code>-loops.<br>
They also only support one expression for handling the condition.<br>
Examples:</p>
<pre><code class="c++ language-c++">u32 a;

if(a &gt; 10)a = 10;

if(a != 10) {
    a = 10;
} else {
    a = 20;
}

while(a &gt; 20) {
  a -= 1;
  if(a == 5)break;
}
</code></pre>
<p>Labels in combination with <code>goto</code> are supported too:<br></p>
<pre><code class="c++ language-c++">u32 a;

LabelA:
a += 10;
goto LabelA;
</code></pre>
<p>For exiting commands specifically, there is the <code>exit</code> statement.<br>
This can be used inside commands, functions and macros to stop the execution and return to libdragons code.<br></p>
<pre><code class="c++ language-c++">function test() {
  exit; // returns to 
}
</code></pre>
<h3 id="swizzle">Swizzle</h3>
<p>For vector types, there is a syntax-feature called "swizzle" which you may know from GLSL.<br>
This allows to specify one or more lanes/components of a vector.<br>
What swizzle you can actually use is heavily dependent on the statement, this is a hardware limitation.<br>
There are however error messages when a swizzle is incompatible with a certain statement.</p>
<p>One main difference to GLSL is that vectors always have 8 components, not 4.<br>
This is because the RSP uses 8 lanes for its registers.<br>
They are referred to, in order, as <code>x</code>, <code>y</code>, <code>z</code>, <code>w</code>, <code>X</code>, <code>Y</code>, <code>Z</code>, <code>W</code>.<br>
Depending on the statement, you can use specific combinations of those:<br></p>
<ul>
<li><code>xy</code>, <code>zw</code>, <code>XY</code>, <code>ZW</code></li>
<li><code>xyzw</code>, <code>XYZW</code></li>
<li><code>xxzzXXZZ</code>, <code>yywwYYWW</code>, <code>xxxxXXXX</code>, <code>yyyyYYYY</code>, <code>zzzzZZZZ</code>, <code>wwwwWWWW</code></li>
<li><code>xxxxxxxx</code>, <code>yyyyyyyy</code>, <code>zzzzzzzz</code>, <code>wwwwwwww</code></li>
<li><code>XXXXXXXX</code>, <code>YYYYYYYY</code>, <code>ZZZZZZZZ</code>, <code>WWWWWWWW</code></li>
<li><code>xyzwxyzw</code></li>
</ul>
<p>As an example:</p>
<pre><code class="c++ language-c++">vec32 a,b,c;
a.y = 1.25; // assign 1.25 as a fixed-point to the second lane
a.x = b.z; // single-lane assignment

// This does: b: xyzwXYZW *
//            c: yyyyYYYY
a = b * c.yyyyYYYY;

u32 address;
store(a.xy, address); // stores the first two lanes to memory
</code></pre>
<p>Alternatively, elements can be accessed by their index, starting from 0.<br>
The syntax is the same, mapping each number to the corresponding letter.<br>
For example, these statements are equivalent:</p>
<pre><code class="c++ language-c++">a.x = b.y;
a.0 = b.1;

a += b.yywwYYWW;
a += b.11335577;
</code></pre>
<h3 id="cast">Cast</h3>
<p>RSPL comes with a unified cast and partial-access syntax, specified by a colon (<code>:</code>) and type.<br>
This works for both scalar and vector types.<br></p>
<h4 id="scalar">Scalar</h4>
<p>You can treat scalar values as different types, for example during a load and store:</p>
<pre><code class="c++ language-c++">u32 a, address;
a:u8 = load(address); // load unsigned 8-bit value
store(a:u16, address); // store back as 16-bit value
</code></pre>
<p>Allowed cast types: <code>u8</code>, <code>s8</code>, <code>u16</code>, <code>s16</code>, <code>u32</code>, <code>s32</code></p>
<h4 id="vector">Vector</h4>
<p>For vector types, this allows you partially access the integer or fraction part of a <code>vec32</code>.<br>
Using it on a <code>vec16</code> is also safe, and usually affects how it will be treated by 32-bit operations and assignments.<br> </p>
<p>Allowed cast types: <code>sint</code>, <code>uint</code>, <code>sfract</code>, <code>ufract</code>.</p>
<p>For example, here is a partial load and store:</p>
<pre><code class="c++ language-c++">u32 address;
vec32 res;
res:sint = load(address); // load only integer part, fraction stays intact
store(res:ufract, address); // store only fraction part
</code></pre>
<p>This can also be combined with swizzling:</p>
<pre><code class="c++ language-c++">u32 address;
vec32 res;
res:sint.xy = load(address).xy; // load only first two lanes of integer part
store(res:ufract.XY, address); // only store upper two lanes of fraction part
</code></pre>
<p>Assignment can also make use of it, in all combinations:</p>
<pre><code class="c++ language-c++">vec32 a, b;
a:sint = b; // assign only integer part, leave fraction intact
a = b:sint; // assign only integer part, zero out fraction
a:ufract = b:ufract; // assign fraction to fraction, leave integer intact
</code></pre>
<p>As well as operations:</p>
<pre><code class="c++ language-c++">vec32 a, b;
a += b:sint; // only add an integer, leave fraction unchanged
vec16 fA, fB; // assumed to be a 1.16 fixed-point
fA += fB:sfract; // only add fraction, forcing a singed addition
</code></pre>
<p>While you can set a cast on all variables of an expression (if supported),<br/>
the main deciding factor is the destination variable.<br/>
If the destination variable has a cast, but one of the source variables doesn't, it will add a cast automatically.<br/>
For example:</p>
<pre><code class="c++ language-c++">vec16 a, b;
a:sfract = a * b; // assumes that 'a' &amp; 'b' are 'sfract' too. (using 'vmulf')
a:ufract = a * b; // assumes that 'a' &amp; 'b' are 'ufract' too. (using 'vmulu')
</code></pre>
<p>As a shorthand, a cast can be specified at a variable declaration if it's using a calculation.<br>
For example:</p>
<pre><code class="c++ language-c++">vec16 a, b;
vec16 varA:sfract = a * b; // &lt;- OK, assumes sfract multiplication
vec16 varB:sfract; // &lt;- ERROR
</code></pre>
<h2 id="functions">Functions</h2>
<p>Functions exist in 3 different forms, specified by a keyword: <code>function</code>, <code>command</code>, <code>macro</code>.</p>
<h3 id="function"><code>function</code></h3>
<p>A <code>function</code> is what you would expect: it's a section of code starting after a label (same as the function-name).<br>
At the end it will do a <code>jr $ra</code> to return to the caller.<br>
It can be called directly like in C, for example: <code>test();</code>.<br>
Functions can contain arguments, they are however purely a hint for the transpiler, as they don't actually do anything assembly-wise.<br>
Writing code like this <code>function test(u32&lt;$t0&gt; a){}</code> is the same as writing <code>function test(){ u32&lt;$t0&gt; a; }</code>.<br>
The first version should be preferred however, as it allows for checks if the arguments "passed into" the function have matching registers.<br>
For example the call</p>
<pre><code class="c++ language-c++">u32&lt;$t5&gt; b;
test(b);
</code></pre>
<p>with the function from before would throw an error, since the register doesn't match up.<br>
Same as for the definition, passing a variable into a function doesn't do anything other than a check at transpile-time.</p>
<p>One exception to this is if you pass a literal value into a function (only works for scalars).<br>
This will cause the value to be loaded into the register first, using the shortest amount of instructions.<br></p>
<p>You are also able to declare external function by not providing an implementation.<br>
This is intended to bridge the gap between RSPL and code in assembly.<br>
For example:</p>
<pre><code class="c++ language-c++">function RDPQ_Send(u32&lt;$s4&gt; buffStart, u32&lt;$s3&gt; buffEnd);
</code></pre>
<h3 id="command"><code>command</code></h3>
<p>Commands are mostly identical to functions.<br>
They do however cause the function to be registered as an command in the overlay.<br>
For that, you need to specify the command ID/index like so: <code>command&lt;4&gt; my_command() { ... }</code>. <br>
The other difference is that the jump at the end will return to libdragons command queue.<br></p>
<p>As for arguments, the first 4 can omit the register declaration since they are assumed to be <code>$a0</code> to <code>$a3</code>.<br>
Anything beyond that needs a register, and will cause an instruction to be emitted which loads them from memory.<br>
A command could look like this:</p>
<pre><code class="c++ language-c++">command&lt;3&gt; Cmd_MatrixRead(u32 _, u32 addressMat)
{
  dma_out(MAT_PROJ_DATA, addressMat);
}
</code></pre>
<h3 id="macro"><code>macro</code></h3>
<p>Macros are again similar to functions, they are however always inlined.<br>
Meaning any "call" will in actuality just copy-paste their contents into the place where it was called from.<br>
This happens in its own scope, so any new variable will only be valid inside the macro.<br>
It will honor the register-allocations of the caller.<br>
Since it's inlined, arguments don't have a defined register, and will use whatever is passed in.<br></p>
<p>Using macros should be preferred when possible to avoid jumps, and to have better register allocations.<br>
A macro could look like this:</p>
<pre><code class="c++ language-c++">macro loadCurrentMat(vec32 mat0, vec32 mat1, vec32 mat2, vec32 mat3)
{
  u32 address = load(CURRENT_MAT_ADDR);
  mat0 = load(address, 0x00).xyzwxyzw;
  mat1 = load(address, 0x10).xyzwxyzw;
  mat2 = load(address, 0x20).xyzwxyzw;
  mat3 = load(address, 0x30).xyzwxyzw;
}
</code></pre>
<h2 id="scalaroperations">Scalar operations</h2>
<p>The following operations are available for scalar types:</p>
<ul>
<li>Arithmetic: <code>+</code>, <code>-</code>, <code>*</code>, <code>/</code>, <code>&lt;&lt;</code>, <code>&gt;&gt;</code></li>
<li>Bitwise: <code>&amp;</code>, <code>|</code>, <code>^</code>, <code>~</code>, <code>&gt;&gt;&gt;</code></li>
<li>Assignment: <code>=</code></li>
</ul>
<p>Note: <code>*</code> and <code>/</code> is only supported with <code>2^x</code> contants (which use a shift instead).<br>
This is a hardware limitation.<br>
The shorthand operators for all (e.g. <code>+=</code>) are also available.</p>
<p>The right-shift instruction <code>&gt;&gt;</code> will by default decide between an arithmetic or logical shift based on the data-type.<br>
If you want to force a logical shift, you can use the <code>&gt;&gt;&gt;</code> operator.<br>
Note that the automatic detection of the type is not available for vector operations.</p>
<p>Inside <code>if</code>-statements, you have to use one of the following comparison-operators:</p>
<ul>
<li><code>==</code>, <code>!=</code>, <code>&gt;</code>, <code>&lt;</code>, <code>&gt;=</code>, <code>&lt;=</code></li>
</ul>
<p>Example:</p>
<pre><code class="c++ language-c++">u32 a, b, c;
a = b - c;
a = b * 2;
if(a &gt; 10) {
    c += 10;
} else {
    c = a ^ b;
}
</code></pre>
<h2 id="vectoroperations">Vector operations</h2>
<p>The following operations are available for vector types:</p>
<ul>
<li>Arithmetic: <code>+</code>, <code>-</code>, <code>*</code>, <code>+*</code>, <code>&lt;&lt;</code>, <code>&gt;&gt;</code></li>
<li>Bitwise: <code>&amp;</code>, <code>|</code>, <code>^</code>, <code>~</code>, <code>&gt;&gt;&gt;</code></li>
<li>Assignment: <code>=</code></li>
<li>Compare: <code>&lt;</code>, <code>&gt;=</code>, <code>==</code>, <code>!=</code></li>
<li>Ternary: <code>?:</code></li>
</ul>
<p>Note: Division is not supported in hardware, it is usually implemented using multiplication with the inverse.<br>
For the inverse (<code>1/x</code>), take a look at the <code>invert_half()</code> builtin.<br></p>
<p>Right shifts are available in two versions, <code>&gt;&gt;</code> and <code>&gt;&gt;&gt;</code>.<br>
By default, all shifts are arithmetic, but you can force a logical shift by using <code>&gt;&gt;&gt;</code>.<br></p>
<p>Due to the hardware using an accumulator for multiplication, there is a special operator <code>+*</code>.<br>
This keeps the accumulator intact, allowing for multiple mul.+add. in a row.<br>
As an example, you can use this to perform a matrix-vector multiplication:<br></p>
<pre><code class="c++ language-c++">macro matMulVec(vec32 mat0, vec32 mat1, vec32 mat2, vec32 mat3, vec16 vec, vec32 out) {
  out = mat0  * vec.xxxxXXXX;
  out = mat1 +* vec.yyyyYYYY;
  out = mat2 +* vec.zzzzZZZZ;
  out = mat3 +* vec.wwwwWWWW;
}
</code></pre>
<p>For basic operations, the usage is identical to scalars.<br></p>
<h3 id="compare">Compare</h3>
<p>In contrast to scalars, vectors have special comparison operators, only usable outside of <code>if</code>-statements.<br>
These act like simple ternary/select instructions by first comparing the two vectors, and then storing the matching value in the destination.<br>
To use different values than the ones used in the comparison, you can use the <code>select()</code> builtin.<br>
Internally, comparisons keep the result stored in the <code>VCC_LO</code> register.</p>
<blockquote>
  <p><strong>Note:</strong>
  Both compare and assignment are operating on each lane/component individually.<br></p>
</blockquote>
<p>Examples:</p>
<pre><code class="c++ language-c++">vec16 res, a, b;
// if true, stores 'a' into 'res', otherwise 'b'
res = a &lt; b;
// constant values (0 or 2^x) are also allowed
res = a &gt;= 32;

// full ternary:
vec32 x, y;
res = a != b; // (result can be ignored here)
res = select(x, y); // uses 'x' if a != b, otherwise 'y'
</code></pre>
<h3 id="ternary">Ternary</h3>
<p>As a shorthand for the compare +<code>select()</code> builtin, you can use the ternary operator <code>?:</code>.<br>
Example:</p>
<pre><code class="c++ language-c++">vec16 res, a, b;
vec16 x, y;
res = a &lt; b ? x : y;
</code></pre>
<p>This is equivalent to:</p>
<pre><code class="c++ language-c++">vec16 res, a, b;
vec16 x, y;
dummy = a &lt; b;
res = select(x, y);
</code></pre>
<h3 id="swizzle-1">Swizzle</h3>
<p>Some operators can make use of swizzling, allowing for more complex operations.<br>
You can however only use swizzling on the right-hand side of an operation.<br>
This is a hardware limitation.<br>
For Example:</p>
<pre><code class="c++ language-c++">vec16 a, b, mask;
// masks the first 4 lanes of 'a' against only the first lane of 'mask', same for the last 4 lanes
a &amp;= mask.xxxxXXXX;
a = b + b.x; // adds the first lane of 'b' to all lanes of 'b', storing the result in 'a'
</code></pre>
<h2 id="annotations">Annotations</h2>
<p>Statements and functions can be marked with an annotation, which is a string starting with <code>@</code>, optionally with arguments.<br>
Currently the following annotations are supported:<br></p>
<h3 id="barrierstring"><code>@Barrier(string)</code></h3>
<p>Prevents any reordering of instructions across each other if they share the same barrier name.<br>
Usually this is not needed, since RSPL will automatically handle logic needed for safe re-ordering.<br>
The only exception is memory access that has no visible dependency via registers.<br>
E.g. this code would be safe by default:</p>
<pre><code class="c++ language-c++">vec16 val;
val = load(SOME_ADDRESS);
vec16 res = val + 2;
store(res, SOME_ADDRESS);
</code></pre>
<p>Since it can trace that the write depends on the read.<br>
<br>
This code would be unsafe and needs a barrier as shown here:</p>
<pre><code class="c++ language-c++">vec16 val;
@Barrier("some-name") val = load(SOME_ADDRESS);
vec16 res = 2;
@Barrier("some-name") store(res, SOME_ADDRESS);
</code></pre>
<p>Since RSPL won't, and can't, safely know if the memory is the same or not.<br>
In that case adding a barrier will prevent the store from being moved before the load.<br> </p>
<h3 id="relative"><code>@Relative</code></h3>
<p>Marks a function as relative, meaning any caller will use a branch instead of a jump.<br>
This can be useful when wanting to implement position-independent code.<br>
Example:</p>
<pre><code class="c++ language-c++">@Relative 
function test() {
  ...
}
</code></pre>
<h3 id="alignint"><code>@Align(int)</code></h3>
<p>Adds explicit alignment to a function.<br>
This can be useful if it is expected to e.g. DMA code into a spot of a function.<br>
Example:</p>
<pre><code class="c++ language-c++">@Align(16)
function test() {
  ...
}
</code></pre>
<h3 id="noreturn"><code>@NoReturn</code></h3>
<p>Omits any return instruction at the end of a function.<br>
Can be used in situations where the function should flow into the next one.<br>
Example:</p>
<pre><code class="c++ language-c++">@NoReturn
function test() {
  ...
}

function test2() {
  // test() will continue execution here
}
</code></pre>
<h2 id="builtins">Builtins</h2>
<p>RSPL provides a set of builtin macros, usually mapping directly to instructions.<br>
Here is a list of all builtins:</p>
<h3 id="dma_indmemrdramsizedma_in_async"><code>dma_in(dmem, rdram, [size])</code> &amp; <code>dma_in_async(...)</code></h3>
<p>Performs a DMA transfer from RDRAM to DMEM.<br>
The <code>size</code> parameter is optional if the first argument is a label from the state section.<br>
Using <code>dma_in</code> will wait for the transfer, while <code>dma_in_async</code> will return immediately.<br></p>
<h3 id="dma_outdmemrdramsizedma_out_async"><code>dma_out(dmem, rdram, [size])</code> &amp; <code>dma_out_async(...)</code></h3>
<p>Performs a DMA transfer from DMEM to RDRAM.<br>
The <code>size</code> parameter is optional if the first argument is a label from the state section.<br>
Using <code>dma_out</code> will wait for the transfer, while <code>dma_out_async</code> will return immediately.<br></p>
<h3 id="dma_await"><code>dma_await()</code></h3>
<p>Waits for all DMA transfers to be finished.<br>
This uses libdragon's <code>DMAWaitIdle</code> function.</p>
<h3 id="get_cmd_addressoffset"><code>get_cmd_address([offset])</code></h3>
<p>Stores the DMEM address for the current command into a scalar variable.<br>
The optional offset can be used as a relative offset to that, without any extra cost.<br>
This is the equivalent of <code>CMD_ADDR</code> in libdragon, except that it returns the address itself.<br></p>
<h3 id="load_argoffset"><code>load_arg([offset])</code></h3>
<p>Loads an argument from the current command from DMEM, <code>offset</code> is in bytes.<br>
If you only need the address use <code>get_cmd_address()</code> instead.<br>
For loads prefer this function as it uses only 1 instruction.<br> </p>
<h3 id="swapab"><code>swap(a, b)</code></h3>
<p>Swaps two scalar or vector values in place.
Examples:</p>
<pre><code class="c++ language-c++">u32 a, b; vec16 v0, v1;
swap(a, b); // swap two scalars
swap(v0, v1); // swap two vectors
</code></pre>
<h3 id="absveca"><code>abs(vec a)</code></h3>
<p>Absolute value of a 16-bit or 32-bit vector.<br>
Examples:</p>
<pre><code class="c++ language-c++">vec16 a;
a = abs(a);
</code></pre>
<h3 id="minvecavecbmaxvecavecb"><code>min(vec a, vec b)</code> &amp; <code>max(vec a, vec b)</code></h3>
<p>Min/Max value of a 16-bit vector.<br>
This functions is an alias for <code>a &lt; b</code> or <code>a &gt;= b</code>.<br>
Just like a compare, the comparison result can be used for further operations.<br>
To fetch it use <code>get_vcc()</code> or use <code>select()</code> for further selections.<br></p>
<p>Examples:</p>
<pre><code class="c++ language-c++">vec16 a, b;
a = min(a, b);
</code></pre>
<h3 id="absveca-1"><code>abs(vec a)</code></h3>
<p>Absolute value of a 16-bit or 32-bit vector.<br>
Examples:</p>
<pre><code class="c++ language-c++">vec16 a;
a = abs(a);
</code></pre>
<h3 id="clipvecavecb"><code>clip(vec a, vec b)</code></h3>
<p>Calculates clipping codes for two 16-bit or 32-bit vectors.<br>
The result must be stored into a scalar variable.<br>
Each bit in the result represents an axis, '1' being outside, '0' being inside.<br>
From the LSB to MSB the order is:<br> 
Bit 0-8: <code>+x</code>, <code>+y</code>, <code>+z</code>, <code>+w</code>, <code>+X</code>, <code>+Y</code>, <code>+Z</code>, <code>+W</code>.<br>
Bit 9-15: <code>-x</code>, <code>-y</code>, <code>-z</code>, <code>-w</code>, <code>-X</code>, <code>-Y</code>, <code>-Z</code>, <code>-W</code>.<br></p>
<p>Examples:</p>
<pre><code class="c++ language-c++">vec16 pos;
u32 clipCode = clip(pos, pos.w);
</code></pre>
<h3 id="selectvecab"><code>select(vec a, b)</code></h3>
<p>Selects between two vectors, based on the result of the last comparison.<br>
This can be used to implement a ternary operator.<br>
Note that this operates on each lane/component individually.<br></p>
<p>Examples:</p>
<pre><code class="c++ language-c++">vec16 a, b;
vec32 res, dummy;

dummy = a &lt; b; // compare, result doesn't matter here
res = select(a, b); // 'a' if last comparison was true, otherwise 'b'
res = select(a, 32); // constants are allowed too
</code></pre>
<h3 id="get_acc"><code>get_acc()</code></h3>
<p>Returns accumulator value (MD/HI) as a 32-bit scalar.<br></p>
<h3 id="get_vcc"><code>get_vcc()</code></h3>
<p>Stores the result of a vector comparison into a scalar variable.<br>
This should be used after a comparison or <code>min()</code>/<code>max()</code> call.<br>
The value will be a bitmask of <code>0</code> or <code>1</code>s for each vector component.</p>
<h3 id="clear_vcc"><code>clear_vcc()</code></h3>
<p>Clears the VCC by doing a NOP vector operation.<br></p>
<h3 id="set_vccintvalue"><code>set_vcc(int value)</code></h3>
<p>Sets the VCC to a specific value.<br>
The argument must be a scalar variable or constant.</p>
<h3 id="mfcfunctions">MFC functions</h3>
<p>Similar to the ones above, there are function to read/write to the MFC0 registers.<br></p>
<ul>
<li><code>get_dma_busy()</code></li>
<li><code>get_rdp_start()</code> </li>
<li><code>get_rdp_end()</code></li>
<li><code>get_rdp_current()</code></li>
<li><code>set_rdp_start(int value)</code></li>
<li><code>set_rdp_end(int value)</code></li>
<li><code>set_rdp_current(int value)</code></li>
<li><code>set_dma_addr_rsp(int value)</code></li>
<li><code>set_dma_addr_rdram(int value)</code></li>
<li><code>set_dma_write(int value)</code></li>
<li><code>set_dma_read(int value)</code></li>
</ul>
<h3 id="invert_halfvecainvertveca"><code>invert_half(vec a)</code> &amp; <code>invert(vec a)</code></h3>
<p>Inverts a (single component of a) vector (<code>1 / x</code>).<br>
The <code>invert_half</code> version maps directly to the hardware instruction, returning <code>0.5 / x</code>.<br>
<code>invert</code> already multiplies the result by 2.</p>
<p>Example:</p>
<pre><code class="c++ language-c++">vec32 pos;
posInv.w = invert_half(pos).w;
</code></pre>
<h3 id="invert_half_sqrtveca"><code>invert_half_sqrt(vec a)</code></h3>
<p>Inverted square-root a (single component of a) vector (<code>1 / sqrt(x)</code>).<br></p>
<p>Example:</p>
<pre><code class="c++ language-c++">vec32 pos;
posSqrtInv.w = invert_half_sqrt(pos).w;
</code></pre>
<h3 id="loadu32addressoffset"><code>load(u32 address, offset, ...)</code></h3>
<p>Loads a value from memory <code>address</code> into a register.<br>
Examples:</p>
<pre><code class="c++ language-c++">u32 address;
u32 v = load(SOME_STATE_LABEL); // load 32-bit scalar
u8 v = load(SOME_STATE_LABEL); // load 8-bit scalar
vec16 a = load(address, 0x10); // loads entire 16-bit vector from address + 0x10
vec32 a = load(address); // loads a 32-bit vector
vec16 b = load(address, 0x10).xyzwxyzw; // loads the first for lanes, repeating them

vec32 c; // only load the first 4 lanes
c.xyzw = load(address, 0x00).xyzw;

// load entire vector, writing into the register starting from lane 5
c.Y = load(address, 0x00);
</code></pre>
<p>There is some special behaviour for<code>vec32</code>:<br>
The assumed memory-layout is that the fractional part follows the integer part after each register.<br>
Meaning it should look like this (two bytes per letter): <code>IIII IIII FFFF FFFF</code>.<br>
If you specify a partial or repeating load (e.g. <code>.xyzw</code>, <code>.xyzwxyzw</code>)  it should look like this: <code>IIII FFFF</code>.<br></p>
<p>In general, the swizzle will specify the amount of components and the target offset.<br>
The fractional part always comes after that block.</p>
<h3 id="load_unalignedu32addressoffset"><code>load_unaligned(u32 address, offset, ...)</code></h3>
<p>Exactly the same as load in almost all cases with no overhead.<br>
If the load is a full vector, this will emit a 2 instruction version handling the misalignment.<br> 
Whenever possible, prefer using <code>load()</code> instead, and make sure data is aligned.<br></p>
<h3 id="storevalueaddressoffset"><code>store(value, address, offset)</code></h3>
<p>Stores a value from a register into memory.<br></p>
<p>Similar to <code>load()</code>, there is some special behaviour for vectors.<br>
Swizzling will work in the same way as for <code>load()</code>, also assuming the same memory layout.<br>
However it has to be set in the argument.<br></p>
<p>Example:</p>
<pre><code class="c++ language-c++">u32 address, value;
vec16 uv;
store(value, address); // store 32-bit scalar
store(value, address, 0x10); // store 32-bit scalar at address + 0x10
store(uv, address); // stores entire vector to address
store(uv.xy, address, 0x0C); // stores the first two lanes to address + 0x0C
store(uv.XYZW, address, 0x0C); // stores the last 4 lanes to address + 0x0C
</code></pre>
<h3 id="store_unalignedvalueaddressoffset"><code>store_unaligned(value, address, offset)</code></h3>
<p>Exactly the same as store in almost all cases with no overhead.<br>
If the store uses a full vector, this will emit a 2 instruction version handling the misalignment.<br> 
Whenever possible, prefer using <code>store()</code> instead, and make sure the pointer is aligned.<br></p>
<h3 id="load_vec_u8addressoffsetload_vec_s8"><code>load_vec_u8(address, offset)</code> &amp; <code>load_vec_s8(...)</code></h3>
<p>Special load for packed 8-bit vectors, using the <code>lpv</code> / <code>luv</code> instructions.<br>
Instead of loading 16-bit per lane, it loads 8-bit per lane expanding the value.<br>
This only accepts <code>vec16</code> variables, and an <code>ufract</code>/<code>sfract</code> type should be assumed.<br>
Example:</p>
<pre><code class="c++ language-c++">vec16 color = load_vec_u8(ptrColor, 0x08);
</code></pre>
<h3 id="store_vec_u8valuemaddressoffsetstore_vec_s8"><code>store_vec_u8(valuem, address, offset)</code> &amp; <code>store_vec_s8(...)</code></h3>
<p>Special store for packed 8-bit vectors, using the <code>spv</code> / <code>suv</code> instructions.<br>
Instead of storing 16-bit per lane, it stores 8-bit per lane scaling the value.<br>
This only accepts <code>vec16</code> variables, and an <code>ufract</code>/<code>sfract</code> type should be assumed.<br>
Example:</p>
<pre><code class="c++ language-c++">vec16 color;
store_vec_u8(color, ptrColor, 0x08);
</code></pre>
<h3 id="load_transposedrowaddressoffset"><code>load_transposed(row, address, [offset])</code></h3>
<p>Special load (<code>ltv</code>) that can be used to perform a 8x8 transpose of registers.<br>
This will load 16 bytes (8 16bit values) of linear memory into 8 different registers and lanes.<br>
The target register must be either $v00, $v08, $v16 or $v24.<br>
And it will touch all 8 registers (7 after the one you specified), with one lane of each.<br>
The lane of each register as it moves diagonally is determined by the row number.<br>
See https://emudev.org/2020/03/28/RSP.html#128-bit-vector-transpose for more details.</p>
<p>Example:</p>
<pre><code class="c++ language-c++">vec16&lt;$v08&gt; t0;
t0 = load_transposed(7, buff, 0x10);
t0 = load_transposed(6, buff, 0x20);
t0 = load_transposed(5, buff, 0x30);
</code></pre>
<h3 id="store_transposedvecrowaddressoffset"><code>store_transposed(vec, row, address, [offset])</code></h3>
<p>Special store (<code>stv</code>) that can be used to perform a 8x8 transpose of registers.<br>
This store load 16 bytes (8 16bit values) into linear memory from 8 different registers and lanes.<br>
The source register must be either $v00, $v08, $v16 or $v24.<br>
And it will go through 8 registers (7 after the one you specified), with one lane of each.<br>
The lane of each register as it moves diagonally is determined by the row number.<br>
See https://emudev.org/2020/03/28/RSP.html#128-bit-vector-transpose for more details.</p>
<p>Example:</p>
<pre><code class="c++ language-c++">vec16&lt;$v08&gt; v0;
store_transposed(v0, 6, buff);
store_transposed(v0, 5, buff, 0x10);
store_transposed(v0, 7, buff, 0x10);
</code></pre>
<h3 id="vecdsttransposevecsrcaddresssizexsizey"><code>vecDst = transpose(vecSrc, address, sizeX, sizeY)</code></h3>
<p>Transposes a set of registers (treating them as a matrix).
This requires temporary storage for the transposed data, which is where <code>address</code> points to.<br>
Make sure that buffer can hold 8 total registers worth of data.<br>
For matrices with a size of 4x4 or smaller a faster version is used.<br> 
Doing the transpose in-place (vecDst == vecSrc) is also faster.<br></p>
<p>Be aware that while you are forced to specific the start of a group of 8 registers as the source/target,
the transpose will touch all 8 registers in the group.<br></p>
<p>Example:</p>
<pre><code class="c++ language-c++">u16 buff = SOME_BUFFER;
vec16&lt;$v08&gt; vecSrc0, vecSrc1, vecSrc2, vecSrc3, vecSrc4, vecSrc5, vecSrc6, vecSrc7;
vec16&lt;$v16&gt; vecDst0, vecDst1, vecDst2, vecDst3, vecDst4, vecDst5, vecDst6, vecDst7;

vecDst0 = transpose(vecSrc0, buff, 8, 8);
</code></pre>
<h3 id="assertcode"><code>assert(code)</code></h3>
<p>Asserts with a given code (0 - 0xFFFF).<br/>
For conditional checks, wrap this in a branch (which has special optimizations to keep it short). </p>
<p>Example:</p>
<pre><code class="c++ language-c++">u32 someBuff;
if(someBuff == 0)assert(0x42);
</code></pre>
<h3 id="asmx"><code>asm(x)</code></h3>
<p>Injects raw asm/text into the output, no checks are performed<br>
Note that this acts as a barrier for optimizations / reordering.<br>
Example:</p>
<pre><code class="c++ language-c++">asm("sll $a1, $s5, 5"); 
</code></pre>
<h3 id="asm_opopcodeargs"><code>asm_op(opcode, args...)</code></h3>
<p>Single raw asm instruction, with the opcode and arguments separated.<br>
In contrast to <code>asm()</code>, this will allow for reordering.<br>
However using an instruction or argument that is unknown to RSPL my result in an error.<br></p>
<h3 id="asm_includefilepath"><code>asm_include(filePath)</code></h3>
<p>Includes a raw ASM file directly at the position of the call.<br>
This will also act as a barrier for optimizations / reordering.<br>
Example:</p>
<pre><code class="c++ language-c++">asm_include("./some_ucode.inc");
</code></pre>
<h2 id="references">References</h2>
<ul>
<li><a href="https://emudev.org/2020/03/28/RSP.html" target="_blank">RSP Instruction Set</a></li>
</ul>