Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jul 16 20:20:32 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.710        0.000                      0                 2091        0.079        0.000                      0                 2091        4.500        0.000                       0                   801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           2.710        0.000                      0                 2090        0.079        0.000                      0                 2090        8.750        0.000                       0                   799  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.723ns  (logic 4.494ns (26.873%)  route 12.229ns (73.127%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     8.646 r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/Q
                         net (fo=44, routed)          1.486    10.132    riscv_steel_core_instance/rs2_data_stage3[1]
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.256 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=56, routed)          1.039    11.294    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171/O
                         net (fo=1, routed)           0.611    12.029    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.555 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159/CO[3]
                         net (fo=1, routed)           0.009    12.564    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.678 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    12.678    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.792 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138/CO[3]
                         net (fo=1, routed)           0.000    12.792    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132/CO[3]
                         net (fo=1, routed)           0.611    13.517    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X15Y126        LUT5 (Prop_lut5_I0_O)        0.124    13.641 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.568    14.209    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y126        LUT5 (Prop_lut5_I0_O)        0.124    14.333 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.441    14.773    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.124    14.897 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.877    15.774    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.898 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.160    16.058    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.182 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.618    16.800    riscv_steel_core_instance/writeback_multiplexer_output[0]
    SLICE_X16Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.924 r  riscv_steel_core_instance/rs1_data_stage3[0]_i_1/O
                         net (fo=5, routed)           0.319    17.243    dual_port_ram_instance/rs1_data[0]
    SLICE_X17Y117        LUT3 (Prop_lut3_I2_O)        0.124    17.367 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    17.367    dual_port_ram_instance/target_address_adder_stage3[3]_i_5_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.973 f  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.966    18.939    riscv_steel_core_instance/O[3]
    SLICE_X10Y114        LUT4 (Prop_lut4_I2_O)        0.332    19.271 f  riscv_steel_core_instance/prev_rw_address[3]_i_1/O
                         net (fo=2, routed)           1.002    20.273    riscv_steel_core_instance/prev_rw_address[3]_i_1_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I4_O)        0.328    20.601 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304    20.906    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.030 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    21.946    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    22.096 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    23.171    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    23.499 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    23.987    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    24.111 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.740    24.851    uart_instance/tx_register
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.575    28.121    
                         clock uncertainty           -0.035    28.085    
    SLICE_X12Y105        FDRE (Setup_fdre_C_R)       -0.524    27.561    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.561    
                         arrival time                         -24.851    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.723ns  (logic 4.494ns (26.873%)  route 12.229ns (73.127%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     8.646 r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/Q
                         net (fo=44, routed)          1.486    10.132    riscv_steel_core_instance/rs2_data_stage3[1]
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.256 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=56, routed)          1.039    11.294    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171/O
                         net (fo=1, routed)           0.611    12.029    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.555 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159/CO[3]
                         net (fo=1, routed)           0.009    12.564    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.678 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    12.678    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.792 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138/CO[3]
                         net (fo=1, routed)           0.000    12.792    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132/CO[3]
                         net (fo=1, routed)           0.611    13.517    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X15Y126        LUT5 (Prop_lut5_I0_O)        0.124    13.641 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.568    14.209    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y126        LUT5 (Prop_lut5_I0_O)        0.124    14.333 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.441    14.773    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.124    14.897 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.877    15.774    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.898 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.160    16.058    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.182 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.618    16.800    riscv_steel_core_instance/writeback_multiplexer_output[0]
    SLICE_X16Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.924 r  riscv_steel_core_instance/rs1_data_stage3[0]_i_1/O
                         net (fo=5, routed)           0.319    17.243    dual_port_ram_instance/rs1_data[0]
    SLICE_X17Y117        LUT3 (Prop_lut3_I2_O)        0.124    17.367 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    17.367    dual_port_ram_instance/target_address_adder_stage3[3]_i_5_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.973 f  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.966    18.939    riscv_steel_core_instance/O[3]
    SLICE_X10Y114        LUT4 (Prop_lut4_I2_O)        0.332    19.271 f  riscv_steel_core_instance/prev_rw_address[3]_i_1/O
                         net (fo=2, routed)           1.002    20.273    riscv_steel_core_instance/prev_rw_address[3]_i_1_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I4_O)        0.328    20.601 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304    20.906    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.030 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    21.946    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    22.096 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    23.171    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    23.499 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    23.987    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    24.111 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.740    24.851    uart_instance/tx_register
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.575    28.121    
                         clock uncertainty           -0.035    28.085    
    SLICE_X12Y105        FDRE (Setup_fdre_C_R)       -0.524    27.561    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.561    
                         arrival time                         -24.851    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.723ns  (logic 4.494ns (26.873%)  route 12.229ns (73.127%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     8.646 r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/Q
                         net (fo=44, routed)          1.486    10.132    riscv_steel_core_instance/rs2_data_stage3[1]
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.256 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=56, routed)          1.039    11.294    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171/O
                         net (fo=1, routed)           0.611    12.029    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.555 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159/CO[3]
                         net (fo=1, routed)           0.009    12.564    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.678 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    12.678    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.792 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138/CO[3]
                         net (fo=1, routed)           0.000    12.792    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132/CO[3]
                         net (fo=1, routed)           0.611    13.517    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X15Y126        LUT5 (Prop_lut5_I0_O)        0.124    13.641 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.568    14.209    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y126        LUT5 (Prop_lut5_I0_O)        0.124    14.333 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.441    14.773    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.124    14.897 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.877    15.774    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.898 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.160    16.058    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.182 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.618    16.800    riscv_steel_core_instance/writeback_multiplexer_output[0]
    SLICE_X16Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.924 r  riscv_steel_core_instance/rs1_data_stage3[0]_i_1/O
                         net (fo=5, routed)           0.319    17.243    dual_port_ram_instance/rs1_data[0]
    SLICE_X17Y117        LUT3 (Prop_lut3_I2_O)        0.124    17.367 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    17.367    dual_port_ram_instance/target_address_adder_stage3[3]_i_5_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.973 f  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.966    18.939    riscv_steel_core_instance/O[3]
    SLICE_X10Y114        LUT4 (Prop_lut4_I2_O)        0.332    19.271 f  riscv_steel_core_instance/prev_rw_address[3]_i_1/O
                         net (fo=2, routed)           1.002    20.273    riscv_steel_core_instance/prev_rw_address[3]_i_1_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I4_O)        0.328    20.601 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304    20.906    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.030 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    21.946    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    22.096 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    23.171    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    23.499 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    23.987    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    24.111 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.740    24.851    uart_instance/tx_register
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.575    28.121    
                         clock uncertainty           -0.035    28.085    
    SLICE_X12Y105        FDRE (Setup_fdre_C_R)       -0.524    27.561    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.561    
                         arrival time                         -24.851    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.723ns  (logic 4.494ns (26.873%)  route 12.229ns (73.127%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     8.646 r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/Q
                         net (fo=44, routed)          1.486    10.132    riscv_steel_core_instance/rs2_data_stage3[1]
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.256 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=56, routed)          1.039    11.294    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171/O
                         net (fo=1, routed)           0.611    12.029    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.555 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159/CO[3]
                         net (fo=1, routed)           0.009    12.564    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.678 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    12.678    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.792 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138/CO[3]
                         net (fo=1, routed)           0.000    12.792    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132/CO[3]
                         net (fo=1, routed)           0.611    13.517    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X15Y126        LUT5 (Prop_lut5_I0_O)        0.124    13.641 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.568    14.209    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y126        LUT5 (Prop_lut5_I0_O)        0.124    14.333 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.441    14.773    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.124    14.897 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.877    15.774    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.898 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.160    16.058    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.182 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.618    16.800    riscv_steel_core_instance/writeback_multiplexer_output[0]
    SLICE_X16Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.924 r  riscv_steel_core_instance/rs1_data_stage3[0]_i_1/O
                         net (fo=5, routed)           0.319    17.243    dual_port_ram_instance/rs1_data[0]
    SLICE_X17Y117        LUT3 (Prop_lut3_I2_O)        0.124    17.367 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    17.367    dual_port_ram_instance/target_address_adder_stage3[3]_i_5_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.973 f  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.966    18.939    riscv_steel_core_instance/O[3]
    SLICE_X10Y114        LUT4 (Prop_lut4_I2_O)        0.332    19.271 f  riscv_steel_core_instance/prev_rw_address[3]_i_1/O
                         net (fo=2, routed)           1.002    20.273    riscv_steel_core_instance/prev_rw_address[3]_i_1_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I4_O)        0.328    20.601 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304    20.906    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.030 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    21.946    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    22.096 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    23.171    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    23.499 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    23.987    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    24.111 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.740    24.851    uart_instance/tx_register
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.575    28.121    
                         clock uncertainty           -0.035    28.085    
    SLICE_X12Y105        FDRE (Setup_fdre_C_R)       -0.524    27.561    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.561    
                         arrival time                         -24.851    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.686ns  (logic 4.494ns (26.932%)  route 12.192ns (73.068%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     8.646 r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/Q
                         net (fo=44, routed)          1.486    10.132    riscv_steel_core_instance/rs2_data_stage3[1]
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.256 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=56, routed)          1.039    11.294    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171/O
                         net (fo=1, routed)           0.611    12.029    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.555 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159/CO[3]
                         net (fo=1, routed)           0.009    12.564    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.678 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    12.678    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.792 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138/CO[3]
                         net (fo=1, routed)           0.000    12.792    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132/CO[3]
                         net (fo=1, routed)           0.611    13.517    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X15Y126        LUT5 (Prop_lut5_I0_O)        0.124    13.641 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.568    14.209    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y126        LUT5 (Prop_lut5_I0_O)        0.124    14.333 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.441    14.773    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.124    14.897 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.877    15.774    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.898 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.160    16.058    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.182 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.618    16.800    riscv_steel_core_instance/writeback_multiplexer_output[0]
    SLICE_X16Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.924 r  riscv_steel_core_instance/rs1_data_stage3[0]_i_1/O
                         net (fo=5, routed)           0.319    17.243    dual_port_ram_instance/rs1_data[0]
    SLICE_X17Y117        LUT3 (Prop_lut3_I2_O)        0.124    17.367 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    17.367    dual_port_ram_instance/target_address_adder_stage3[3]_i_5_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.973 f  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.966    18.939    riscv_steel_core_instance/O[3]
    SLICE_X10Y114        LUT4 (Prop_lut4_I2_O)        0.332    19.271 f  riscv_steel_core_instance/prev_rw_address[3]_i_1/O
                         net (fo=2, routed)           1.002    20.273    riscv_steel_core_instance/prev_rw_address[3]_i_1_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I4_O)        0.328    20.601 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304    20.906    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.030 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    21.946    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    22.096 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    23.171    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    23.499 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    23.987    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    24.111 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.703    24.814    uart_instance/tx_register
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.575    28.121    
                         clock uncertainty           -0.035    28.085    
    SLICE_X12Y106        FDRE (Setup_fdre_C_R)       -0.524    27.561    uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.561    
                         arrival time                         -24.814    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.686ns  (logic 4.494ns (26.932%)  route 12.192ns (73.068%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     8.646 r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/Q
                         net (fo=44, routed)          1.486    10.132    riscv_steel_core_instance/rs2_data_stage3[1]
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.256 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=56, routed)          1.039    11.294    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171/O
                         net (fo=1, routed)           0.611    12.029    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.555 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159/CO[3]
                         net (fo=1, routed)           0.009    12.564    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.678 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    12.678    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.792 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138/CO[3]
                         net (fo=1, routed)           0.000    12.792    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132/CO[3]
                         net (fo=1, routed)           0.611    13.517    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X15Y126        LUT5 (Prop_lut5_I0_O)        0.124    13.641 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.568    14.209    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y126        LUT5 (Prop_lut5_I0_O)        0.124    14.333 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.441    14.773    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.124    14.897 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.877    15.774    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.898 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.160    16.058    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.182 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.618    16.800    riscv_steel_core_instance/writeback_multiplexer_output[0]
    SLICE_X16Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.924 r  riscv_steel_core_instance/rs1_data_stage3[0]_i_1/O
                         net (fo=5, routed)           0.319    17.243    dual_port_ram_instance/rs1_data[0]
    SLICE_X17Y117        LUT3 (Prop_lut3_I2_O)        0.124    17.367 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    17.367    dual_port_ram_instance/target_address_adder_stage3[3]_i_5_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.973 f  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.966    18.939    riscv_steel_core_instance/O[3]
    SLICE_X10Y114        LUT4 (Prop_lut4_I2_O)        0.332    19.271 f  riscv_steel_core_instance/prev_rw_address[3]_i_1/O
                         net (fo=2, routed)           1.002    20.273    riscv_steel_core_instance/prev_rw_address[3]_i_1_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I4_O)        0.328    20.601 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304    20.906    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.030 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    21.946    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    22.096 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    23.171    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    23.499 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    23.987    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    24.111 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.703    24.814    uart_instance/tx_register
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.575    28.121    
                         clock uncertainty           -0.035    28.085    
    SLICE_X12Y106        FDRE (Setup_fdre_C_R)       -0.524    27.561    uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.561    
                         arrival time                         -24.814    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.686ns  (logic 4.494ns (26.932%)  route 12.192ns (73.068%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     8.646 r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/Q
                         net (fo=44, routed)          1.486    10.132    riscv_steel_core_instance/rs2_data_stage3[1]
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.256 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=56, routed)          1.039    11.294    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171/O
                         net (fo=1, routed)           0.611    12.029    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.555 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159/CO[3]
                         net (fo=1, routed)           0.009    12.564    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.678 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    12.678    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.792 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138/CO[3]
                         net (fo=1, routed)           0.000    12.792    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132/CO[3]
                         net (fo=1, routed)           0.611    13.517    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X15Y126        LUT5 (Prop_lut5_I0_O)        0.124    13.641 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.568    14.209    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y126        LUT5 (Prop_lut5_I0_O)        0.124    14.333 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.441    14.773    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.124    14.897 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.877    15.774    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.898 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.160    16.058    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.182 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.618    16.800    riscv_steel_core_instance/writeback_multiplexer_output[0]
    SLICE_X16Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.924 r  riscv_steel_core_instance/rs1_data_stage3[0]_i_1/O
                         net (fo=5, routed)           0.319    17.243    dual_port_ram_instance/rs1_data[0]
    SLICE_X17Y117        LUT3 (Prop_lut3_I2_O)        0.124    17.367 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    17.367    dual_port_ram_instance/target_address_adder_stage3[3]_i_5_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.973 f  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.966    18.939    riscv_steel_core_instance/O[3]
    SLICE_X10Y114        LUT4 (Prop_lut4_I2_O)        0.332    19.271 f  riscv_steel_core_instance/prev_rw_address[3]_i_1/O
                         net (fo=2, routed)           1.002    20.273    riscv_steel_core_instance/prev_rw_address[3]_i_1_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I4_O)        0.328    20.601 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304    20.906    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.030 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    21.946    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    22.096 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    23.171    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    23.499 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    23.987    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    24.111 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.703    24.814    uart_instance/tx_register
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.575    28.121    
                         clock uncertainty           -0.035    28.085    
    SLICE_X12Y106        FDRE (Setup_fdre_C_R)       -0.524    27.561    uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.561    
                         arrival time                         -24.814    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.686ns  (logic 4.494ns (26.932%)  route 12.192ns (73.068%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns = ( 27.545 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     8.646 r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/Q
                         net (fo=44, routed)          1.486    10.132    riscv_steel_core_instance/rs2_data_stage3[1]
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.256 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=56, routed)          1.039    11.294    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171/O
                         net (fo=1, routed)           0.611    12.029    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.555 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159/CO[3]
                         net (fo=1, routed)           0.009    12.564    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.678 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    12.678    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.792 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138/CO[3]
                         net (fo=1, routed)           0.000    12.792    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132/CO[3]
                         net (fo=1, routed)           0.611    13.517    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X15Y126        LUT5 (Prop_lut5_I0_O)        0.124    13.641 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.568    14.209    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y126        LUT5 (Prop_lut5_I0_O)        0.124    14.333 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.441    14.773    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.124    14.897 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.877    15.774    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.898 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.160    16.058    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.182 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.618    16.800    riscv_steel_core_instance/writeback_multiplexer_output[0]
    SLICE_X16Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.924 r  riscv_steel_core_instance/rs1_data_stage3[0]_i_1/O
                         net (fo=5, routed)           0.319    17.243    dual_port_ram_instance/rs1_data[0]
    SLICE_X17Y117        LUT3 (Prop_lut3_I2_O)        0.124    17.367 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    17.367    dual_port_ram_instance/target_address_adder_stage3[3]_i_5_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.973 f  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.966    18.939    riscv_steel_core_instance/O[3]
    SLICE_X10Y114        LUT4 (Prop_lut4_I2_O)        0.332    19.271 f  riscv_steel_core_instance/prev_rw_address[3]_i_1/O
                         net (fo=2, routed)           1.002    20.273    riscv_steel_core_instance/prev_rw_address[3]_i_1_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I4_O)        0.328    20.601 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304    20.906    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.030 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    21.946    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    22.096 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    23.171    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    23.499 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    23.987    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    24.111 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.703    24.814    uart_instance/tx_register
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615    27.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.575    28.121    
                         clock uncertainty           -0.035    28.085    
    SLICE_X12Y106        FDRE (Setup_fdre_C_R)       -0.524    27.561    uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.561    
                         arrival time                         -24.814    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.582ns  (logic 4.494ns (27.101%)  route 12.088ns (72.899%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     8.646 r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/Q
                         net (fo=44, routed)          1.486    10.132    riscv_steel_core_instance/rs2_data_stage3[1]
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.256 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=56, routed)          1.039    11.294    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171/O
                         net (fo=1, routed)           0.611    12.029    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.555 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159/CO[3]
                         net (fo=1, routed)           0.009    12.564    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.678 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    12.678    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.792 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138/CO[3]
                         net (fo=1, routed)           0.000    12.792    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132/CO[3]
                         net (fo=1, routed)           0.611    13.517    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X15Y126        LUT5 (Prop_lut5_I0_O)        0.124    13.641 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.568    14.209    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y126        LUT5 (Prop_lut5_I0_O)        0.124    14.333 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.441    14.773    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.124    14.897 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.877    15.774    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.898 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.160    16.058    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.182 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.618    16.800    riscv_steel_core_instance/writeback_multiplexer_output[0]
    SLICE_X16Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.924 r  riscv_steel_core_instance/rs1_data_stage3[0]_i_1/O
                         net (fo=5, routed)           0.319    17.243    dual_port_ram_instance/rs1_data[0]
    SLICE_X17Y117        LUT3 (Prop_lut3_I2_O)        0.124    17.367 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    17.367    dual_port_ram_instance/target_address_adder_stage3[3]_i_5_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.973 f  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.966    18.939    riscv_steel_core_instance/O[3]
    SLICE_X10Y114        LUT4 (Prop_lut4_I2_O)        0.332    19.271 f  riscv_steel_core_instance/prev_rw_address[3]_i_1/O
                         net (fo=2, routed)           1.002    20.273    riscv_steel_core_instance/prev_rw_address[3]_i_1_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I4_O)        0.328    20.601 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304    20.906    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.030 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    21.946    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    22.096 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    23.171    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    23.499 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    23.987    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    24.111 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.599    24.710    uart_instance/tx_register
    SLICE_X12Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X12Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.575    28.120    
                         clock uncertainty           -0.035    28.084    
    SLICE_X12Y107        FDRE (Setup_fdre_C_R)       -0.524    27.560    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.560    
                         arrival time                         -24.710    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.582ns  (logic 4.494ns (27.101%)  route 12.088ns (72.899%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.128ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.722     8.128    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.518     8.646 r  riscv_steel_core_instance/rs2_data_stage3_reg[1]/Q
                         net (fo=44, routed)          1.486    10.132    riscv_steel_core_instance/rs2_data_stage3[1]
    SLICE_X31Y129        LUT3 (Prop_lut3_I0_O)        0.124    10.256 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=56, routed)          1.039    11.294    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_59_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.124    11.418 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171/O
                         net (fo=1, routed)           0.611    12.029    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X13Y124        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.555 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159/CO[3]
                         net (fo=1, routed)           0.009    12.564    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_159_n_0
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.678 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147/CO[3]
                         net (fo=1, routed)           0.000    12.678    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_147_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.792 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138/CO[3]
                         net (fo=1, routed)           0.000    12.792    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_138_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.906 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132/CO[3]
                         net (fo=1, routed)           0.611    13.517    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_132_n_0
    SLICE_X15Y126        LUT5 (Prop_lut5_I0_O)        0.124    13.641 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107/O
                         net (fo=1, routed)           0.568    14.209    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_107_n_0
    SLICE_X16Y126        LUT5 (Prop_lut5_I0_O)        0.124    14.333 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.441    14.773    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.124    14.897 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.877    15.774    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X17Y116        LUT6 (Prop_lut6_I1_O)        0.124    15.898 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14/O
                         net (fo=2, routed)           0.160    16.058    riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X17Y116        LUT5 (Prop_lut5_I0_O)        0.124    16.182 r  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.618    16.800    riscv_steel_core_instance/writeback_multiplexer_output[0]
    SLICE_X16Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.924 r  riscv_steel_core_instance/rs1_data_stage3[0]_i_1/O
                         net (fo=5, routed)           0.319    17.243    dual_port_ram_instance/rs1_data[0]
    SLICE_X17Y117        LUT3 (Prop_lut3_I2_O)        0.124    17.367 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_5/O
                         net (fo=1, routed)           0.000    17.367    dual_port_ram_instance/target_address_adder_stage3[3]_i_5_n_0
    SLICE_X17Y117        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.973 f  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/O[3]
                         net (fo=4, routed)           0.966    18.939    riscv_steel_core_instance/O[3]
    SLICE_X10Y114        LUT4 (Prop_lut4_I2_O)        0.332    19.271 f  riscv_steel_core_instance/prev_rw_address[3]_i_1/O
                         net (fo=2, routed)           1.002    20.273    riscv_steel_core_instance/prev_rw_address[3]_i_1_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I4_O)        0.328    20.601 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304    20.906    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124    21.030 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    21.946    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    22.096 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    23.171    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    23.499 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    23.987    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    24.111 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.599    24.710    uart_instance/tx_register
    SLICE_X12Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X12Y107        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism              0.575    28.120    
                         clock uncertainty           -0.035    28.084    
    SLICE_X12Y107        FDRE (Setup_fdre_C_R)       -0.524    27.560    uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.560    
                         arrival time                         -24.710    
  -------------------------------------------------------------------
                         slack                                  2.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.117%)  route 0.261ns (64.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.642     2.568    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y115        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.261     2.969    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.913     3.422    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.842     2.581    
    SLICE_X14Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.891    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.117%)  route 0.261ns (64.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.642     2.568    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y115        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.261     2.969    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.913     3.422    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.842     2.581    
    SLICE_X14Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.891    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.117%)  route 0.261ns (64.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.642     2.568    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y115        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.261     2.969    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.913     3.422    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.842     2.581    
    SLICE_X14Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.891    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.117%)  route 0.261ns (64.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.642     2.568    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y115        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.261     2.969    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.913     3.422    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.842     2.581    
    SLICE_X14Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.891    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.117%)  route 0.261ns (64.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.642     2.568    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y115        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.261     2.969    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.913     3.422    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.842     2.581    
    SLICE_X14Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.891    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.117%)  route 0.261ns (64.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.642     2.568    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y115        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.261     2.969    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.913     3.422    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.842     2.581    
    SLICE_X14Y116        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.891    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.117%)  route 0.261ns (64.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.642     2.568    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y115        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.261     2.969    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y116        RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.913     3.422    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y116        RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.842     2.581    
    SLICE_X14Y116        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.891    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.117%)  route 0.261ns (64.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.642     2.568    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y115        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.141     2.709 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[0]/Q
                         net (fo=94, routed)          0.261     2.969    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD0
    SLICE_X14Y116        RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.913     3.422    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y116        RAMS32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.842     2.581    
    SLICE_X14Y116        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.891    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.324%)  route 0.227ns (61.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.641     2.567    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X16Y116        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_fdre_C_Q)         0.141     2.708 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.227     2.935    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD4
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.913     3.422    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.822     2.601    
    SLICE_X14Y116        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.801    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.324%)  route 0.227ns (61.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.641     2.567    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X16Y116        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_fdre_C_Q)         0.141     2.708 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.227     2.935    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/ADDRD4
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.913     3.422    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/WCLK
    SLICE_X14Y116        RAMD32                                       r  riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.822     2.601    
    SLICE_X14Y116        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.801    riscv_steel_core_instance/integer_file_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y112  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y117  riscv_steel_core_instance/integer_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.149ns  (logic 4.039ns (65.688%)  route 2.110ns (34.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.739     8.145    uart_instance/internal_clock_BUFG
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.518     8.663 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.110    10.773    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.294 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.294    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.386ns (71.488%)  route 0.553ns (28.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.645     2.571    uart_instance/internal_clock_BUFG
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164     2.735 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.553     3.288    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.510 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.510    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay           910 Endpoints
Min Delay           910 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.567ns  (logic 2.441ns (17.991%)  route 11.126ns (82.009%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=695, routed)         6.570     8.037    riscv_steel_core_instance/SR[0]
    SLICE_X16Y118        LUT6 (Prop_lut6_I2_O)        0.124     8.161 f  riscv_steel_core_instance/uart_rdata[7]_i_17/O
                         net (fo=1, routed)           1.032     9.193    riscv_steel_core_instance/uart_rdata[7]_i_17_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.317 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304     9.621    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.745 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    10.662    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    10.812 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    11.887    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    12.215 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    12.703    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.740    13.567    uart_instance/tx_register
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.567ns  (logic 2.441ns (17.991%)  route 11.126ns (82.009%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=695, routed)         6.570     8.037    riscv_steel_core_instance/SR[0]
    SLICE_X16Y118        LUT6 (Prop_lut6_I2_O)        0.124     8.161 f  riscv_steel_core_instance/uart_rdata[7]_i_17/O
                         net (fo=1, routed)           1.032     9.193    riscv_steel_core_instance/uart_rdata[7]_i_17_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.317 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304     9.621    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.745 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    10.662    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    10.812 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    11.887    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    12.215 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    12.703    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.740    13.567    uart_instance/tx_register
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.567ns  (logic 2.441ns (17.991%)  route 11.126ns (82.009%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=695, routed)         6.570     8.037    riscv_steel_core_instance/SR[0]
    SLICE_X16Y118        LUT6 (Prop_lut6_I2_O)        0.124     8.161 f  riscv_steel_core_instance/uart_rdata[7]_i_17/O
                         net (fo=1, routed)           1.032     9.193    riscv_steel_core_instance/uart_rdata[7]_i_17_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.317 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304     9.621    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.745 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    10.662    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    10.812 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    11.887    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    12.215 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    12.703    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.740    13.567    uart_instance/tx_register
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.567ns  (logic 2.441ns (17.991%)  route 11.126ns (82.009%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=695, routed)         6.570     8.037    riscv_steel_core_instance/SR[0]
    SLICE_X16Y118        LUT6 (Prop_lut6_I2_O)        0.124     8.161 f  riscv_steel_core_instance/uart_rdata[7]_i_17/O
                         net (fo=1, routed)           1.032     9.193    riscv_steel_core_instance/uart_rdata[7]_i_17_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.317 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304     9.621    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.745 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    10.662    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    10.812 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    11.887    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    12.215 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    12.703    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.740    13.567    uart_instance/tx_register
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y105        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.538ns  (logic 2.441ns (18.030%)  route 11.097ns (81.970%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=695, routed)         6.570     8.037    riscv_steel_core_instance/SR[0]
    SLICE_X16Y118        LUT6 (Prop_lut6_I2_O)        0.124     8.161 f  riscv_steel_core_instance/uart_rdata[7]_i_17/O
                         net (fo=1, routed)           1.032     9.193    riscv_steel_core_instance/uart_rdata[7]_i_17_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.317 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304     9.621    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.745 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    10.662    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    10.812 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    11.887    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    12.215 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    12.703    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.711    13.538    uart_instance/tx_register
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_register_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.538ns  (logic 2.441ns (18.030%)  route 11.097ns (81.970%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=695, routed)         6.570     8.037    riscv_steel_core_instance/SR[0]
    SLICE_X16Y118        LUT6 (Prop_lut6_I2_O)        0.124     8.161 f  riscv_steel_core_instance/uart_rdata[7]_i_17/O
                         net (fo=1, routed)           1.032     9.193    riscv_steel_core_instance/uart_rdata[7]_i_17_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.317 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304     9.621    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.745 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    10.662    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    10.812 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    11.887    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    12.215 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    12.703    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.711    13.538    uart_instance/tx_register
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X8Y108         FDRE                                         r  uart_instance/tx_register_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.538ns  (logic 2.441ns (18.030%)  route 11.097ns (81.970%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=695, routed)         6.570     8.037    riscv_steel_core_instance/SR[0]
    SLICE_X16Y118        LUT6 (Prop_lut6_I2_O)        0.124     8.161 f  riscv_steel_core_instance/uart_rdata[7]_i_17/O
                         net (fo=1, routed)           1.032     9.193    riscv_steel_core_instance/uart_rdata[7]_i_17_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.317 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304     9.621    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.745 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    10.662    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    10.812 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    11.887    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    12.215 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    12.703    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.711    13.538    uart_instance/tx_register
    SLICE_X9Y108         FDRE                                         r  uart_instance/tx_register_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X9Y108         FDRE                                         r  uart_instance/tx_register_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.538ns  (logic 2.441ns (18.030%)  route 11.097ns (81.970%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        7.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=695, routed)         6.570     8.037    riscv_steel_core_instance/SR[0]
    SLICE_X16Y118        LUT6 (Prop_lut6_I2_O)        0.124     8.161 f  riscv_steel_core_instance/uart_rdata[7]_i_17/O
                         net (fo=1, routed)           1.032     9.193    riscv_steel_core_instance/uart_rdata[7]_i_17_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.317 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304     9.621    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.745 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    10.662    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    10.812 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    11.887    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    12.215 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    12.703    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.711    13.538    uart_instance/tx_register
    SLICE_X9Y108         FDRE                                         r  uart_instance/tx_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.614     7.544    uart_instance/internal_clock_BUFG
    SLICE_X9Y108         FDRE                                         r  uart_instance/tx_register_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.529ns  (logic 2.441ns (18.041%)  route 11.089ns (81.959%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=695, routed)         6.570     8.037    riscv_steel_core_instance/SR[0]
    SLICE_X16Y118        LUT6 (Prop_lut6_I2_O)        0.124     8.161 f  riscv_steel_core_instance/uart_rdata[7]_i_17/O
                         net (fo=1, routed)           1.032     9.193    riscv_steel_core_instance/uart_rdata[7]_i_17_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.317 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304     9.621    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.745 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    10.662    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    10.812 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    11.887    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    12.215 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    12.703    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.703    13.529    uart_instance/tx_register
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.529ns  (logic 2.441ns (18.041%)  route 11.089ns (81.959%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=695, routed)         6.570     8.037    riscv_steel_core_instance/SR[0]
    SLICE_X16Y118        LUT6 (Prop_lut6_I2_O)        0.124     8.161 f  riscv_steel_core_instance/uart_rdata[7]_i_17/O
                         net (fo=1, routed)           1.032     9.193    riscv_steel_core_instance/uart_rdata[7]_i_17_n_0
    SLICE_X10Y114        LUT6 (Prop_lut6_I3_O)        0.124     9.317 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.304     9.621    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.745 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.917    10.662    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X14Y114        LUT5 (Prop_lut5_I4_O)        0.150    10.812 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           1.075    11.887    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I0_O)        0.328    12.215 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.488    12.703    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I1_O)        0.124    12.827 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.703    13.529    uart_instance/tx_register
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         1.615     7.545    uart_instance/internal_clock_BUFG
    SLICE_X12Y106        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.306ns (31.037%)  route 0.680ns (68.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.680     0.986    uart_instance/D[0]
    SLICE_X15Y110        FDRE                                         r  uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.918     3.427    uart_instance/internal_clock_BUFG
    SLICE_X15Y110        FDRE                                         r  uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_1/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.235ns (22.798%)  route 0.795ns (77.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=695, routed)         0.795     1.030    dual_port_ram_instance/SR[0]
    RAMB36_X0Y24         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.949     3.458    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_rw_address_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.235ns (22.365%)  route 0.815ns (77.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=695, routed)         0.815     1.050    memory_mapper_instance/SR[0]
    SLICE_X8Y123         FDRE                                         r  memory_mapper_instance/prev_bus_data_rw_address_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.906     3.415    memory_mapper_instance/internal_clock_BUFG
    SLICE_X8Y123         FDRE                                         r  memory_mapper_instance/prev_bus_data_rw_address_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_rw_address_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.235ns (22.365%)  route 0.815ns (77.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=695, routed)         0.815     1.050    memory_mapper_instance/SR[0]
    SLICE_X9Y123         FDRE                                         r  memory_mapper_instance/prev_bus_data_rw_address_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.906     3.415    memory_mapper_instance/internal_clock_BUFG
    SLICE_X9Y123         FDRE                                         r  memory_mapper_instance/prev_bus_data_rw_address_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_rw_address_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.235ns (22.365%)  route 0.815ns (77.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=695, routed)         0.815     1.050    memory_mapper_instance/SR[0]
    SLICE_X9Y123         FDRE                                         r  memory_mapper_instance/prev_bus_data_rw_address_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.906     3.415    memory_mapper_instance/internal_clock_BUFG
    SLICE_X9Y123         FDRE                                         r  memory_mapper_instance/prev_bus_data_rw_address_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_rw_address_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.235ns (22.359%)  route 0.815ns (77.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=695, routed)         0.815     1.050    memory_mapper_instance/SR[0]
    SLICE_X10Y123        FDRE                                         r  memory_mapper_instance/prev_bus_data_rw_address_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.906     3.415    memory_mapper_instance/internal_clock_BUFG
    SLICE_X10Y123        FDRE                                         r  memory_mapper_instance/prev_bus_data_rw_address_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_rw_address_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.235ns (22.359%)  route 0.815ns (77.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=695, routed)         0.815     1.050    memory_mapper_instance/SR[0]
    SLICE_X10Y123        FDRE                                         r  memory_mapper_instance/prev_bus_data_rw_address_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.906     3.415    memory_mapper_instance/internal_clock_BUFG
    SLICE_X10Y123        FDRE                                         r  memory_mapper_instance/prev_bus_data_rw_address_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.235ns (21.800%)  route 0.842ns (78.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=695, routed)         0.842     1.077    dual_port_ram_instance/SR[0]
    RAMB36_X0Y24         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.952     3.461    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/prev_rw_address_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.235ns (20.107%)  route 0.933ns (79.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=695, routed)         0.933     1.168    riscv_steel_core_instance/SR[0]
    SLICE_X17Y123        FDRE                                         r  riscv_steel_core_instance/prev_rw_address_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.904     3.413    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y123        FDRE                                         r  riscv_steel_core_instance/prev_rw_address_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/prev_rw_address_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.235ns (20.107%)  route 0.933ns (79.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=695, routed)         0.933     1.168    riscv_steel_core_instance/SR[0]
    SLICE_X17Y123        FDRE                                         r  riscv_steel_core_instance/prev_rw_address_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=798, routed)         0.904     3.413    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X17Y123        FDRE                                         r  riscv_steel_core_instance/prev_rw_address_reg[26]/C





