Generating HDL for group named LastExecuteCycleat 6/28/2020 12:53:52 PM containing pages: 
	12.12.50.1, 12.12.51.1
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\LastExecuteCycle_tb.vhdl, FileNotFoundException , generating default test bench code.
Building lists of signals on 2 pages...
Found 14 signals on page 12.12.50.1
Found 19 signals on page 12.12.51.1
Found 28 unique input signals and 5 unique output signals, (32 total unique signals)
Determining sources for all input signals...
INFO:  Signal +S A CH NOT WM BIT originates outside the group.
INFO:  Signal +S B CH NOT WM BIT originates outside the group.
INFO:  Signal +S OP MOD REG NOT A BIT originates outside the group.
INFO:  Signal +S OP MOD REG NOT B BIT originates outside the group.
INFO:  Signal +S OP MOD REG 8 BIT originates outside the group.
INFO:  Signal +S OP MOD REG A BIT originates outside the group.
INFO:  Signal +S A CH RECORD MARK originates outside the group.
INFO:  Signal +S A CH GROUP MARK.WM originates outside the group.
INFO:  Signal -S NOT B.NOT A.NOT 8 OP MOD originates outside the group.
INFO:  Signal +S A CH WM BIT originates outside the group.
INFO:  Signal +S OP MOD REG NOT 8 BIT originates outside the group.
INFO:  Signal +S OP MOD REG B BIT originates outside the group.
INFO:  Signal +S B CH WM BIT 2 originates outside the group.
INFO:  Signal +S B CYCLE 1 originates outside the group.
INFO:  Signal +S DATA MOVE LAST EXECUTE originates inside the group.
INFO:  Signal -S SET DOLLAR SIGN * EDIT originates outside the group.
INFO:  Signal +S DATA MOVE OP CODE originates outside the group.
INFO:  Signal +S LAST EXECUTE CYCLE *I-O originates outside the group.
INFO:  Signal +S LAST EXECUTE CYCLE *ARITH originates outside the group.
INFO:  Signal +S LAST EXECUTE CYCLE *TLU originates outside the group.
INFO:  Signal +S LAST EXECUTE CYCLE * BR CND originates outside the group.
INFO:  Signal +S LAST EXECUTE CYCLE *EDIT originates outside the group.
INFO:  Signal +S WORD MARK OP CODES originates outside the group.
INFO:  Signal +S STORE ADDR REGS OP CODE originates outside the group.
INFO:  Signal +S A RING 6 TIME originates outside the group.
INFO:  Signal +S 1ST SCAN originates outside the group.
INFO:  Signal +S A RING 4 TIME originates outside the group.
INFO:  Signal +S 1401 STORE AR OP CODES originates outside the group.
Determining destinations for all output signals...
INFO:  Signal +S DATA MOVE LAST EXECUTE is used only inside the group.
INFO:  Signal +S LAST EXECUTE CYCLE is used outside the group.
INFO:  Signal -S WORD MARK OP.B CYCLE is used outside the group.
INFO:  Signal -S DATA MOVE LAST EX CYCLE is used outside the group.
INFO:  Signal -S LAST EXECUTE CYCLE is used outside the group.
Removing 1 output signals that do not have destinations outside the group...
Removing 1 input signals that originate inside the group...
Input Signal +S A CH NOT WM BIT replaced by Bus signal +S A CH NOT BUS
Input Signal +S B CH NOT WM BIT replaced by Bus signal +S B CH NOT BUS
Input Signal +S OP MOD REG NOT A BIT replaced by Bus signal +S OP MOD REG NOT BUS
Input Signal +S OP MOD REG NOT B BIT replaced by Bus signal +S OP MOD REG NOT BUS
Input Signal +S OP MOD REG 8 BIT replaced by Bus signal +S OP MOD REG BUS
Input Signal +S OP MOD REG A BIT replaced by Bus signal +S OP MOD REG BUS
Input Signal +S A CH WM BIT replaced by Bus signal +S A CH BUS
Input Signal +S OP MOD REG NOT 8 BIT replaced by Bus signal +S OP MOD REG NOT BUS
Input Signal +S OP MOD REG B BIT replaced by Bus signal +S OP MOD REG BUS
Generating list of internal signals/wires ...
1 internal signals/wires found.
Generating HDL prefixes...
Generating HDL associated with page 12.12.50.1 (LAST EXECUTE CYCLE)
Generating HDL associated with page 12.12.51.1 (LAST EXECUTE CYCLE-ACC)
