$date
	Sat Apr 18 12:18:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module uart_tb $end
$var wire 1 ! serial_output $end
$var wire 8 " rx_byte [7:0] $end
$var reg 1 # clock $end
$var reg 1 $ start_transfert $end
$var reg 8 % tx_byte [7:0] $end
$scope module RX $end
$var wire 1 # clock $end
$var wire 1 ! stream $end
$var reg 4 & bit_counter [3:0] $end
$var reg 8 ' byte [7:0] $end
$var reg 1 ( record $end
$upscope $end
$scope module TX $end
$var wire 8 ) byte [7:0] $end
$var wire 1 # clock $end
$var wire 1 $ start_transfert $end
$var reg 5 * bit_counter [4:0] $end
$var reg 1 + idle_mode $end
$var reg 1 ! serial_output $end
$var reg 1 , start_bit $end
$var reg 1 - transmit_mode $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1,
1+
b0 *
b11100110 )
0(
bx '
bx &
b11100110 %
0$
1#
bx "
1!
$end
#1
0#
#2
1#
#3
0#
#4
1#
#5
0#
#6
1#
#7
0#
#8
1#
#9
0#
#10
0,
0+
0!
1-
1$
1#
#11
0$
b0 &
b0 "
b0 '
1(
0#
#12
b1 *
1#
#13
b1 &
0#
#14
b10 *
1!
1#
#15
b10 &
b10 "
b10 '
0#
#16
b11 *
1#
#17
b11 &
b110 "
b110 '
0#
#18
b100 *
0!
1#
#19
b100 &
0#
#20
b101 *
1#
#21
b101 &
0#
#22
b110 *
1!
1#
#23
b110 &
b100110 "
b100110 '
0#
#24
b111 *
1#
#25
b111 &
b1100110 "
b1100110 '
0#
#26
b1000 *
1#
#27
b1000 &
b11100110 "
b11100110 '
0#
#28
1,
b0 *
0-
1+
1#
#29
0(
b1001 &
0#
#30
1#
#31
0#
#32
1#
#33
0#
#34
1#
#35
0#
#36
1#
#37
0#
#38
1#
#39
0#
#40
1#
#41
0#
