TimeQuest Timing Analyzer report for Uni_Projektas
Thu May 18 16:10:10 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK0'
 14. Slow Model Hold: 'CLK'
 15. Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK0'
 16. Slow Model Minimum Pulse Width: 'PLL_CLK0'
 17. Slow Model Minimum Pulse Width: 'PLL_CLK2'
 18. Slow Model Minimum Pulse Width: 'CLK'
 19. Slow Model Minimum Pulse Width: 'ADC_CLK'
 20. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 21. Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'CLK'
 36. Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK0'
 37. Fast Model Hold: 'CLK'
 38. Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK0'
 39. Fast Model Minimum Pulse Width: 'PLL_CLK0'
 40. Fast Model Minimum Pulse Width: 'PLL_CLK2'
 41. Fast Model Minimum Pulse Width: 'CLK'
 42. Fast Model Minimum Pulse Width: 'ADC_CLK'
 43. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 44. Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Output Enable Times
 50. Minimum Output Enable Times
 51. Output Disable Times
 52. Minimum Output Disable Times
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Thu May 18 16:10:10 2023 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name              ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; ADC_CLK                 ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }                                       ;
; ADC_DCLKA               ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA }                                     ;
; CLK                     ; Base ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                           ;
; CORR_BUFFER_UPDATE_CLK0 ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update~clkctrl|outclk } ;
; PLL_CLK0                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|clk }            ;
; PLL_CLK1                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|datain }         ;
; PLL_CLK2                ; Base ; 6.666   ; 150.02 MHz ; 0.000 ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Corr_Main_1|corr_buffer_update|regout }         ;
+-------------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                        ;
+------------+-----------------+-------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                                  ;
+------------+-----------------+-------------------------+-------------------------------------------------------+
; 146.52 MHz ; 146.52 MHz      ; CLK                     ;                                                       ;
; 178.48 MHz ; 163.03 MHz      ; CORR_BUFFER_UPDATE_CLK0 ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; 0.233  ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 14.690 ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Hold Summary                         ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; CLK                     ; 0.499 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 0.739 ; 0.000         ;
+-------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; PLL_CLK0                ; 2.091  ; 0.000         ;
; PLL_CLK2                ; 3.333  ; 0.000         ;
; CLK                     ; 6.933  ; 0.000         ;
; ADC_CLK                 ; 16.000 ; 0.000         ;
; ADC_DCLKA               ; 17.223 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 46.933 ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.233 ; Corr_Main_1|corr_buffer_update|regout                                                                                                       ; Corr_Main:Corr_Main_1|check_corr[0]     ; PLL_CLK2                ; CLK         ; 3.335        ; 5.098      ; 8.240      ;
; 1.491 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 22.058     ;
; 1.692 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.857     ;
; 1.730 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.819     ;
; 1.810 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.757     ;
; 1.848 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.701     ;
; 1.946 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.621     ;
; 2.059 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.508     ;
; 2.122 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.445     ;
; 2.127 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.440     ;
; 2.135 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.432     ;
; 2.188 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.361     ;
; 2.198 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.506      ; 21.348     ;
; 2.219 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.330     ;
; 2.237 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.330     ;
; 2.325 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.224     ;
; 2.328 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.221     ;
; 2.329 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.220     ;
; 2.347 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a5  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.220     ;
; 2.357 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.210     ;
; 2.362 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.205     ;
; 2.389 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.160     ;
; 2.397 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a43 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.170     ;
; 2.399 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.506      ; 21.147     ;
; 2.420 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.129     ;
; 2.423 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a6  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.144     ;
; 2.427 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.122     ;
; 2.437 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.506      ; 21.109     ;
; 2.438 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.129     ;
; 2.458 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.091     ;
; 2.507 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.060     ;
; 2.517 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.524      ; 21.047     ;
; 2.521 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a41 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.046     ;
; 2.530 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.019     ;
; 2.538 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 21.029     ;
; 2.545 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 21.004     ;
; 2.555 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.506      ; 20.991     ;
; 2.568 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.981     ;
; 2.576 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.973     ;
; 2.599 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a19 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.968     ;
; 2.617 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.932     ;
; 2.626 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a20 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.941     ;
; 2.634 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a42 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.933     ;
; 2.643 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.924     ;
; 2.648 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.919     ;
; 2.653 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.524      ; 20.911     ;
; 2.674 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.893     ;
; 2.686 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.863     ;
; 2.690 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.859     ;
; 2.729 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a21 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.838     ;
; 2.735 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.814     ;
; 2.740 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.827     ;
; 2.756 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.811     ;
; 2.766 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.524      ; 20.798     ;
; 2.784 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.783     ;
; 2.787 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.780     ;
; 2.818 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.731     ;
; 2.828 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.739     ;
; 2.832 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.735     ;
; 2.842 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.524      ; 20.722     ;
; 2.846 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a44 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.721     ;
; 2.856 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.693     ;
; 2.863 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.704     ;
; 2.876 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.691     ;
; 2.882 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a7  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.685     ;
; 2.897 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.670     ;
; 2.898 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.669     ;
; 2.901 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.666     ;
; 2.903 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.664     ;
; 2.906 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.661     ;
; 2.908 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.524      ; 20.656     ;
; 2.913 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.524      ; 20.651     ;
; 2.919 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.611      ; 20.732     ;
; 2.922 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a24 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.645     ;
; 2.973 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.594     ;
; 2.989 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.578     ;
; 3.002 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.565     ;
; 3.003 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a11 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.564     ;
; 3.005 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.544     ;
; 3.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a26 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.548     ;
; 3.028 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.521     ;
; 3.046 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.503     ;
; 3.049 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.500     ;
; 3.069 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.498     ;
; 3.071 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.478     ;
; 3.074 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.493     ;
; 3.074 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.509      ; 20.475     ;
; 3.079 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.524      ; 20.485     ;
; 3.084 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.524      ; 20.480     ;
; 3.093 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a5  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.474     ;
; 3.095 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[34]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.592      ; 20.537     ;
; 3.095 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.472     ;
; 3.100 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.467     ;
; 3.103 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[14]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.598      ; 20.535     ;
; 3.105 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.462     ;
; 3.115 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[39]                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.603      ; 20.528     ;
; 3.115 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND   ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.452     ;
; 3.122 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11] ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.445     ;
; 3.128 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.527      ; 20.439     ;
; 3.134 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]  ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 3.506      ; 20.412     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                       ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 14.690 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.574     ; 1.776      ;
; 14.698 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.574     ; 1.768      ;
; 14.699 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.574     ; 1.767      ;
; 14.745 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.590     ; 1.705      ;
; 15.087 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.590     ; 1.363      ;
; 15.093 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.590     ; 1.357      ;
; 15.096 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.590     ; 1.354      ;
; 15.098 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -3.590     ; 1.352      ;
; 94.397 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.088     ; 5.555      ;
; 94.600 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a51                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.088     ; 5.352      ;
; 94.653 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.088     ; 5.299      ;
; 94.665 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[44]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.097      ; 5.386      ;
; 94.668 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg31 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.087      ; 5.373      ;
; 95.346 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg32 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.087      ; 4.695      ;
; 95.353 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a50                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.088     ; 4.599      ;
; 95.394 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg29 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.087      ; 4.647      ;
; 95.398 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.088     ; 4.554      ;
; 95.427 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a26                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.076     ; 4.537      ;
; 95.513 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg30 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.087      ; 4.528      ;
; 95.612 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a24                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.076     ; 4.352      ;
; 95.623 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[34]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg23 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.078      ; 4.409      ;
; 95.700 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a25                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.076     ; 4.264      ;
; 95.713 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                                               ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.012      ; 4.339      ;
; 95.716 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[34]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg24 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.078      ; 4.316      ;
; 95.762 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[34]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg21 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.078      ; 4.270      ;
; 95.782 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[4]                                                                                                             ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg27 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.087      ; 4.259      ;
; 95.787 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                                               ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[3]                                                                                                                ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.012      ; 4.265      ;
; 95.790 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.088     ; 4.162      ;
; 95.792 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[39]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.089      ; 4.251      ;
; 95.809 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[44]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.097      ; 4.242      ;
; 95.914 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[14]                                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.102      ; 4.142      ;
; 95.944 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[14]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.085     ; 4.011      ;
; 95.952 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.088     ; 4.000      ;
; 95.973 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a21                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[39]                                                                                                           ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.076     ; 3.991      ;
; 95.984 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.056      ;
; 95.984 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.056      ;
; 95.984 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.056      ;
; 95.984 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.056      ;
; 95.984 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; 0.000      ; 4.056      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a51                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a50                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a45                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a34                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a32                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a31                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
; 95.998 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29                   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.057     ; 3.899      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.737 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[0]                                                                                                                                                              ; MRAM_Controller:this_mram_controller|MRAM_D[0]~reg0                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.043      ;
; 0.741 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.744 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[11]~reg0                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.051      ;
; 0.749 ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.751 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.057      ;
; 0.752 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[8]                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.759 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[7]                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.759 ; Setup_manager:this_setup_manager|SETUP_DONE                                                                                                                                                         ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.760 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.066      ;
; 0.760 ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.066      ;
; 0.762 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.765 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.071      ;
; 0.767 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.073      ;
; 0.769 ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.075      ;
; 0.771 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.077      ;
; 0.772 ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.078      ;
; 0.773 ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.079      ;
; 0.774 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.080      ;
; 0.778 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.084      ;
; 0.778 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.084      ;
; 0.781 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.087      ;
; 0.788 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.094      ;
; 0.793 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.099      ;
; 0.809 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.115      ;
; 0.809 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.115      ;
; 0.810 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.116      ;
; 0.811 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.117      ;
; 0.814 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.120      ;
; 0.874 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.180      ;
; 0.875 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.181      ;
; 0.875 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.181      ;
; 0.878 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.184      ;
; 0.881 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.187      ;
; 0.881 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.187      ;
; 0.883 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.189      ;
; 0.883 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.189      ;
; 0.885 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.191      ;
; 0.886 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.192      ;
; 0.886 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.192      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.739 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.045      ;
; 0.741 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.047      ;
; 0.743 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.049      ;
; 0.747 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.053      ;
; 0.754 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.060      ;
; 0.896 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.202      ;
; 0.898 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.204      ;
; 0.955 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 1.260      ;
; 1.158 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.464      ;
; 1.180 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.486      ;
; 1.182 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.488      ;
; 1.186 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.492      ;
; 1.214 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.520      ;
; 1.258 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.564      ;
; 1.261 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.567      ;
; 1.389 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.143      ; 1.799      ;
; 1.407 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.097      ; 1.771      ;
; 1.408 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg28  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.087      ; 1.762      ;
; 1.412 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.145      ; 1.824      ;
; 1.417 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.783      ;
; 1.418 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.784      ;
; 1.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.785      ;
; 1.422 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.143      ; 1.832      ;
; 1.426 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg35  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.087      ; 1.780      ;
; 1.427 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg9   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.097      ; 1.791      ;
; 1.429 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 1.736      ;
; 1.430 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.796      ;
; 1.432 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.799      ;
; 1.433 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.799      ;
; 1.437 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.803      ;
; 1.438 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.804      ;
; 1.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[44]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.097      ; 1.803      ;
; 1.440 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg34  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.087      ; 1.794      ;
; 1.443 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.099      ; 1.809      ;
; 1.455 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 1.824      ;
; 1.455 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.003     ; 1.758      ;
; 1.461 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.767      ;
; 1.465 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 1.832      ;
; 1.472 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.083     ; 1.695      ;
; 1.478 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.084     ; 1.700      ;
; 1.528 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.083     ; 1.751      ;
; 1.608 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.088     ; 1.826      ;
; 1.620 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.084     ; 1.842      ;
; 1.624 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.083     ; 1.847      ;
; 1.624 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.072     ; 1.858      ;
; 1.633 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.084     ; 1.855      ;
; 1.640 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.084     ; 1.862      ;
; 1.644 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.083     ; 1.867      ;
; 1.646 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.952      ;
; 1.659 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.083     ; 1.882      ;
; 1.659 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.965      ;
; 1.661 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.967      ;
; 1.673 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.084     ; 1.895      ;
; 1.690 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[8]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 1.996      ;
; 1.705 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.084     ; 1.927      ;
; 1.717 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.143      ; 2.127      ;
; 1.732 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.038      ;
; 1.737 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.043      ;
; 1.738 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.044      ;
; 1.745 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.051      ;
; 1.760 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 2.127      ;
; 1.791 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 2.160      ;
; 1.795 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.102      ; 2.164      ;
; 1.816 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.143      ; 2.226      ;
; 1.818 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.124      ;
; 1.819 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.089      ; 2.175      ;
; 1.823 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.129      ;
; 1.824 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.130      ;
; 1.825 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg19  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.078      ; 2.170      ;
; 1.825 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.089      ; 2.181      ;
; 1.831 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.137      ;
; 1.833 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.139      ;
; 1.839 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg3   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.089      ; 2.195      ;
; 1.841 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg33  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.087      ; 2.195      ;
; 1.844 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg7   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.089      ; 2.200      ;
; 1.847 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.003     ; 2.150      ;
; 1.850 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 2.155      ;
; 1.850 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.013      ; 2.169      ;
; 1.852 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.003     ; 2.155      ;
; 1.856 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.013      ; 2.175      ;
; 1.859 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.100      ; 2.226      ;
; 1.861 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.013      ; 2.180      ;
; 1.863 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.072     ; 2.097      ;
; 1.880 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.072     ; 2.114      ;
; 1.898 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.003     ; 2.201      ;
; 1.904 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.210      ;
; 1.909 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.215      ;
; 1.910 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 2.217      ;
; 1.917 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.003     ; 2.220      ;
; 1.919 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.225      ;
; 1.925 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.014      ; 2.245      ;
; 1.933 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.003     ; 2.236      ;
; 1.990 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.296      ;
; 1.990 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[8]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.296      ;
; 1.991 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[7]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.013      ; 2.310      ;
; 1.996 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 2.303      ;
; 2.005 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.311      ;
; 2.025 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 2.331      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.091 ; 3.333        ; 1.242          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.091 ; 3.333        ; 1.242          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 46.933 ; 50.000       ; 3.067          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
; 46.933 ; 50.000       ; 3.067          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.359 ; 7.359 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.300 ; 7.300 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.298 ; 7.298 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.359 ; 7.359 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.256 ; 7.256 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.857 ; 6.857 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.958 ; 6.958 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.807 ; 6.807 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.812 ; 6.812 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.416 ; 4.416 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -6.541 ; -6.541 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -7.034 ; -7.034 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -7.032 ; -7.032 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -7.093 ; -7.093 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -6.990 ; -6.990 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -6.591 ; -6.591 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -6.692 ; -6.692 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -6.541 ; -6.541 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -6.546 ; -6.546 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -3.725 ; -3.725 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_CLK       ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS    ; CLK        ; 5.146 ; 5.146 ; Rise       ; CLK             ;
; ADC_SPI_SCLK  ; CLK        ; 5.168 ; 5.168 ; Rise       ; CLK             ;
; ADC_SPI_SDIN  ; CLK        ; 5.602 ; 5.602 ; Rise       ; CLK             ;
; ADC_SYNC      ; CLK        ; 6.097 ; 6.097 ; Rise       ; CLK             ;
; MRAM_A[*]     ; CLK        ; 6.464 ; 6.464 ; Rise       ; CLK             ;
;  MRAM_A[0]    ; CLK        ; 5.434 ; 5.434 ; Rise       ; CLK             ;
;  MRAM_A[1]    ; CLK        ; 5.601 ; 5.601 ; Rise       ; CLK             ;
;  MRAM_A[2]    ; CLK        ; 5.277 ; 5.277 ; Rise       ; CLK             ;
;  MRAM_A[3]    ; CLK        ; 5.301 ; 5.301 ; Rise       ; CLK             ;
;  MRAM_A[4]    ; CLK        ; 4.910 ; 4.910 ; Rise       ; CLK             ;
;  MRAM_A[5]    ; CLK        ; 6.009 ; 6.009 ; Rise       ; CLK             ;
;  MRAM_A[6]    ; CLK        ; 6.011 ; 6.011 ; Rise       ; CLK             ;
;  MRAM_A[7]    ; CLK        ; 5.868 ; 5.868 ; Rise       ; CLK             ;
;  MRAM_A[8]    ; CLK        ; 6.023 ; 6.023 ; Rise       ; CLK             ;
;  MRAM_A[9]    ; CLK        ; 6.019 ; 6.019 ; Rise       ; CLK             ;
;  MRAM_A[10]   ; CLK        ; 6.464 ; 6.464 ; Rise       ; CLK             ;
;  MRAM_A[11]   ; CLK        ; 5.571 ; 5.571 ; Rise       ; CLK             ;
;  MRAM_A[12]   ; CLK        ; 6.391 ; 6.391 ; Rise       ; CLK             ;
;  MRAM_A[13]   ; CLK        ; 6.057 ; 6.057 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 6.380 ; 6.380 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 4.623 ; 4.623 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 4.633 ; 4.633 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 4.621 ; 4.621 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 4.599 ; 4.599 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 4.603 ; 4.603 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 5.141 ; 5.141 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 5.380 ; 5.380 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 5.362 ; 5.362 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 6.069 ; 6.069 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 5.743 ; 5.743 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 6.108 ; 6.108 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 5.201 ; 5.201 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 6.380 ; 6.380 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 5.580 ; 5.580 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 5.131 ; 5.131 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 5.596 ; 5.596 ; Rise       ; CLK             ;
; MRAM_EN       ; CLK        ; 4.973 ; 4.973 ; Rise       ; CLK             ;
; MRAM_LOWER_EN ; CLK        ; 5.756 ; 5.756 ; Rise       ; CLK             ;
; MRAM_UPPER_EN ; CLK        ; 5.756 ; 5.756 ; Rise       ; CLK             ;
; MRAM_WRITE_EN ; CLK        ; 5.739 ; 5.739 ; Rise       ; CLK             ;
; SPI_CS        ; CLK        ; 6.534 ; 6.534 ; Rise       ; CLK             ;
; UART_TX       ; CLK        ; 5.227 ; 5.227 ; Rise       ; CLK             ;
; ADC_CLK       ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_CLK       ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS    ; CLK        ; 5.146 ; 5.146 ; Rise       ; CLK             ;
; ADC_SPI_SCLK  ; CLK        ; 5.168 ; 5.168 ; Rise       ; CLK             ;
; ADC_SPI_SDIN  ; CLK        ; 5.602 ; 5.602 ; Rise       ; CLK             ;
; ADC_SYNC      ; CLK        ; 6.097 ; 6.097 ; Rise       ; CLK             ;
; MRAM_A[*]     ; CLK        ; 4.910 ; 4.910 ; Rise       ; CLK             ;
;  MRAM_A[0]    ; CLK        ; 5.434 ; 5.434 ; Rise       ; CLK             ;
;  MRAM_A[1]    ; CLK        ; 5.601 ; 5.601 ; Rise       ; CLK             ;
;  MRAM_A[2]    ; CLK        ; 5.277 ; 5.277 ; Rise       ; CLK             ;
;  MRAM_A[3]    ; CLK        ; 5.301 ; 5.301 ; Rise       ; CLK             ;
;  MRAM_A[4]    ; CLK        ; 4.910 ; 4.910 ; Rise       ; CLK             ;
;  MRAM_A[5]    ; CLK        ; 6.009 ; 6.009 ; Rise       ; CLK             ;
;  MRAM_A[6]    ; CLK        ; 6.011 ; 6.011 ; Rise       ; CLK             ;
;  MRAM_A[7]    ; CLK        ; 5.868 ; 5.868 ; Rise       ; CLK             ;
;  MRAM_A[8]    ; CLK        ; 6.023 ; 6.023 ; Rise       ; CLK             ;
;  MRAM_A[9]    ; CLK        ; 6.019 ; 6.019 ; Rise       ; CLK             ;
;  MRAM_A[10]   ; CLK        ; 6.464 ; 6.464 ; Rise       ; CLK             ;
;  MRAM_A[11]   ; CLK        ; 5.571 ; 5.571 ; Rise       ; CLK             ;
;  MRAM_A[12]   ; CLK        ; 6.391 ; 6.391 ; Rise       ; CLK             ;
;  MRAM_A[13]   ; CLK        ; 6.057 ; 6.057 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 4.599 ; 4.599 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 4.623 ; 4.623 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 4.633 ; 4.633 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 4.621 ; 4.621 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 4.599 ; 4.599 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 4.603 ; 4.603 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 5.141 ; 5.141 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 5.380 ; 5.380 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 5.362 ; 5.362 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 6.069 ; 6.069 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 5.743 ; 5.743 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 6.108 ; 6.108 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 5.201 ; 5.201 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 6.380 ; 6.380 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 5.580 ; 5.580 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 5.131 ; 5.131 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 5.596 ; 5.596 ; Rise       ; CLK             ;
; MRAM_EN       ; CLK        ; 4.973 ; 4.973 ; Rise       ; CLK             ;
; MRAM_LOWER_EN ; CLK        ; 5.756 ; 5.756 ; Rise       ; CLK             ;
; MRAM_UPPER_EN ; CLK        ; 5.756 ; 5.756 ; Rise       ; CLK             ;
; MRAM_WRITE_EN ; CLK        ; 5.739 ; 5.739 ; Rise       ; CLK             ;
; SPI_CS        ; CLK        ; 6.534 ; 6.534 ; Rise       ; CLK             ;
; UART_TX       ; CLK        ; 5.227 ; 5.227 ; Rise       ; CLK             ;
; ADC_CLK       ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.294 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.559 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.594 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.559 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.933 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.911 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.277 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.317 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.304 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.057 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.668 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.372 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.518 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.294 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.559 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.594 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.559 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.933 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.911 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.277 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.317 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.304 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.057 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.668 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.372 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.518 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.294     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.559     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.594     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.559     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.933     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.911     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.277     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.317     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.304     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.057     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.668     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.372     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.518     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 5.294     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 4.559     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 4.594     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 4.580     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 4.559     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 4.933     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 4.911     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 5.277     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 5.317     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 5.304     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 6.057     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 5.668     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 6.372     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 5.518     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; 5.496  ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 15.337 ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast Model Hold Summary                          ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; CLK                     ; -2.281 ; -2.281        ;
; CORR_BUFFER_UPDATE_CLK0 ; 0.238  ; 0.000         ;
+-------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; PLL_CLK0                ; 2.333  ; 0.000         ;
; PLL_CLK2                ; 3.333  ; 0.000         ;
; CLK                     ; 7.873  ; 0.000         ;
; ADC_CLK                 ; 17.223 ; 0.000         ;
; ADC_DCLKA               ; 17.778 ; 0.000         ;
; CORR_BUFFER_UPDATE_CLK0 ; 47.873 ; 0.000         ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                              ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 5.496  ; Corr_Main_1|corr_buffer_update|regout                                                                                                                                                                                       ; Corr_Main:Corr_Main_1|check_corr[0]                                  ; PLL_CLK2                ; CLK         ; 3.335        ; 4.874      ; 2.745      ;
; 7.958  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.939      ;
; 7.958  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.939      ;
; 7.958  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.939      ;
; 7.958  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.939      ;
; 7.958  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.939      ;
; 7.958  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.939      ;
; 7.958  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.939      ;
; 7.958  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]              ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.939      ;
; 8.115  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[0]               ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.782      ;
; 8.117  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                 ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.780      ;
; 8.233  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|last_state                    ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.664      ;
; 8.239  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]               ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.658      ;
; 8.242  ; ADC_DCLKA                                                                                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]               ; ADC_DCLKA               ; CLK         ; 10.000       ; -0.135     ; 1.655      ;
; 8.827  ; Corr_Main_1|corr_buffer_update|regout                                                                                                                                                                                       ; Corr_Main:Corr_Main_1|check_corr[0]                                  ; PLL_CLK2                ; CLK         ; 6.666        ; 4.874      ; 2.745      ;
; 17.201 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.876      ;
; 17.215 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.878      ;
; 17.228 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.849      ;
; 17.258 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.835      ;
; 17.263 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.830      ;
; 17.270 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.807      ;
; 17.273 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.042      ; 6.801      ;
; 17.278 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.799      ;
; 17.285 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.792      ;
; 17.287 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.058      ; 6.803      ;
; 17.292 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.801      ;
; 17.299 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.794      ;
; 17.300 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.042      ; 6.774      ;
; 17.303 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.103      ; 6.832      ;
; 17.305 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.772      ;
; 17.305 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.772      ;
; 17.312 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.765      ;
; 17.324 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.769      ;
; 17.330 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.058      ; 6.760      ;
; 17.332 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.761      ;
; 17.335 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.058      ; 6.755      ;
; 17.335 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.758      ;
; 17.340 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.753      ;
; 17.342 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.042      ; 6.732      ;
; 17.342 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.751      ;
; 17.347 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.746      ;
; 17.347 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.730      ;
; 17.350 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.727      ;
; 17.354 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.723      ;
; 17.364 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.729      ;
; 17.367 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.726      ;
; 17.372 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.721      ;
; 17.375 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.100      ; 6.757      ;
; 17.377 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.042      ; 6.697      ;
; 17.377 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.700      ;
; 17.377 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.700      ;
; 17.380 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.103      ; 6.755      ;
; 17.382 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.695      ;
; 17.385 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.708      ;
; 17.387 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.103      ; 6.748      ;
; 17.389 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.688      ;
; 17.392 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.701      ;
; 17.399 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.678      ;
; 17.404 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.058      ; 6.686      ;
; 17.406 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.671      ;
; 17.407 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.686      ;
; 17.409 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.684      ;
; 17.412 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.103      ; 6.723      ;
; 17.412 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.681      ;
; 17.416 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.677      ;
; 17.416 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a5                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.677      ;
; 17.417 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.660      ;
; 17.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.658      ;
; 17.441 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.652      ;
; 17.441 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.636      ;
; 17.443 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.650      ;
; 17.450 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.520      ;
; 17.450 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.520      ;
; 17.450 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.520      ;
; 17.450 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.520      ;
; 17.450 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[34]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.086      ; 6.668      ;
; 17.452 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.103      ; 6.683      ;
; 17.454 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.623      ;
; 17.457 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.058      ; 6.633      ;
; 17.462 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.631      ;
; 17.464 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[9]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.058      ; 6.626      ;
; 17.465 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[34]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.086      ; 6.653      ;
; 17.468 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a6                                                                                  ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.625      ;
; 17.469 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.624      ;
; 17.469 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[10]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.624      ;
; 17.476 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36                                                                                 ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.617      ;
; 17.477 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]                                                                                                                                                                          ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.097      ; 6.652      ;
; 17.481 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[7]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.596      ;
; 17.481 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[8]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.612      ;
; 17.494 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.583      ;
; 17.495 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[34]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.086      ; 6.623      ;
; 17.499 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[34]                                                                                                                                                                         ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.086      ; 6.619      ;
; 17.504 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a5                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.589      ;
; 17.505 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.465      ;
; 17.505 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.465      ;
; 17.505 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.465      ;
; 17.505 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12] ; CLK                     ; CLK         ; 20.000       ; -0.062     ; 2.465      ;
; 17.505 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[6]                               ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.588      ;
; 17.505 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                                                                                  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                              ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.045      ; 6.572      ;
; 17.507 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38                                                                                 ; Corr_Main:Corr_Main_1|PREAMBULE_FOUND                                ; CORR_BUFFER_UPDATE_CLK0 ; CLK         ; 20.000       ; 4.061      ; 6.586      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                       ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 15.337 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.073     ; 0.622      ;
; 15.343 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.073     ; 0.616      ;
; 15.344 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.073     ; 0.615      ;
; 15.369 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.087     ; 0.576      ;
; 15.464 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.087     ; 0.481      ;
; 15.467 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.087     ; 0.478      ;
; 15.470 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.087     ; 0.475      ;
; 15.470 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]                                                                                                        ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[7]                                                                                                              ; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 20.000       ; -4.087     ; 0.475      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a28~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a29~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a30~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a31~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg5  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a32~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a33~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a34~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg8  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a35~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg9  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a45~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg10 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a46~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg11 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg12 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a48~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg13 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a49~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg14 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a50~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg15 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a51~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg16 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a52~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg17 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg3   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg4   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg5   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a5~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg6   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a6~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg7   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a7~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg8   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a8~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg9   ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a9~porta_memory_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a10~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a11~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a12~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a13~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a14~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a15~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a16~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a17~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a18~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg19  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a19~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg20  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a20~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg21  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a21~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg22  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a22~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg23  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a23~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg24  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a24~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg25  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a25~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg26  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a26~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg27  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a36~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg28  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a37~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg29  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg30  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg31  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg32  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a41~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg33  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a42~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg34  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a43~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 97.540 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg35  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a44~porta_memory_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.017     ; 2.442      ;
; 98.001 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a53                    ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.045     ; 1.986      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
; 98.019 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 100.000      ; -0.020     ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.281 ; Corr_Main_1|corr_buffer_update|regout                                                                                                                                                               ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                                 ; PLL_CLK2     ; CLK         ; 0.000        ; 4.874      ; 2.745      ;
; 0.215  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; Read_adc_manager:this_read_adc_manager|ADC_BIT_VALID                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[11]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|check_corr[1]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|check_corr[0]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|check_corr[2]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                                 ; Corr_Main:Corr_Main_1|check_corr[3]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[0]                                                                                                                                                              ; MRAM_Controller:this_mram_controller|MRAM_D[0]~reg0                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.240  ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; Corr_Main:Corr_Main_1|address_counter[13]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; Corr_Main:Corr_Main_1|MRAM_DATA_OUT[11]                                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[11]~reg0                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[8]                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                             ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[4]                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; Read_adc_manager:this_read_adc_manager|read_counter[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.249  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[7]                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; Setup_manager:this_setup_manager|SETUP_DONE                                                                                                                                                         ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.252  ; Corr_Main:Corr_Main_1|read_counter[1]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[0]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253  ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[1]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.254  ; Corr_Main:Corr_Main_1|read_counter[2]                                                                                                                                                               ; Corr_Main:Corr_Main_1|read_counter[3]                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.255  ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                   ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.256  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.256  ; Read_adc_manager:this_read_adc_manager|last_state                                                                                                                                                   ; Read_adc_manager:this_read_adc_manager|read_counter[2]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.257  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                          ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.409      ;
; 0.257  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.409      ;
; 0.258  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.410      ;
; 0.265  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.417      ;
; 0.272  ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.424      ;
; 0.273  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.425      ;
; 0.273  ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                     ; MRAM_Controller:this_mram_controller|counter[3]                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.425      ;
; 0.275  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.427      ;
; 0.277  ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                            ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.429      ;
; 0.290  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.442      ;
; 0.294  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.294  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.296  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.448      ;
; 0.297  ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                   ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.449      ;
; 0.299  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]                                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.451      ;
; 0.303  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.455      ;
; 0.304  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.456      ;
; 0.304  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.456      ;
; 0.307  ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.459      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                        ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.238 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[5]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.311 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.001     ; 0.462      ;
; 0.325 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.356 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.508      ;
; 0.362 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.519      ;
; 0.388 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.541      ;
; 0.411 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg28  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.046      ; 0.595      ;
; 0.414 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.609      ;
; 0.418 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg6  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.621      ;
; 0.419 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.622      ;
; 0.420 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg35  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.046      ; 0.604      ;
; 0.421 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_8[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg8  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.624      ;
; 0.421 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg5  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.624      ;
; 0.423 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.622      ;
; 0.423 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg34  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.046      ; 0.607      ;
; 0.426 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg7  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.629      ;
; 0.426 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[44]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg9   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.621      ;
; 0.427 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.630      ;
; 0.430 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.633      ;
; 0.431 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg0  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.634      ;
; 0.432 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~portb_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.635      ;
; 0.434 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.637      ;
; 0.436 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.639      ;
; 0.436 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|cntr_ikf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_address_reg0 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.635      ;
; 0.436 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_5[44]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.057      ; 0.631      ;
; 0.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.592      ;
; 0.439 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.591      ;
; 0.440 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.639      ;
; 0.460 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[0]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.608      ;
; 0.470 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.041     ; 0.581      ;
; 0.474 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.042     ; 0.584      ;
; 0.497 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.649      ;
; 0.500 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.653      ;
; 0.505 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.041     ; 0.616      ;
; 0.507 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[7]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[8]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.659      ;
; 0.510 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.713      ;
; 0.514 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.713      ;
; 0.528 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.681      ;
; 0.532 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.684      ;
; 0.535 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.687      ;
; 0.541 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.738      ;
; 0.543 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[14]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.059      ; 0.740      ;
; 0.549 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a47 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[4]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.045     ; 0.656      ;
; 0.554 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a2  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.042     ; 0.664      ;
; 0.557 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg19  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.040      ; 0.735      ;
; 0.559 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a39 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.036     ; 0.675      ;
; 0.560 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.763      ;
; 0.560 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[4]                                                                                          ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg33  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.046      ; 0.744      ;
; 0.560 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg2   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.051      ; 0.749      ;
; 0.560 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_0[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.051      ; 0.749      ;
; 0.560 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a7  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.042     ; 0.670      ;
; 0.560 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.015      ; 0.727      ;
; 0.561 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.709      ;
; 0.562 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.041     ; 0.673      ;
; 0.562 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.710      ;
; 0.563 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a3  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.042     ; 0.673      ;
; 0.563 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.715      ;
; 0.564 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.061      ; 0.763      ;
; 0.564 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[2]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.716      ;
; 0.567 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.719      ;
; 0.570 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_3[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg3   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.051      ; 0.759      ;
; 0.570 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[1]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[4]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.722      ;
; 0.573 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_7[39]                                                                                         ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg7   ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.051      ; 0.762      ;
; 0.577 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[6]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.725      ;
; 0.578 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.041     ; 0.689      ;
; 0.579 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.732      ;
; 0.582 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[4]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.010      ; 0.744      ;
; 0.583 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[5]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.731      ;
; 0.584 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[2]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.010      ; 0.746      ;
; 0.584 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.736      ;
; 0.586 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a4  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.042     ; 0.696      ;
; 0.588 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[1]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[1]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.005     ; 0.735      ;
; 0.588 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b1[3]                                                                                                               ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.010      ; 0.750      ;
; 0.590 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b0[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.004     ; 0.738      ;
; 0.594 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_1[34]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.041     ; 0.705      ;
; 0.594 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a40 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_4[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.036     ; 0.710      ;
; 0.598 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[0]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                                     ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.750      ;
; 0.602 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[3]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[7]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.754      ;
; 0.603 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a6  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_6[44]                                                                                                            ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.042     ; 0.713      ;
; 0.603 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a38 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buffer_2[9]                                                                                                             ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; -0.036     ; 0.719      ;
; 0.608 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                              ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg15 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.053      ; 0.799      ;
; 0.609 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[0]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[2]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.761      ;
; 0.614 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[4]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[6]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.001      ; 0.767      ;
; 0.615 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[4]                                                                                              ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg13 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.053      ; 0.806      ;
; 0.619 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|buf_b2[2]                                                                                            ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[5]                                                                                                                 ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.000      ; 0.771      ;
; 0.620 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|cntr_cmf:cntr1|safe_q[3]                  ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.065      ; 0.823      ;
; 0.622 ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|diff[0]                                                                                              ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a27~porta_datain_reg9  ; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 0.000        ; 0.053      ; 0.813      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK0'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 2.333 ; 3.333        ; 1.000          ; High Pulse Width ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
; 2.333 ; 3.333        ; 1.000          ; Low Pulse Width  ; PLL_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|corr_buffer_update ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_CLK2'                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; PLL_CLK2 ; Rise       ; Corr_Main_1|corr_buffer_update~clkctrl|outclk   ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                             ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 17.778 ; 20.000       ; 2.222          ; Port Rate ; ADC_DCLKA ; Rise       ; ADC_DCLKA ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CORR_BUFFER_UPDATE_CLK0'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_0|shift_taps_32m:auto_generated|altsyncram_4a81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0                    ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg14 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg15 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg16 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg17 ;
; 47.873 ; 50.000       ; 2.127          ; High Pulse Width ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
; 47.873 ; 50.000       ; 2.127          ; Low Pulse Width  ; CORR_BUFFER_UPDATE_CLK0 ; Rise       ; Corr_Main:Corr_Main_1|Corr_Buffer:buff|altshift_taps:buffer_0_rtl_1|shift_taps_v1m:auto_generated|altsyncram_g981:altsyncram2|ram_block3a0~porta_datain_reg18 ;
+--------+--------------+----------------+------------------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 3.754 ; 3.754 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 3.687 ; 3.687 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 3.682 ; 3.682 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 3.754 ; 3.754 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 3.689 ; 3.689 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 3.562 ; 3.562 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 3.622 ; 3.622 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 3.514 ; 3.514 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 3.520 ; 3.520 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 2.042 ; 2.042 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.394 ; -3.394 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.567 ; -3.567 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.562 ; -3.562 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.634 ; -3.634 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.569 ; -3.569 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.442 ; -3.442 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.502 ; -3.502 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.394 ; -3.394 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.400 ; -3.400 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.638 ; -1.638 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_CLK       ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS    ; CLK        ; 2.023 ; 2.023 ; Rise       ; CLK             ;
; ADC_SPI_SCLK  ; CLK        ; 1.982 ; 1.982 ; Rise       ; CLK             ;
; ADC_SPI_SDIN  ; CLK        ; 2.123 ; 2.123 ; Rise       ; CLK             ;
; ADC_SYNC      ; CLK        ; 2.363 ; 2.363 ; Rise       ; CLK             ;
; MRAM_A[*]     ; CLK        ; 2.422 ; 2.422 ; Rise       ; CLK             ;
;  MRAM_A[0]    ; CLK        ; 2.150 ; 2.150 ; Rise       ; CLK             ;
;  MRAM_A[1]    ; CLK        ; 2.178 ; 2.178 ; Rise       ; CLK             ;
;  MRAM_A[2]    ; CLK        ; 2.087 ; 2.087 ; Rise       ; CLK             ;
;  MRAM_A[3]    ; CLK        ; 2.099 ; 2.099 ; Rise       ; CLK             ;
;  MRAM_A[4]    ; CLK        ; 1.972 ; 1.972 ; Rise       ; CLK             ;
;  MRAM_A[5]    ; CLK        ; 2.308 ; 2.308 ; Rise       ; CLK             ;
;  MRAM_A[6]    ; CLK        ; 2.312 ; 2.312 ; Rise       ; CLK             ;
;  MRAM_A[7]    ; CLK        ; 2.300 ; 2.300 ; Rise       ; CLK             ;
;  MRAM_A[8]    ; CLK        ; 2.319 ; 2.319 ; Rise       ; CLK             ;
;  MRAM_A[9]    ; CLK        ; 2.316 ; 2.316 ; Rise       ; CLK             ;
;  MRAM_A[10]   ; CLK        ; 2.422 ; 2.422 ; Rise       ; CLK             ;
;  MRAM_A[11]   ; CLK        ; 2.184 ; 2.184 ; Rise       ; CLK             ;
;  MRAM_A[12]   ; CLK        ; 2.386 ; 2.386 ; Rise       ; CLK             ;
;  MRAM_A[13]   ; CLK        ; 2.298 ; 2.298 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 2.451 ; 2.451 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 1.905 ; 1.905 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 1.911 ; 1.911 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 1.905 ; 1.905 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 1.885 ; 1.885 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 1.886 ; 1.886 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 2.106 ; 2.106 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 2.140 ; 2.140 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 2.129 ; 2.129 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 2.347 ; 2.347 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 2.259 ; 2.259 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 2.322 ; 2.322 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 1.996 ; 1.996 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 2.451 ; 2.451 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 2.105 ; 2.105 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 1.957 ; 1.957 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 2.120 ; 2.120 ; Rise       ; CLK             ;
; MRAM_EN       ; CLK        ; 2.005 ; 2.005 ; Rise       ; CLK             ;
; MRAM_LOWER_EN ; CLK        ; 2.234 ; 2.234 ; Rise       ; CLK             ;
; MRAM_UPPER_EN ; CLK        ; 2.234 ; 2.234 ; Rise       ; CLK             ;
; MRAM_WRITE_EN ; CLK        ; 2.248 ; 2.248 ; Rise       ; CLK             ;
; SPI_CS        ; CLK        ; 2.517 ; 2.517 ; Rise       ; CLK             ;
; UART_TX       ; CLK        ; 2.093 ; 2.093 ; Rise       ; CLK             ;
; ADC_CLK       ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_CLK       ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS    ; CLK        ; 2.023 ; 2.023 ; Rise       ; CLK             ;
; ADC_SPI_SCLK  ; CLK        ; 1.982 ; 1.982 ; Rise       ; CLK             ;
; ADC_SPI_SDIN  ; CLK        ; 2.123 ; 2.123 ; Rise       ; CLK             ;
; ADC_SYNC      ; CLK        ; 2.363 ; 2.363 ; Rise       ; CLK             ;
; MRAM_A[*]     ; CLK        ; 1.972 ; 1.972 ; Rise       ; CLK             ;
;  MRAM_A[0]    ; CLK        ; 2.150 ; 2.150 ; Rise       ; CLK             ;
;  MRAM_A[1]    ; CLK        ; 2.178 ; 2.178 ; Rise       ; CLK             ;
;  MRAM_A[2]    ; CLK        ; 2.087 ; 2.087 ; Rise       ; CLK             ;
;  MRAM_A[3]    ; CLK        ; 2.099 ; 2.099 ; Rise       ; CLK             ;
;  MRAM_A[4]    ; CLK        ; 1.972 ; 1.972 ; Rise       ; CLK             ;
;  MRAM_A[5]    ; CLK        ; 2.308 ; 2.308 ; Rise       ; CLK             ;
;  MRAM_A[6]    ; CLK        ; 2.312 ; 2.312 ; Rise       ; CLK             ;
;  MRAM_A[7]    ; CLK        ; 2.300 ; 2.300 ; Rise       ; CLK             ;
;  MRAM_A[8]    ; CLK        ; 2.319 ; 2.319 ; Rise       ; CLK             ;
;  MRAM_A[9]    ; CLK        ; 2.316 ; 2.316 ; Rise       ; CLK             ;
;  MRAM_A[10]   ; CLK        ; 2.422 ; 2.422 ; Rise       ; CLK             ;
;  MRAM_A[11]   ; CLK        ; 2.184 ; 2.184 ; Rise       ; CLK             ;
;  MRAM_A[12]   ; CLK        ; 2.386 ; 2.386 ; Rise       ; CLK             ;
;  MRAM_A[13]   ; CLK        ; 2.298 ; 2.298 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 1.885 ; 1.885 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 1.905 ; 1.905 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 1.911 ; 1.911 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 1.905 ; 1.905 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 1.885 ; 1.885 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 1.886 ; 1.886 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 2.106 ; 2.106 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 2.140 ; 2.140 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 2.129 ; 2.129 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 2.347 ; 2.347 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 2.259 ; 2.259 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 2.322 ; 2.322 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 1.996 ; 1.996 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 2.451 ; 2.451 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 2.105 ; 2.105 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 1.957 ; 1.957 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 2.120 ; 2.120 ; Rise       ; CLK             ;
; MRAM_EN       ; CLK        ; 2.005 ; 2.005 ; Rise       ; CLK             ;
; MRAM_LOWER_EN ; CLK        ; 2.234 ; 2.234 ; Rise       ; CLK             ;
; MRAM_UPPER_EN ; CLK        ; 2.234 ; 2.234 ; Rise       ; CLK             ;
; MRAM_WRITE_EN ; CLK        ; 2.248 ; 2.248 ; Rise       ; CLK             ;
; SPI_CS        ; CLK        ; 2.517 ; 2.517 ; Rise       ; CLK             ;
; UART_TX       ; CLK        ; 2.093 ; 2.093 ; Rise       ; CLK             ;
; ADC_CLK       ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.019 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.876 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.897 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.876 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.992 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.974 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.087 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.118 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.104 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.356 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.223 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.383 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.083 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.019 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.876 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.897 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.876 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.992 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.974 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.087 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.118 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.104 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.356 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.223 ;      ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.383 ;      ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.083 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.019     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.876     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.897     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.876     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.992     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.974     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.087     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.118     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.104     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.356     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.223     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.383     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.083     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 2.019     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 1.876     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 1.897     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 1.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 1.876     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 1.992     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 1.974     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 2.087     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 2.118     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 2.104     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 2.356     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 2.223     ;           ; Rise       ; CLK             ;
;  MRAM_D[10]  ; CLK        ; 2.383     ;           ; Rise       ; CLK             ;
;  MRAM_D[11]  ; CLK        ; 2.083     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                   ;
+--------------------------+--------+--------+----------+---------+---------------------+
; Clock                    ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack         ; 0.233  ; -2.281 ; N/A      ; N/A     ; 2.091               ;
;  ADC_CLK                 ; N/A    ; N/A    ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA               ; N/A    ; N/A    ; N/A      ; N/A     ; 17.223              ;
;  CLK                     ; 0.233  ; -2.281 ; N/A      ; N/A     ; 6.933               ;
;  CORR_BUFFER_UPDATE_CLK0 ; 14.690 ; 0.238  ; N/A      ; N/A     ; 46.933              ;
;  PLL_CLK0                ; N/A    ; N/A    ; N/A      ; N/A     ; 2.091               ;
;  PLL_CLK2                ; N/A    ; N/A    ; N/A      ; N/A     ; 3.333               ;
; Design-wide TNS          ; 0.0    ; -2.281 ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK                 ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA               ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CLK                     ; 0.000  ; -2.281 ; N/A      ; N/A     ; 0.000               ;
;  CORR_BUFFER_UPDATE_CLK0 ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK0                ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  PLL_CLK2                ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+--------------------------+--------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; 7.359 ; 7.359 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; 7.300 ; 7.300 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; 7.298 ; 7.298 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; 7.359 ; 7.359 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; 7.256 ; 7.256 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; 6.857 ; 6.857 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; 6.958 ; 6.958 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; 6.807 ; 6.807 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; 6.812 ; 6.812 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; 4.416 ; 4.416 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; CLK        ; -3.394 ; -3.394 ; Rise       ; CLK             ;
;  ADC_BIT_A[2] ; CLK        ; -3.567 ; -3.567 ; Rise       ; CLK             ;
;  ADC_BIT_A[3] ; CLK        ; -3.562 ; -3.562 ; Rise       ; CLK             ;
;  ADC_BIT_A[4] ; CLK        ; -3.634 ; -3.634 ; Rise       ; CLK             ;
;  ADC_BIT_A[5] ; CLK        ; -3.569 ; -3.569 ; Rise       ; CLK             ;
;  ADC_BIT_A[6] ; CLK        ; -3.442 ; -3.442 ; Rise       ; CLK             ;
;  ADC_BIT_A[7] ; CLK        ; -3.502 ; -3.502 ; Rise       ; CLK             ;
;  ADC_BIT_A[8] ; CLK        ; -3.394 ; -3.394 ; Rise       ; CLK             ;
;  ADC_BIT_A[9] ; CLK        ; -3.400 ; -3.400 ; Rise       ; CLK             ;
; ADC_DCLKA     ; CLK        ; -1.638 ; -1.638 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_CLK       ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS    ; CLK        ; 5.146 ; 5.146 ; Rise       ; CLK             ;
; ADC_SPI_SCLK  ; CLK        ; 5.168 ; 5.168 ; Rise       ; CLK             ;
; ADC_SPI_SDIN  ; CLK        ; 5.602 ; 5.602 ; Rise       ; CLK             ;
; ADC_SYNC      ; CLK        ; 6.097 ; 6.097 ; Rise       ; CLK             ;
; MRAM_A[*]     ; CLK        ; 6.464 ; 6.464 ; Rise       ; CLK             ;
;  MRAM_A[0]    ; CLK        ; 5.434 ; 5.434 ; Rise       ; CLK             ;
;  MRAM_A[1]    ; CLK        ; 5.601 ; 5.601 ; Rise       ; CLK             ;
;  MRAM_A[2]    ; CLK        ; 5.277 ; 5.277 ; Rise       ; CLK             ;
;  MRAM_A[3]    ; CLK        ; 5.301 ; 5.301 ; Rise       ; CLK             ;
;  MRAM_A[4]    ; CLK        ; 4.910 ; 4.910 ; Rise       ; CLK             ;
;  MRAM_A[5]    ; CLK        ; 6.009 ; 6.009 ; Rise       ; CLK             ;
;  MRAM_A[6]    ; CLK        ; 6.011 ; 6.011 ; Rise       ; CLK             ;
;  MRAM_A[7]    ; CLK        ; 5.868 ; 5.868 ; Rise       ; CLK             ;
;  MRAM_A[8]    ; CLK        ; 6.023 ; 6.023 ; Rise       ; CLK             ;
;  MRAM_A[9]    ; CLK        ; 6.019 ; 6.019 ; Rise       ; CLK             ;
;  MRAM_A[10]   ; CLK        ; 6.464 ; 6.464 ; Rise       ; CLK             ;
;  MRAM_A[11]   ; CLK        ; 5.571 ; 5.571 ; Rise       ; CLK             ;
;  MRAM_A[12]   ; CLK        ; 6.391 ; 6.391 ; Rise       ; CLK             ;
;  MRAM_A[13]   ; CLK        ; 6.057 ; 6.057 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 6.380 ; 6.380 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 4.623 ; 4.623 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 4.633 ; 4.633 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 4.621 ; 4.621 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 4.599 ; 4.599 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 4.603 ; 4.603 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 5.141 ; 5.141 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 5.380 ; 5.380 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 5.362 ; 5.362 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 6.069 ; 6.069 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 5.743 ; 5.743 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 6.108 ; 6.108 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 5.201 ; 5.201 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 6.380 ; 6.380 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 5.580 ; 5.580 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 5.131 ; 5.131 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 5.596 ; 5.596 ; Rise       ; CLK             ;
; MRAM_EN       ; CLK        ; 4.973 ; 4.973 ; Rise       ; CLK             ;
; MRAM_LOWER_EN ; CLK        ; 5.756 ; 5.756 ; Rise       ; CLK             ;
; MRAM_UPPER_EN ; CLK        ; 5.756 ; 5.756 ; Rise       ; CLK             ;
; MRAM_WRITE_EN ; CLK        ; 5.739 ; 5.739 ; Rise       ; CLK             ;
; SPI_CS        ; CLK        ; 6.534 ; 6.534 ; Rise       ; CLK             ;
; UART_TX       ; CLK        ; 5.227 ; 5.227 ; Rise       ; CLK             ;
; ADC_CLK       ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_CLK       ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS    ; CLK        ; 2.023 ; 2.023 ; Rise       ; CLK             ;
; ADC_SPI_SCLK  ; CLK        ; 1.982 ; 1.982 ; Rise       ; CLK             ;
; ADC_SPI_SDIN  ; CLK        ; 2.123 ; 2.123 ; Rise       ; CLK             ;
; ADC_SYNC      ; CLK        ; 2.363 ; 2.363 ; Rise       ; CLK             ;
; MRAM_A[*]     ; CLK        ; 1.972 ; 1.972 ; Rise       ; CLK             ;
;  MRAM_A[0]    ; CLK        ; 2.150 ; 2.150 ; Rise       ; CLK             ;
;  MRAM_A[1]    ; CLK        ; 2.178 ; 2.178 ; Rise       ; CLK             ;
;  MRAM_A[2]    ; CLK        ; 2.087 ; 2.087 ; Rise       ; CLK             ;
;  MRAM_A[3]    ; CLK        ; 2.099 ; 2.099 ; Rise       ; CLK             ;
;  MRAM_A[4]    ; CLK        ; 1.972 ; 1.972 ; Rise       ; CLK             ;
;  MRAM_A[5]    ; CLK        ; 2.308 ; 2.308 ; Rise       ; CLK             ;
;  MRAM_A[6]    ; CLK        ; 2.312 ; 2.312 ; Rise       ; CLK             ;
;  MRAM_A[7]    ; CLK        ; 2.300 ; 2.300 ; Rise       ; CLK             ;
;  MRAM_A[8]    ; CLK        ; 2.319 ; 2.319 ; Rise       ; CLK             ;
;  MRAM_A[9]    ; CLK        ; 2.316 ; 2.316 ; Rise       ; CLK             ;
;  MRAM_A[10]   ; CLK        ; 2.422 ; 2.422 ; Rise       ; CLK             ;
;  MRAM_A[11]   ; CLK        ; 2.184 ; 2.184 ; Rise       ; CLK             ;
;  MRAM_A[12]   ; CLK        ; 2.386 ; 2.386 ; Rise       ; CLK             ;
;  MRAM_A[13]   ; CLK        ; 2.298 ; 2.298 ; Rise       ; CLK             ;
; MRAM_D[*]     ; CLK        ; 1.885 ; 1.885 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 1.905 ; 1.905 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 1.911 ; 1.911 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 1.905 ; 1.905 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 1.885 ; 1.885 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 1.886 ; 1.886 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 2.106 ; 2.106 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 2.140 ; 2.140 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 2.129 ; 2.129 ; Rise       ; CLK             ;
;  MRAM_D[8]    ; CLK        ; 2.347 ; 2.347 ; Rise       ; CLK             ;
;  MRAM_D[9]    ; CLK        ; 2.259 ; 2.259 ; Rise       ; CLK             ;
;  MRAM_D[10]   ; CLK        ; 2.322 ; 2.322 ; Rise       ; CLK             ;
;  MRAM_D[11]   ; CLK        ; 1.996 ; 1.996 ; Rise       ; CLK             ;
;  MRAM_D[12]   ; CLK        ; 2.451 ; 2.451 ; Rise       ; CLK             ;
;  MRAM_D[13]   ; CLK        ; 2.105 ; 2.105 ; Rise       ; CLK             ;
;  MRAM_D[14]   ; CLK        ; 1.957 ; 1.957 ; Rise       ; CLK             ;
;  MRAM_D[15]   ; CLK        ; 2.120 ; 2.120 ; Rise       ; CLK             ;
; MRAM_EN       ; CLK        ; 2.005 ; 2.005 ; Rise       ; CLK             ;
; MRAM_LOWER_EN ; CLK        ; 2.234 ; 2.234 ; Rise       ; CLK             ;
; MRAM_UPPER_EN ; CLK        ; 2.234 ; 2.234 ; Rise       ; CLK             ;
; MRAM_WRITE_EN ; CLK        ; 2.248 ; 2.248 ; Rise       ; CLK             ;
; SPI_CS        ; CLK        ; 2.517 ; 2.517 ; Rise       ; CLK             ;
; UART_TX       ; CLK        ; 2.093 ; 2.093 ; Rise       ; CLK             ;
; ADC_CLK       ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; ADC_DCLKA               ; CLK                     ; 13       ; 13       ; 0        ; 0        ;
; CLK                     ; CLK                     ; 3017     ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CLK                     ; 238287   ; 0        ; 0        ; 0        ;
; PLL_CLK2                ; CLK                     ; 1        ; 1        ; 0        ; 0        ;
; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 472      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; ADC_DCLKA               ; CLK                     ; 13       ; 13       ; 0        ; 0        ;
; CLK                     ; CLK                     ; 3017     ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CLK                     ; 238287   ; 0        ; 0        ; 0        ;
; PLL_CLK2                ; CLK                     ; 1        ; 1        ; 0        ; 0        ;
; CLK                     ; CORR_BUFFER_UPDATE_CLK0 ; 8        ; 0        ; 0        ; 0        ;
; CORR_BUFFER_UPDATE_CLK0 ; CORR_BUFFER_UPDATE_CLK0 ; 472      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 41    ; 41   ;
; Unconstrained Output Port Paths ; 54    ; 54   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 18 16:10:09 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(9): this_read_adc_manager|MRAM_WRITE_DATA|sclr could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(9): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK1 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|sclr}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(10): this_read_adc_manager|MRAM_WRITE_DATA|clk could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(10): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK2 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|clk}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(11): this_read_adc_manager|MRAM_WRITE_DATA|datain could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK3 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|datain}]
Warning (332174): Ignored filter at Uni_Projektas.sdc(12): this_read_adc_manager|MRAM_WRITE_DATA|regout could not be matched with a pin
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(12): Argument <targets> is an empty collection
    Info (332050): create_clock -name MRAM_WRITE_DATA_CLK4 -period 100.000 [get_pins {this_read_adc_manager|MRAM_WRITE_DATA|regout}]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.233
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.233         0.000 CLK 
    Info (332119):    14.690         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
    Info (332119):     0.739         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.091
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.091         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    16.000         0.000 ADC_CLK 
    Info (332119):    17.223         0.000 ADC_DCLKA 
    Info (332119):    46.933         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pl|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 5.496
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.496         0.000 CLK 
    Info (332119):    15.337         0.000 CORR_BUFFER_UPDATE_CLK0 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.281
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.281        -2.281 CLK 
    Info (332119):     0.238         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.333         0.000 PLL_CLK0 
    Info (332119):     3.333         0.000 PLL_CLK2 
    Info (332119):     7.873         0.000 CLK 
    Info (332119):    17.223         0.000 ADC_CLK 
    Info (332119):    17.778         0.000 ADC_DCLKA 
    Info (332119):    47.873         0.000 CORR_BUFFER_UPDATE_CLK0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4548 megabytes
    Info: Processing ended: Thu May 18 16:10:10 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


