Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  7 14:58:41 2025
| Host         : AuraLios_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 225 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.709     -592.968                    982                 2212        0.257        0.000                      0                 2212        4.500        0.000                       0                  1164  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.709     -592.968                    982                 2212        0.257        0.000                      0                 2212        4.500        0.000                       0                  1164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          982  Failing Endpoints,  Worst Slack       -1.709ns,  Total Violation     -592.968ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/out_ZF_OF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        6.765ns  (logic 1.553ns (22.957%)  route 5.212ns (77.043%))
  Logic Levels:           9  (LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 13.801 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 9.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.370     9.071    PC_init/CLK
    SLICE_X11Y108        FDRE                                         r  PC_init/Inst_code_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.384     9.455 r  PC_init/Inst_code_reg[31]/Q
                         net (fo=7, routed)           0.680    10.135    PC_init/Q[31]
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.105    10.240 r  PC_init/i__carry_i_27/O
                         net (fo=64, routed)          0.586    10.826    regs_alu/rt_imm_s
    SLICE_X9Y108         LUT5 (Prop_lut5_I4_O)        0.105    10.931 f  regs_alu/i__carry_i_14/O
                         net (fo=10, routed)          0.843    11.774    regs_alu/ALU_B[3]
    SLICE_X12Y114        LUT5 (Prop_lut5_I2_O)        0.105    11.879 f  regs_alu/REG_Files[0][26]_i_6/O
                         net (fo=4, routed)           0.701    12.580    regs_alu/REG_Files[0][26]_i_6_n_0
    SLICE_X12Y116        LUT6 (Prop_lut6_I0_O)        0.105    12.685 f  regs_alu/REG_Files[0][26]_i_5/O
                         net (fo=2, routed)           0.518    13.202    regs_alu/REG_Files[0][26]_i_5_n_0
    SLICE_X13Y116        LUT4 (Prop_lut4_I1_O)        0.105    13.307 f  regs_alu/REG_Files[0][25]_i_4/O
                         net (fo=1, routed)           0.310    13.617    regs_alu/ALU_1/data7[7]
    SLICE_X13Y117        LUT5 (Prop_lut5_I0_O)        0.105    13.722 f  regs_alu/ALU_1/REG_Files[0][25]_i_3/O
                         net (fo=1, routed)           0.000    13.722    PC_init/REG_Files_reg[0][25]
    SLICE_X13Y117        MUXF7 (Prop_muxf7_I1_O)      0.182    13.904 f  PC_init/REG_Files_reg[0][25]_i_1/O
                         net (fo=34, routed)          1.036    14.941    PC_init/Inst_code_reg[31]_3[19]
    SLICE_X10Y113        LUT4 (Prop_lut4_I3_O)        0.252    15.193 f  PC_init/out_ZF_OF[0]_i_4/O
                         net (fo=1, routed)           0.538    15.731    PC_init/out_ZF_OF[0]_i_4_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I2_O)        0.105    15.836 r  PC_init/out_ZF_OF[0]_i_1/O
                         net (fo=1, routed)           0.000    15.836    regs_alu/out_ZF_OF_reg[0]_0
    SLICE_X6Y114         FDRE                                         r  regs_alu/out_ZF_OF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.324    13.801    regs_alu/CLK
    SLICE_X6Y114         FDRE                                         r  regs_alu/out_ZF_OF_reg[0]/C
                         clock pessimism              0.289    14.090    
                         clock uncertainty           -0.035    14.054    
    SLICE_X6Y114         FDRE (Setup_fdre_C_D)        0.072    14.126    regs_alu/out_ZF_OF_reg[0]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                         -15.836    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        6.644ns  (logic 2.202ns (33.143%)  route 4.442ns (66.856%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 13.735 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 9.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.370     9.071    PC_init/CLK
    SLICE_X11Y108        FDRE                                         r  PC_init/Inst_code_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.384     9.455 r  PC_init/Inst_code_reg[31]/Q
                         net (fo=7, routed)           0.680    10.135    PC_init/Q[31]
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.105    10.240 r  PC_init/i__carry_i_27/O
                         net (fo=64, routed)          0.586    10.826    regs_alu/rt_imm_s
    SLICE_X9Y108         LUT5 (Prop_lut5_I4_O)        0.105    10.931 r  regs_alu/i__carry_i_14/O
                         net (fo=10, routed)          0.761    11.691    regs_alu/ALU_B[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I1_O)        0.105    11.796 r  regs_alu/i__carry_i_7/O
                         net (fo=1, routed)           0.000    11.796    regs_alu/ALU_1/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.253 r  regs_alu/ALU_1/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    regs_alu/ALU_1/F0_inferred__5/i__carry_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.351 r  regs_alu/ALU_1/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    regs_alu/ALU_1/F0_inferred__5/i__carry__0_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.449 r  regs_alu/ALU_1/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.449    regs_alu/ALU_1/F0_inferred__5/i__carry__1_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.547 r  regs_alu/ALU_1/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.591    13.138    regs_alu/ALU_1/data6
    SLICE_X7Y117         LUT6 (Prop_lut6_I3_O)        0.105    13.243 r  regs_alu/ALU_1/REG_Files[0][0]_i_3/O
                         net (fo=1, routed)           0.000    13.243    PC_init/REG_Files_reg[0][0]
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I1_O)      0.182    13.425 r  PC_init/REG_Files_reg[0][0]_i_1/O
                         net (fo=67, routed)          1.272    14.698    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/A0
    SLICE_X10Y114        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252    14.950 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/O
                         net (fo=1, routed)           0.347    15.297    PC_init/spo[0]
    SLICE_X11Y113        LUT6 (Prop_lut6_I0_O)        0.105    15.402 r  PC_init/display_data[0]_i_2/O
                         net (fo=1, routed)           0.205    15.607    PC_init/display_data[0]_i_2_n_0
    SLICE_X11Y113        LUT5 (Prop_lut5_I0_O)        0.108    15.715 r  PC_init/display_data[0]_i_1/O
                         net (fo=1, routed)           0.000    15.715    PC_init_n_71
    SLICE_X11Y113        FDRE                                         r  display_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.258    13.735    clk_IBUF_BUFG
    SLICE_X11Y113        FDRE                                         r  display_data_reg[0]/C
                         clock pessimism              0.306    14.041    
                         clock uncertainty           -0.035    14.005    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)        0.069    14.074    display_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 -1.640    

Slack (VIOLATED) :        -1.503ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        6.467ns  (logic 2.094ns (32.378%)  route 4.373ns (67.622%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 13.733 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 9.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.370     9.071    PC_init/CLK
    SLICE_X11Y108        FDRE                                         r  PC_init/Inst_code_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.384     9.455 r  PC_init/Inst_code_reg[31]/Q
                         net (fo=7, routed)           0.680    10.135    PC_init/Q[31]
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.105    10.240 r  PC_init/i__carry_i_27/O
                         net (fo=64, routed)          0.586    10.826    regs_alu/rt_imm_s
    SLICE_X9Y108         LUT5 (Prop_lut5_I4_O)        0.105    10.931 r  regs_alu/i__carry_i_14/O
                         net (fo=10, routed)          0.761    11.691    regs_alu/ALU_B[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I1_O)        0.105    11.796 r  regs_alu/i__carry_i_7/O
                         net (fo=1, routed)           0.000    11.796    regs_alu/ALU_1/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.253 r  regs_alu/ALU_1/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    regs_alu/ALU_1/F0_inferred__5/i__carry_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.351 r  regs_alu/ALU_1/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    regs_alu/ALU_1/F0_inferred__5/i__carry__0_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.449 r  regs_alu/ALU_1/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.449    regs_alu/ALU_1/F0_inferred__5/i__carry__1_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.547 r  regs_alu/ALU_1/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.591    13.138    regs_alu/ALU_1/data6
    SLICE_X7Y117         LUT6 (Prop_lut6_I3_O)        0.105    13.243 r  regs_alu/ALU_1/REG_Files[0][0]_i_3/O
                         net (fo=1, routed)           0.000    13.243    PC_init/REG_Files_reg[0][0]
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I1_O)      0.182    13.425 r  PC_init/REG_Files_reg[0][0]_i_1/O
                         net (fo=67, routed)          1.301    14.727    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/A0
    SLICE_X10Y115        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252    14.979 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_28_28/SP/O
                         net (fo=1, routed)           0.455    15.433    PC_init/spo[28]
    SLICE_X11Y115        LUT6 (Prop_lut6_I2_O)        0.105    15.538 r  PC_init/display_data[28]_i_1/O
                         net (fo=1, routed)           0.000    15.538    PC_init_n_43
    SLICE_X11Y115        FDRE                                         r  display_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.256    13.733    clk_IBUF_BUFG
    SLICE_X11Y115        FDRE                                         r  display_data_reg[28]/C
                         clock pessimism              0.306    14.039    
                         clock uncertainty           -0.035    14.003    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)        0.032    14.035    display_data_reg[28]
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                         -15.538    
  -------------------------------------------------------------------
                         slack                                 -1.503    

Slack (VIOLATED) :        -1.493ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        6.505ns  (logic 2.031ns (31.224%)  route 4.474ns (68.776%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 13.798 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 9.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.370     9.071    PC_init/CLK
    SLICE_X11Y108        FDRE                                         r  PC_init/Inst_code_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.384     9.455 r  PC_init/Inst_code_reg[31]/Q
                         net (fo=7, routed)           0.680    10.135    PC_init/Q[31]
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.105    10.240 r  PC_init/i__carry_i_27/O
                         net (fo=64, routed)          0.586    10.826    regs_alu/rt_imm_s
    SLICE_X9Y108         LUT5 (Prop_lut5_I4_O)        0.105    10.931 r  regs_alu/i__carry_i_14/O
                         net (fo=10, routed)          0.761    11.691    regs_alu/ALU_B[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I1_O)        0.105    11.796 r  regs_alu/i__carry_i_7/O
                         net (fo=1, routed)           0.000    11.796    regs_alu/ALU_1/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.253 r  regs_alu/ALU_1/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    regs_alu/ALU_1/F0_inferred__5/i__carry_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.351 r  regs_alu/ALU_1/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    regs_alu/ALU_1/F0_inferred__5/i__carry__0_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.449 r  regs_alu/ALU_1/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.449    regs_alu/ALU_1/F0_inferred__5/i__carry__1_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.547 r  regs_alu/ALU_1/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.591    13.138    regs_alu/ALU_1/data6
    SLICE_X7Y117         LUT6 (Prop_lut6_I3_O)        0.105    13.243 r  regs_alu/ALU_1/REG_Files[0][0]_i_3/O
                         net (fo=1, routed)           0.000    13.243    PC_init/REG_Files_reg[0][0]
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I1_O)      0.182    13.425 r  PC_init/REG_Files_reg[0][0]_i_1/O
                         net (fo=67, routed)          1.187    14.613    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_26_26/A0
    SLICE_X10Y118        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.189    14.802 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_26_26/SP/O
                         net (fo=1, routed)           0.669    15.471    PC_init/spo[26]
    SLICE_X7Y118         LUT6 (Prop_lut6_I2_O)        0.105    15.576 r  PC_init/display_data[26]_i_1/O
                         net (fo=1, routed)           0.000    15.576    PC_init_n_45
    SLICE_X7Y118         FDRE                                         r  display_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.321    13.798    clk_IBUF_BUFG
    SLICE_X7Y118         FDRE                                         r  display_data_reg[26]/C
                         clock pessimism              0.289    14.087    
                         clock uncertainty           -0.035    14.051    
    SLICE_X7Y118         FDRE (Setup_fdre_C_D)        0.032    14.083    display_data_reg[26]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                 -1.493    

Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        6.434ns  (logic 2.068ns (32.146%)  route 4.366ns (67.855%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 13.732 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 9.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.370     9.071    PC_init/CLK
    SLICE_X11Y108        FDRE                                         r  PC_init/Inst_code_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.384     9.455 r  PC_init/Inst_code_reg[31]/Q
                         net (fo=7, routed)           0.680    10.135    PC_init/Q[31]
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.105    10.240 r  PC_init/i__carry_i_27/O
                         net (fo=64, routed)          0.586    10.826    regs_alu/rt_imm_s
    SLICE_X9Y108         LUT5 (Prop_lut5_I4_O)        0.105    10.931 r  regs_alu/i__carry_i_14/O
                         net (fo=10, routed)          0.761    11.691    regs_alu/ALU_B[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I1_O)        0.105    11.796 r  regs_alu/i__carry_i_7/O
                         net (fo=1, routed)           0.000    11.796    regs_alu/ALU_1/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.253 r  regs_alu/ALU_1/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    regs_alu/ALU_1/F0_inferred__5/i__carry_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.351 r  regs_alu/ALU_1/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    regs_alu/ALU_1/F0_inferred__5/i__carry__0_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.449 r  regs_alu/ALU_1/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.449    regs_alu/ALU_1/F0_inferred__5/i__carry__1_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.547 r  regs_alu/ALU_1/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.591    13.138    regs_alu/ALU_1/data6
    SLICE_X7Y117         LUT6 (Prop_lut6_I3_O)        0.105    13.243 r  regs_alu/ALU_1/REG_Files[0][0]_i_3/O
                         net (fo=1, routed)           0.000    13.243    PC_init/REG_Files_reg[0][0]
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I1_O)      0.182    13.425 r  PC_init/REG_Files_reg[0][0]_i_1/O
                         net (fo=67, routed)          1.151    14.577    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/A0
    SLICE_X10Y116        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.226    14.803 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_22_22/SP/O
                         net (fo=1, routed)           0.597    15.400    PC_init/spo[22]
    SLICE_X11Y117        LUT6 (Prop_lut6_I2_O)        0.105    15.505 r  PC_init/display_data[22]_i_1/O
                         net (fo=1, routed)           0.000    15.505    PC_init_n_49
    SLICE_X11Y117        FDRE                                         r  display_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.255    13.732    clk_IBUF_BUFG
    SLICE_X11Y117        FDRE                                         r  display_data_reg[22]/C
                         clock pessimism              0.306    14.038    
                         clock uncertainty           -0.035    14.002    
    SLICE_X11Y117        FDRE (Setup_fdre_C_D)        0.032    14.034    display_data_reg[22]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -15.505    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (VIOLATED) :        -1.453ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        6.415ns  (logic 2.068ns (32.241%)  route 4.347ns (67.759%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 13.733 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 9.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.370     9.071    PC_init/CLK
    SLICE_X11Y108        FDRE                                         r  PC_init/Inst_code_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.384     9.455 r  PC_init/Inst_code_reg[31]/Q
                         net (fo=7, routed)           0.680    10.135    PC_init/Q[31]
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.105    10.240 r  PC_init/i__carry_i_27/O
                         net (fo=64, routed)          0.586    10.826    regs_alu/rt_imm_s
    SLICE_X9Y108         LUT5 (Prop_lut5_I4_O)        0.105    10.931 r  regs_alu/i__carry_i_14/O
                         net (fo=10, routed)          0.761    11.691    regs_alu/ALU_B[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I1_O)        0.105    11.796 r  regs_alu/i__carry_i_7/O
                         net (fo=1, routed)           0.000    11.796    regs_alu/ALU_1/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.253 r  regs_alu/ALU_1/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    regs_alu/ALU_1/F0_inferred__5/i__carry_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.351 r  regs_alu/ALU_1/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    regs_alu/ALU_1/F0_inferred__5/i__carry__0_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.449 r  regs_alu/ALU_1/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.449    regs_alu/ALU_1/F0_inferred__5/i__carry__1_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.547 r  regs_alu/ALU_1/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.591    13.138    regs_alu/ALU_1/data6
    SLICE_X7Y117         LUT6 (Prop_lut6_I3_O)        0.105    13.243 r  regs_alu/ALU_1/REG_Files[0][0]_i_3/O
                         net (fo=1, routed)           0.000    13.243    PC_init/REG_Files_reg[0][0]
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I1_O)      0.182    13.425 r  PC_init/REG_Files_reg[0][0]_i_1/O
                         net (fo=67, routed)          1.272    14.698    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/A0
    SLICE_X10Y114        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.226    14.924 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/O
                         net (fo=1, routed)           0.457    15.381    PC_init/spo[11]
    SLICE_X11Y115        LUT6 (Prop_lut6_I2_O)        0.105    15.486 r  PC_init/display_data[11]_i_1/O
                         net (fo=1, routed)           0.000    15.486    PC_init_n_60
    SLICE_X11Y115        FDRE                                         r  display_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.256    13.733    clk_IBUF_BUFG
    SLICE_X11Y115        FDRE                                         r  display_data_reg[11]/C
                         clock pessimism              0.306    14.039    
                         clock uncertainty           -0.035    14.003    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)        0.030    14.033    display_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.033    
                         arrival time                         -15.486    
  -------------------------------------------------------------------
                         slack                                 -1.453    

Slack (VIOLATED) :        -1.393ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        6.354ns  (logic 2.094ns (32.957%)  route 4.260ns (67.043%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.731ns = ( 13.731 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 9.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.370     9.071    PC_init/CLK
    SLICE_X11Y108        FDRE                                         r  PC_init/Inst_code_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.384     9.455 r  PC_init/Inst_code_reg[31]/Q
                         net (fo=7, routed)           0.680    10.135    PC_init/Q[31]
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.105    10.240 r  PC_init/i__carry_i_27/O
                         net (fo=64, routed)          0.586    10.826    regs_alu/rt_imm_s
    SLICE_X9Y108         LUT5 (Prop_lut5_I4_O)        0.105    10.931 r  regs_alu/i__carry_i_14/O
                         net (fo=10, routed)          0.761    11.691    regs_alu/ALU_B[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I1_O)        0.105    11.796 r  regs_alu/i__carry_i_7/O
                         net (fo=1, routed)           0.000    11.796    regs_alu/ALU_1/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.253 r  regs_alu/ALU_1/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    regs_alu/ALU_1/F0_inferred__5/i__carry_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.351 r  regs_alu/ALU_1/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    regs_alu/ALU_1/F0_inferred__5/i__carry__0_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.449 r  regs_alu/ALU_1/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.449    regs_alu/ALU_1/F0_inferred__5/i__carry__1_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.547 r  regs_alu/ALU_1/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.591    13.138    regs_alu/ALU_1/data6
    SLICE_X7Y117         LUT6 (Prop_lut6_I3_O)        0.105    13.243 r  regs_alu/ALU_1/REG_Files[0][0]_i_3/O
                         net (fo=1, routed)           0.000    13.243    PC_init/REG_Files_reg[0][0]
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I1_O)      0.182    13.425 r  PC_init/REG_Files_reg[0][0]_i_1/O
                         net (fo=67, routed)          1.187    14.613    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/A0
    SLICE_X10Y118        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252    14.865 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_24_24/SP/O
                         net (fo=1, routed)           0.455    15.319    PC_init/spo[24]
    SLICE_X11Y118        LUT6 (Prop_lut6_I2_O)        0.105    15.424 r  PC_init/display_data[24]_i_1/O
                         net (fo=1, routed)           0.000    15.424    PC_init_n_47
    SLICE_X11Y118        FDRE                                         r  display_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.254    13.731    clk_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  display_data_reg[24]/C
                         clock pessimism              0.306    14.037    
                         clock uncertainty           -0.035    14.001    
    SLICE_X11Y118        FDRE (Setup_fdre_C_D)        0.030    14.031    display_data_reg[24]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                         -15.424    
  -------------------------------------------------------------------
                         slack                                 -1.393    

Slack (VIOLATED) :        -1.379ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        6.342ns  (logic 2.080ns (32.795%)  route 4.262ns (67.205%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.731ns = ( 13.731 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 9.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.370     9.071    PC_init/CLK
    SLICE_X11Y108        FDRE                                         r  PC_init/Inst_code_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.384     9.455 r  PC_init/Inst_code_reg[31]/Q
                         net (fo=7, routed)           0.680    10.135    PC_init/Q[31]
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.105    10.240 r  PC_init/i__carry_i_27/O
                         net (fo=64, routed)          0.586    10.826    regs_alu/rt_imm_s
    SLICE_X9Y108         LUT5 (Prop_lut5_I4_O)        0.105    10.931 r  regs_alu/i__carry_i_14/O
                         net (fo=10, routed)          0.761    11.691    regs_alu/ALU_B[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I1_O)        0.105    11.796 r  regs_alu/i__carry_i_7/O
                         net (fo=1, routed)           0.000    11.796    regs_alu/ALU_1/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.253 r  regs_alu/ALU_1/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    regs_alu/ALU_1/F0_inferred__5/i__carry_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.351 r  regs_alu/ALU_1/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    regs_alu/ALU_1/F0_inferred__5/i__carry__0_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.449 r  regs_alu/ALU_1/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.449    regs_alu/ALU_1/F0_inferred__5/i__carry__1_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.547 r  regs_alu/ALU_1/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.591    13.138    regs_alu/ALU_1/data6
    SLICE_X7Y117         LUT6 (Prop_lut6_I3_O)        0.105    13.243 r  regs_alu/ALU_1/REG_Files[0][0]_i_3/O
                         net (fo=1, routed)           0.000    13.243    PC_init/REG_Files_reg[0][0]
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I1_O)      0.182    13.425 r  PC_init/REG_Files_reg[0][0]_i_1/O
                         net (fo=67, routed)          1.301    14.727    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_30_30/A0
    SLICE_X10Y115        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.238    14.965 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_30_30/SP/O
                         net (fo=1, routed)           0.344    15.308    PC_init/spo[30]
    SLICE_X11Y118        LUT6 (Prop_lut6_I2_O)        0.105    15.413 r  PC_init/display_data[30]_i_1/O
                         net (fo=1, routed)           0.000    15.413    PC_init_n_41
    SLICE_X11Y118        FDRE                                         r  display_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.254    13.731    clk_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  display_data_reg[30]/C
                         clock pessimism              0.306    14.037    
                         clock uncertainty           -0.035    14.001    
    SLICE_X11Y118        FDRE (Setup_fdre_C_D)        0.033    14.034    display_data_reg[30]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -15.413    
  -------------------------------------------------------------------
                         slack                                 -1.379    

Slack (VIOLATED) :        -1.372ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        6.338ns  (logic 1.931ns (30.462%)  route 4.407ns (69.538%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 13.733 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 9.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.370     9.071    PC_init/CLK
    SLICE_X11Y108        FDRE                                         r  PC_init/Inst_code_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.384     9.455 r  PC_init/Inst_code_reg[31]/Q
                         net (fo=7, routed)           0.680    10.135    PC_init/Q[31]
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.105    10.240 r  PC_init/i__carry_i_27/O
                         net (fo=64, routed)          0.586    10.826    regs_alu/rt_imm_s
    SLICE_X9Y108         LUT5 (Prop_lut5_I4_O)        0.105    10.931 r  regs_alu/i__carry_i_14/O
                         net (fo=10, routed)          0.761    11.691    regs_alu/ALU_B[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I1_O)        0.105    11.796 r  regs_alu/i__carry_i_7/O
                         net (fo=1, routed)           0.000    11.796    regs_alu/ALU_1/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.253 r  regs_alu/ALU_1/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    regs_alu/ALU_1/F0_inferred__5/i__carry_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.351 r  regs_alu/ALU_1/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    regs_alu/ALU_1/F0_inferred__5/i__carry__0_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.449 r  regs_alu/ALU_1/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.449    regs_alu/ALU_1/F0_inferred__5/i__carry__1_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.547 r  regs_alu/ALU_1/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.591    13.138    regs_alu/ALU_1/data6
    SLICE_X7Y117         LUT6 (Prop_lut6_I3_O)        0.105    13.243 r  regs_alu/ALU_1/REG_Files[0][0]_i_3/O
                         net (fo=1, routed)           0.000    13.243    PC_init/REG_Files_reg[0][0]
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I1_O)      0.182    13.425 r  PC_init/REG_Files_reg[0][0]_i_1/O
                         net (fo=67, routed)          1.301    14.727    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/A0
    SLICE_X10Y115        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.089    14.815 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.488    15.304    PC_init/spo[2]
    SLICE_X11Y115        LUT6 (Prop_lut6_I2_O)        0.105    15.409 r  PC_init/display_data[2]_i_1/O
                         net (fo=1, routed)           0.000    15.409    PC_init_n_69
    SLICE_X11Y115        FDRE                                         r  display_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.256    13.733    clk_IBUF_BUFG
    SLICE_X11Y115        FDRE                                         r  display_data_reg[2]/C
                         clock pessimism              0.306    14.039    
                         clock uncertainty           -0.035    14.003    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)        0.033    14.036    display_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.036    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -1.372    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        6.315ns  (logic 2.077ns (32.895%)  route 4.238ns (67.105%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 13.735 - 10.000 ) 
    Source Clock Delay      (SCD):    4.071ns = ( 9.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.370     9.071    PC_init/CLK
    SLICE_X11Y108        FDRE                                         r  PC_init/Inst_code_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.384     9.455 r  PC_init/Inst_code_reg[31]/Q
                         net (fo=7, routed)           0.680    10.135    PC_init/Q[31]
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.105    10.240 r  PC_init/i__carry_i_27/O
                         net (fo=64, routed)          0.586    10.826    regs_alu/rt_imm_s
    SLICE_X9Y108         LUT5 (Prop_lut5_I4_O)        0.105    10.931 r  regs_alu/i__carry_i_14/O
                         net (fo=10, routed)          0.761    11.691    regs_alu/ALU_B[3]
    SLICE_X7Y113         LUT4 (Prop_lut4_I1_O)        0.105    11.796 r  regs_alu/i__carry_i_7/O
                         net (fo=1, routed)           0.000    11.796    regs_alu/ALU_1/S[1]
    SLICE_X7Y113         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.253 r  regs_alu/ALU_1/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.253    regs_alu/ALU_1/F0_inferred__5/i__carry_n_0
    SLICE_X7Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.351 r  regs_alu/ALU_1/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.351    regs_alu/ALU_1/F0_inferred__5/i__carry__0_n_0
    SLICE_X7Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.449 r  regs_alu/ALU_1/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.449    regs_alu/ALU_1/F0_inferred__5/i__carry__1_n_0
    SLICE_X7Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.547 r  regs_alu/ALU_1/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.591    13.138    regs_alu/ALU_1/data6
    SLICE_X7Y117         LUT6 (Prop_lut6_I3_O)        0.105    13.243 r  regs_alu/ALU_1/REG_Files[0][0]_i_3/O
                         net (fo=1, routed)           0.000    13.243    PC_init/REG_Files_reg[0][0]
    SLICE_X7Y117         MUXF7 (Prop_muxf7_I1_O)      0.182    13.425 r  PC_init/REG_Files_reg[0][0]_i_1/O
                         net (fo=67, routed)          1.272    14.698    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/A0
    SLICE_X10Y114        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.235    14.933 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=1, routed)           0.348    15.281    PC_init/spo[10]
    SLICE_X11Y113        LUT6 (Prop_lut6_I2_O)        0.105    15.386 r  PC_init/display_data[10]_i_1/O
                         net (fo=1, routed)           0.000    15.386    PC_init_n_61
    SLICE_X11Y113        FDRE                                         r  display_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        1.258    13.735    clk_IBUF_BUFG
    SLICE_X11Y113        FDRE                                         r  display_data_reg[10]/C
                         clock pessimism              0.306    14.041    
                         clock uncertainty           -0.035    14.005    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)        0.032    14.037    display_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -15.386    
  -------------------------------------------------------------------
                         slack                                 -1.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 o_val_display/which_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_val_display/which_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.371ns  (logic 0.188ns (50.689%)  route 0.183ns (49.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 6.972 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 6.455 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     5.199 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.870 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.586     6.455    o_val_display/CLK
    SLICE_X1Y123         FDRE                                         r  o_val_display/which_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.146     6.601 r  o_val_display/which_reg[1]/Q
                         net (fo=11, routed)          0.183     6.784    o_val_display/which_OBUF[1]
    SLICE_X1Y123         LUT4 (Prop_lut4_I1_O)        0.042     6.826 r  o_val_display/which[2]_i_1/O
                         net (fo=1, routed)           0.000     6.826    o_val_display/which[2]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  o_val_display/which_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     5.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.116 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.855     6.972    o_val_display/CLK
    SLICE_X1Y123         FDRE                                         r  o_val_display/which_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.455    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.114     6.569    o_val_display/which_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.569    
                         arrival time                           6.826    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 regs_alu/out_ZF_OF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/out_ZF_OF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.593     1.462    regs_alu/CLK
    SLICE_X5Y114         FDRE                                         r  regs_alu/out_ZF_OF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  regs_alu/out_ZF_OF_reg[1]/Q
                         net (fo=2, routed)           0.167     1.770    regs_alu/ALU_1/out_ZF_OF[0]
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  regs_alu/ALU_1/out_ZF_OF[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    regs_alu/ALU_1_n_32
    SLICE_X5Y114         FDRE                                         r  regs_alu/out_ZF_OF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.862     1.979    regs_alu/CLK
    SLICE_X5Y114         FDRE                                         r  regs_alu/out_ZF_OF_reg[1]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.091     1.553    regs_alu/out_ZF_OF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 regs_alu/out_ZF_OF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs_alu/out_ZF_OF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.593     1.462    regs_alu/CLK
    SLICE_X6Y114         FDRE                                         r  regs_alu/out_ZF_OF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  regs_alu/out_ZF_OF_reg[0]/Q
                         net (fo=2, routed)           0.174     1.800    PC_init/out_ZF_OF[0]
    SLICE_X6Y114         LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  PC_init/out_ZF_OF[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    regs_alu/out_ZF_OF_reg[0]_0
    SLICE_X6Y114         FDRE                                         r  regs_alu/out_ZF_OF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.862     1.979    regs_alu/CLK
    SLICE_X6Y114         FDRE                                         r  regs_alu/out_ZF_OF_reg[0]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.120     1.582    regs_alu/out_ZF_OF_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 o_val_display/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_val_display/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.589     1.458    o_val_display/CLK
    SLICE_X0Y129         FDRE                                         r  o_val_display/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  o_val_display/count_reg[10]/Q
                         net (fo=2, routed)           0.128     1.727    o_val_display/count_reg[10]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  o_val_display/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    o_val_display/count_reg[8]_i_1_n_5
    SLICE_X0Y129         FDRE                                         r  o_val_display/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.860     1.976    o_val_display/CLK
    SLICE_X0Y129         FDRE                                         r  o_val_display/count_reg[10]/C
                         clock pessimism             -0.517     1.458    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.105     1.563    o_val_display/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 o_val_display/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_val_display/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.590     1.459    o_val_display/CLK
    SLICE_X0Y130         FDRE                                         r  o_val_display/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  o_val_display/count_reg[14]/Q
                         net (fo=2, routed)           0.128     1.728    o_val_display/count_reg[14]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  o_val_display/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    o_val_display/count_reg[12]_i_1_n_5
    SLICE_X0Y130         FDRE                                         r  o_val_display/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.860     1.977    o_val_display/CLK
    SLICE_X0Y130         FDRE                                         r  o_val_display/count_reg[14]/C
                         clock pessimism             -0.517     1.459    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.105     1.564    o_val_display/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 o_val_display/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_val_display/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.588     1.457    o_val_display/CLK
    SLICE_X0Y128         FDRE                                         r  o_val_display/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  o_val_display/count_reg[6]/Q
                         net (fo=2, routed)           0.128     1.726    o_val_display/count_reg[6]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  o_val_display/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    o_val_display/count_reg[4]_i_1_n_5
    SLICE_X0Y128         FDRE                                         r  o_val_display/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.859     1.975    o_val_display/CLK
    SLICE_X0Y128         FDRE                                         r  o_val_display/count_reg[6]/C
                         clock pessimism             -0.517     1.457    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.105     1.562    o_val_display/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 o_val_display/which_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_val_display/which_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.191ns (51.084%)  route 0.183ns (48.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 6.972 - 5.000 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 6.455 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     5.199 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.870 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.586     6.455    o_val_display/CLK
    SLICE_X1Y123         FDRE                                         r  o_val_display/which_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.146     6.601 r  o_val_display/which_reg[1]/Q
                         net (fo=11, routed)          0.183     6.784    o_val_display/which_OBUF[1]
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.045     6.829 r  o_val_display/which[1]_i_1/O
                         net (fo=1, routed)           0.000     6.829    o_val_display/which[1]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  o_val_display/which_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     5.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.116 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.855     6.972    o_val_display/CLK
    SLICE_X1Y123         FDRE                                         r  o_val_display/which_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.455    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.098     6.553    o_val_display/which_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.553    
                         arrival time                           6.829    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 o_val_display/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_val_display/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.285ns (68.989%)  route 0.128ns (31.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.589     1.458    o_val_display/CLK
    SLICE_X0Y129         FDRE                                         r  o_val_display/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  o_val_display/count_reg[10]/Q
                         net (fo=2, routed)           0.128     1.727    o_val_display/count_reg[10]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.871 r  o_val_display/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    o_val_display/count_reg[8]_i_1_n_4
    SLICE_X0Y129         FDRE                                         r  o_val_display/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.860     1.976    o_val_display/CLK
    SLICE_X0Y129         FDRE                                         r  o_val_display/count_reg[11]/C
                         clock pessimism             -0.517     1.458    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.105     1.563    o_val_display/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 o_val_display/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_val_display/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.285ns (68.989%)  route 0.128ns (31.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.588     1.457    o_val_display/CLK
    SLICE_X0Y128         FDRE                                         r  o_val_display/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  o_val_display/count_reg[6]/Q
                         net (fo=2, routed)           0.128     1.726    o_val_display/count_reg[6]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.870 r  o_val_display/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    o_val_display/count_reg[4]_i_1_n_4
    SLICE_X0Y128         FDRE                                         r  o_val_display/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.859     1.975    o_val_display/CLK
    SLICE_X0Y128         FDRE                                         r  o_val_display/count_reg[7]/C
                         clock pessimism             -0.517     1.457    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.105     1.562    o_val_display/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 PC_init/PC_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_init/PC_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.458ns  (logic 0.282ns (61.549%)  route 0.176ns (38.451%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 6.956 - 5.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 6.438 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     5.199 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.870 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.569     6.438    PC_init/CLK
    SLICE_X8Y103         FDCE                                         r  PC_init/PC_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDCE (Prop_fdce_C_Q)         0.167     6.605 f  PC_init/PC_reg[2]/Q
                         net (fo=3, routed)           0.176     6.781    PC_init/PC_reg_n_0_[2]
    SLICE_X8Y103         LUT1 (Prop_lut1_I0_O)        0.045     6.826 r  PC_init/PC[2]_i_2/O
                         net (fo=1, routed)           0.000     6.826    PC_init/PC[2]_i_2_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     6.896 r  PC_init/PC_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.896    PC_init/PC_reg[2]_i_1_n_7
    SLICE_X8Y103         FDCE                                         r  PC_init/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     5.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.116 f  clk_IBUF_BUFG_inst/O
                         net (fo=1163, routed)        0.840     6.956    PC_init/CLK
    SLICE_X8Y103         FDCE                                         r  PC_init/PC_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.438    
    SLICE_X8Y103         FDCE (Hold_fdce_C_D)         0.138     6.576    PC_init/PC_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.576    
                         arrival time                           6.896    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y42    PC_init/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y42    PC_init/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y102   regs_alu/REG_Files_reg[10][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y102   regs_alu/REG_Files_reg[10][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y102   regs_alu/REG_Files_reg[10][5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y102   regs_alu/REG_Files_reg[10][6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y106    regs_alu/REG_Files_reg[10][7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y106    regs_alu/REG_Files_reg[10][8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y102   regs_alu/REG_Files_reg[10][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119    regs_alu/REG_Files_reg[28][19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y118    regs_alu/REG_Files_reg[31][29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y119    regs_alu/REG_Files_reg[16][18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119    regs_alu/REG_Files_reg[28][29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y119    regs_alu/REG_Files_reg[28][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y116    display_data_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y116    display_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y116    display_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y116    display_data_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y116    display_data_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y102   regs_alu/REG_Files_reg[10][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y102   regs_alu/REG_Files_reg[10][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y102   regs_alu/REG_Files_reg[10][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y102   regs_alu/REG_Files_reg[10][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y102   regs_alu/REG_Files_reg[10][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y102   regs_alu/REG_Files_reg[10][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y102   regs_alu/REG_Files_reg[10][6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y102   regs_alu/REG_Files_reg[10][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y102   regs_alu/REG_Files_reg[10][9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y102   regs_alu/REG_Files_reg[10][9]/C



