Analysis & Synthesis report for mu320
Tue Dec 03 23:15:06 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Dec 03 23:15:06 2013                ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; mu320                                            ;
; Top-level Entity Name              ; mu320                                            ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE75F23C7       ;                    ;
; Top-level entity name                                                      ; mu320              ; mu320              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Remove Duplicate Registers                                                 ; Off                ; On                 ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Auto Shift Register Replacement                                            ; Always             ; Auto               ;
; Auto RAM to Logic Cell Conversion                                          ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; On                 ; Off                ;
; SDC constraint protection                                                  ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 03 23:14:53 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mu320 -c mu320
Warning (125092): Tcl Script File mu320_cpu/synthesis/mu320_cpu.qip not found
    Info (125063): set_global_assignment -name QIP_FILE mu320_cpu/synthesis/mu320_cpu.qip
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/pps_cleaner.vhd
    Info (12022): Found design unit 1: pps_cleaner-pps_cleaner_RTL
    Info (12023): Found entity 1: pps_cleaner
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/variable_adjust.vhd
    Info (12022): Found design unit 1: variable_adjust-variable_adjust_RTL
    Info (12023): Found entity 1: variable_adjust
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync_verify/sync_verify.vhd
    Info (12022): Found design unit 1: sync_verify-sync_verify_struct
    Info (12023): Found entity 1: sync_verify
Info (12021): Found 3 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/synchronization_tb.vhd
    Info (12022): Found design unit 1: synchronization_tb-sync_tb
    Info (12022): Found design unit 2: synchronization_tb_sync_tb_cfg
    Info (12023): Found entity 1: synchronization_tb
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/synchronization.vhd
    Info (12022): Found design unit 1: synchronization-synchronization_structural
    Info (12023): Found entity 1: synchronization
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/pps_delay.vhd
    Info (12022): Found design unit 1: pps_delay-pps_delay_RTL
    Info (12023): Found entity 1: pps_delay
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/pos_edge_mealy.vhd
    Info (12022): Found design unit 1: pos_edge_mealy-mealy_arch
    Info (12023): Found entity 1: pos_edge_mealy
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/k_module.vhd
    Info (12022): Found design unit 1: k_module-ARQ1
    Info (12023): Found entity 1: k_module
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/k_controller_soc.vhd
    Info (12022): Found design unit 1: k_controller_soc-k_controller_RTL
    Info (12023): Found entity 1: k_controller_soc
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/k_calculator_soc.vhd
    Info (12022): Found design unit 1: k_calculator_soc-k_calculator_RTL
    Info (12023): Found entity 1: k_calculator_soc
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/frequency_meter.vhd
    Info (12022): Found design unit 1: frequency_meter-frequency_meter_RTL
    Info (12023): Found entity 1: frequency_meter
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/edge_calculator.vhd
    Info (12022): Found design unit 1: edge_calculator-edge_calculator_RTL
    Info (12023): Found entity 1: edge_calculator
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/divider.vhd
    Info (12022): Found design unit 1: divider-rd_RTL
    Info (12023): Found entity 1: divider
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/dco_soc.vhd
    Info (12022): Found design unit 1: dco_soc-dco_RTL
    Info (12023): Found entity 1: dco_soc
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sync/adpll_soc.vhd
    Info (12022): Found design unit 1: adpll_soc-adpll_RTL
    Info (12023): Found entity 1: adpll_soc
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sv_packet_processor/sv_packet_processor.vhd
    Info (12022): Found design unit 1: sv_packet_processor-sv_packet_processor_struct
    Info (12023): Found entity 1: sv_packet_processor
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/shuffler/shuffler.vhd
    Info (12022): Found design unit 1: shuffler-rtl
    Info (12023): Found entity 1: shuffler
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/shift_register/shift_register.vhd
    Info (12022): Found design unit 1: shift_register-shift_register_rtl
    Info (12023): Found entity 1: shift_register
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/sample_adjust/sample_adjust.vhd
    Info (12022): Found design unit 1: sample_adjust-sample_adjust_rtl
    Info (12023): Found entity 1: sample_adjust
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/reset_generator/reset_generator.vhd
    Info (12022): Found design unit 1: reset_generator-reset_generator_rtl
    Info (12023): Found entity 1: reset_generator
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/quality/quality.vhd
    Info (12022): Found design unit 1: quality-quality_rtl
    Info (12023): Found entity 1: quality
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/irig_decoder/irig_pulse_decoder.vhd
    Info (12022): Found design unit 1: irig_pulse_decoder-irig_pulse_decoder_RTL
    Info (12023): Found entity 1: irig_pulse_decoder
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/irig_decoder/irig_detector.vhd
    Info (12022): Found design unit 1: irig_detector-irig_detector_RTL
    Info (12023): Found entity 1: irig_detector
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/irig_decoder/irig_decoder.vhd
    Info (12022): Found design unit 1: irig_decoder-irig_decoder_RTL
    Info (12023): Found entity 1: irig_decoder
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/irig_decoder/get_irig_data.vhd
    Info (12022): Found design unit 1: get_irig_data-get_irig_data_RTL
    Info (12023): Found entity 1: get_irig_data
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/inter_eth/inter_eth.vhd
    Info (12022): Found design unit 1: inter_eth-inter_eth_struct
    Info (12023): Found entity 1: inter_eth
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/gain_registers/gain_registers.vhd
    Info (12022): Found design unit 1: gain_registers-rtl_gain_registers
    Info (12023): Found entity 1: gain_registers
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/edge_detector/edge_detector.vhd
    Info (12022): Found design unit 1: edge_detector-edge_detector_RTL
    Info (12023): Found entity 1: edge_detector
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/clk_divider/clk_divider.vhd
    Info (12022): Found design unit 1: clk_divider-clk_divider_RTL
    Info (12023): Found entity 1: clk_divider
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/backplane_leds/backplane_leds.vhd
    Info (12022): Found design unit 1: backplane_leds-backplane_leds_rtl
    Info (12023): Found entity 1: backplane_leds
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firserout.vhd
    Info (12022): Found design unit 1: FIRSerOut-FIRSerOut_rtl
    Info (12023): Found entity 1: FIRSerOut
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firsermac.vhd
    Info (12022): Found design unit 1: FIRSerMAC-FIRSerMAC_rtl
    Info (12023): Found entity 1: FIRSerMAC
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firserin.vhd
    Info (12022): Found design unit 1: FIRSerIn-FIRSerIn_rtl
    Info (12023): Found entity 1: FIRSerIn
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firserdataram.vhd
    Info (12022): Found design unit 1: FIRSerDataRAM-FIRSerDataRAM_rtl
    Info (12023): Found entity 1: FIRSerDataRAM
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firsercontrol.vhd
    Info (12022): Found design unit 1: FIRSerControl-FIRSerControl_rtl
    Info (12023): Found entity 1: FIRSerControl
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firsercoefrom.vhd
    Info (12022): Found design unit 1: FIRSerCoefROM-FIRSerCoefROM_rtl
    Info (12023): Found entity 1: FIRSerCoefROM
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/firser.vhd
    Info (12022): Found design unit 1: FIRSer-FIRSer_rtl
    Info (12023): Found entity 1: FIRSer
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/clk_divider_demux.vhd
    Info (12022): Found design unit 1: clk_divider_demux-clk_divider_RTL
    Info (12023): Found entity 1: clk_divider_demux
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/ad7401_controller.vhd
    Info (12022): Found design unit 1: ad7401_controller-ad7401_controller_rtl
    Info (12023): Found entity 1: ad7401_controller
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/acquisition/acquisition.vhd
    Info (12022): Found design unit 1: acquisition-acquisition_rtl
    Info (12023): Found entity 1: acquisition
Info (12021): Found 1 design units, including 0 entities, in source file /work/produtos/mu320/rtl/vhdl/mu320_constants.vhd
    Info (12022): Found design unit 1: mu320_constants
Info (12021): Found 2 design units, including 1 entities, in source file /work/produtos/mu320/rtl/vhdl/mu320.vhd
    Info (12022): Found design unit 1: mu320-mu320_struct
    Info (12023): Found entity 1: mu320
Info (12127): Elaborating entity "mu320" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at mu320.vhd(53): used implicit default value for signal "vc_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mu320.vhd(212): object "goose_available" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "led[3]" at mu320.vhd(49)
Warning (10873): Using initial value X (don't care) for net "led[0]" at mu320.vhd(49)
Info (12128): Elaborating entity "reset_generator" for hierarchy "reset_generator:reset_generator_inst"
Info (12128): Elaborating entity "synchronization" for hierarchy "synchronization:synchronization_2"
Info (12128): Elaborating entity "edge_detector" for hierarchy "synchronization:synchronization_2|edge_detector:edge_detector_inst1"
Info (12128): Elaborating entity "pps_cleaner" for hierarchy "synchronization:synchronization_2|pps_cleaner:pps_cleaner"
Warning (10036): Verilog HDL or VHDL warning at pps_cleaner.vhd(96): object "filter_jitter_condition_test" assigned a value but never read
Info (12128): Elaborating entity "pps_delay" for hierarchy "synchronization:synchronization_2|pps_delay:pps_delay_1"
Info (12128): Elaborating entity "pps_delay" for hierarchy "synchronization:synchronization_2|pps_delay:pps_delay_2"
Info (12128): Elaborating entity "adpll_soc" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst"
Info (12128): Elaborating entity "k_module" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|k_module:k_module_1"
Info (12128): Elaborating entity "frequency_meter" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|k_module:k_module_1|frequency_meter:frequency_meter_inst"
Info (12128): Elaborating entity "k_calculator_soc" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|k_module:k_module_1|k_calculator_soc:k_calculator_soc_1"
Info (12128): Elaborating entity "divider" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|k_module:k_module_1|k_calculator_soc:k_calculator_soc_1|divider:divider_1"
Info (12128): Elaborating entity "dco_soc" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|dco_soc:dco_inst"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|dco_soc:dco_inst|lpm_add_sub:U1"
Info (12130): Elaborated megafunction instantiation "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|dco_soc:dco_inst|lpm_add_sub:U1"
Info (12133): Instantiated megafunction "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|dco_soc:dco_inst|lpm_add_sub:U1" with the following parameter:
    Info (12134): Parameter "lpm_width" = "44"
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT = NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lte.tdf
    Info (12023): Found entity 1: add_sub_lte
Info (12128): Elaborating entity "add_sub_lte" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|dco_soc:dco_inst|lpm_add_sub:U1|add_sub_lte:auto_generated"
Info (12128): Elaborating entity "edge_calculator" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|edge_calculator:edge_calculator_1"
Info (12128): Elaborating entity "k_controller_soc" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|k_controller_soc:k_controller_soc_inst"
Info (12128): Elaborating entity "variable_adjust" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst|variable_adjust:variable_adjust_1"
Info (12128): Elaborating entity "adpll_soc" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst2"
Info (12128): Elaborating entity "edge_calculator" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst2|edge_calculator:edge_calculator_1"
Info (12128): Elaborating entity "k_controller_soc" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst2|k_controller_soc:k_controller_soc_inst"
Info (12128): Elaborating entity "variable_adjust" for hierarchy "synchronization:synchronization_2|adpll_soc:adpll_soc_inst2|variable_adjust:variable_adjust_1"
Info (12128): Elaborating entity "acquisition" for hierarchy "acquisition:acquisition_inst_0"
Warning (10631): VHDL Process Statement warning at acquisition.vhd(328): inferring latch(es) for signal or variable "digital_available", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at acquisition.vhd(328): inferring latch(es) for signal or variable "goose_available", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "goose_available" at acquisition.vhd(328)
Info (10041): Inferred latch for "digital_available" at acquisition.vhd(328)
Info (12128): Elaborating entity "ad7401_controller" for hierarchy "acquisition:acquisition_inst_0|ad7401_controller:ad7401_controller_inst_0"
Info (12128): Elaborating entity "FIRSer" for hierarchy "acquisition:acquisition_inst_0|FIRSer:fir_ser_inst"
Info (12128): Elaborating entity "FIRSerIn" for hierarchy "acquisition:acquisition_inst_0|FIRSer:fir_ser_inst|FIRSerIn:FirSerInInst"
Info (12128): Elaborating entity "FIRSerCoefROM" for hierarchy "acquisition:acquisition_inst_0|FIRSer:fir_ser_inst|FIRSerCoefROM:FIRSerCoefROMInst"
Info (12128): Elaborating entity "FIRSerDataRAM" for hierarchy "acquisition:acquisition_inst_0|FIRSer:fir_ser_inst|FIRSerDataRAM:FIRSerDataRAMInst"
Info (12128): Elaborating entity "FIRSerMAC" for hierarchy "acquisition:acquisition_inst_0|FIRSer:fir_ser_inst|FIRSerMAC:FIRSerMACInst"
Info (12128): Elaborating entity "FIRSerOut" for hierarchy "acquisition:acquisition_inst_0|FIRSer:fir_ser_inst|FIRSerOut:FIRSerOutInst"
Info (12128): Elaborating entity "FIRSerControl" for hierarchy "acquisition:acquisition_inst_0|FIRSer:fir_ser_inst|FIRSerControl:FIRSerControlInst"
Info (12128): Elaborating entity "clk_divider_demux" for hierarchy "acquisition:acquisition_inst_0|clk_divider_demux:clk_divider_demux_inst"
Info (12128): Elaborating entity "quality" for hierarchy "quality:quality_inst_0"
Info (12128): Elaborating entity "sync_verify" for hierarchy "sync_verify:sync_verify_inst_0"
Info (12128): Elaborating entity "backplane_leds" for hierarchy "backplane_leds:backplane_leds_inst_0"
Error (12006): Node instance "u0" instantiates undefined entity "mu320_cpu" File: C:/work/produtos/mu320/rtl/vhdl/mu320.vhd Line: 443
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 8 warnings
    Error: Peak virtual memory: 550 megabytes
    Error: Processing ended: Tue Dec 03 23:15:06 2013
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:10


