/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [8:0] celloutsig_0_11z;
  reg [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [16:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [7:0] celloutsig_0_24z;
  wire [33:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_38z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [19:0] celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~(celloutsig_0_3z[9] & in_data[34]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_0z[2]) & celloutsig_0_2z[6]);
  assign celloutsig_1_15z = ~((celloutsig_1_12z | celloutsig_1_12z) & celloutsig_1_8z);
  assign celloutsig_0_22z = ~((celloutsig_0_10z | celloutsig_0_9z[0]) & celloutsig_0_13z);
  assign celloutsig_0_49z = ~((celloutsig_0_12z[1] | in_data[85]) & (celloutsig_0_38z[1] | celloutsig_0_16z[0]));
  assign celloutsig_1_8z = ~((celloutsig_1_4z[0] | celloutsig_1_6z) & (celloutsig_1_5z[5] | in_data[158]));
  assign celloutsig_0_17z = ~((celloutsig_0_7z | celloutsig_0_4z) & (celloutsig_0_10z | celloutsig_0_16z[0]));
  assign celloutsig_0_29z = ~((celloutsig_0_7z | celloutsig_0_19z) & (celloutsig_0_11z[1] | celloutsig_0_6z));
  assign celloutsig_1_9z = celloutsig_1_0z ^ celloutsig_1_7z;
  assign celloutsig_0_4z = ~(in_data[31] ^ celloutsig_0_1z);
  assign celloutsig_0_52z = ~(celloutsig_0_51z[0] ^ celloutsig_0_49z);
  assign celloutsig_0_7z = ~(celloutsig_0_0z[1] ^ in_data[73]);
  assign celloutsig_0_13z = ~(celloutsig_0_6z ^ celloutsig_0_12z[1]);
  assign celloutsig_1_3z = { in_data[152:144], 1'h1 } + celloutsig_1_2z[10:1];
  assign celloutsig_0_21z = { celloutsig_0_3z[6:0], celloutsig_0_11z, celloutsig_0_17z } + { celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_25z = { celloutsig_0_11z[6:2], celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_2z[8:4], celloutsig_0_2z[7:5], celloutsig_0_2z[0], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_15z } + { in_data[75:46], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[79:68] > { in_data[63:56], celloutsig_0_0z };
  assign celloutsig_0_15z = { in_data[23:8], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z } > { in_data[44:21], celloutsig_0_11z };
  assign celloutsig_0_19z = { in_data[34:30], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_10z, 1'h1, celloutsig_0_9z } > { in_data[14:0], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_11z[7:5], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z } > { celloutsig_0_21z[11:7], celloutsig_0_7z, celloutsig_0_17z, 1'h1, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_5z };
  assign celloutsig_1_19z = celloutsig_1_16z & ~(1'h1);
  assign celloutsig_1_4z = { celloutsig_1_2z[4:3], 1'h1 } * in_data[157:155];
  assign celloutsig_0_0z = in_data[58] ? in_data[55:52] : in_data[44:41];
  assign celloutsig_1_5z[6:1] = celloutsig_1_4z[2] ? celloutsig_1_3z[8:3] : celloutsig_1_3z[5:0];
  assign celloutsig_0_9z = in_data[93] ? { celloutsig_0_0z[1:0], celloutsig_0_5z } : { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_14z = celloutsig_0_6z ? { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z } : { celloutsig_0_9z[0], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[8], celloutsig_1_4z } != { celloutsig_1_2z[3:1], 1'h0 };
  assign celloutsig_0_34z = - { celloutsig_0_3z[6:5], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_38z = { celloutsig_0_16z[3:2], celloutsig_0_1z, celloutsig_0_28z } | { celloutsig_0_25z[29], celloutsig_0_20z, celloutsig_0_29z, celloutsig_0_8z };
  assign celloutsig_1_0z = | in_data[108:104];
  assign celloutsig_0_6z = | { celloutsig_0_2z[7:4], celloutsig_0_2z[7:6] };
  assign celloutsig_1_16z = | { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_0_20z = | { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_1_12z = celloutsig_1_9z & celloutsig_1_8z;
  assign celloutsig_1_14z = celloutsig_1_8z & celloutsig_1_12z;
  assign celloutsig_0_8z = celloutsig_0_6z & celloutsig_0_5z;
  assign celloutsig_1_7z = ~^ in_data[166:164];
  assign celloutsig_0_3z = { in_data[53:45], celloutsig_0_0z } >> { celloutsig_0_0z[2:0], celloutsig_0_1z, celloutsig_0_2z[8:4], celloutsig_0_2z[7:5], celloutsig_0_2z[0] };
  assign celloutsig_1_17z = in_data[118:99] >> { celloutsig_1_3z[5], celloutsig_1_16z, celloutsig_1_2z[12:1], 1'h0, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_16z = celloutsig_0_12z[4:1] >> { in_data[40], celloutsig_0_9z };
  assign celloutsig_0_51z = celloutsig_0_2z[6:4] >>> celloutsig_0_34z[3:1];
  always_latch
    if (out_data[128]) celloutsig_0_11z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_11z = { in_data[21:15], celloutsig_0_5z, celloutsig_0_4z };
  always_latch
    if (!out_data[128]) celloutsig_0_12z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_12z = { in_data[3:1], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_6z };
  always_latch
    if (!out_data[128]) celloutsig_0_24z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_24z = { celloutsig_0_11z[6:3], celloutsig_0_7z, celloutsig_0_9z };
  assign { celloutsig_0_2z[0], celloutsig_0_2z[8], celloutsig_0_2z[4], celloutsig_0_2z[7:5] } = { celloutsig_0_1z, celloutsig_0_0z[3], celloutsig_0_0z } | { celloutsig_0_0z[0], in_data[10], celloutsig_0_0z[0], celloutsig_0_0z[3:1] };
  assign celloutsig_1_2z[12:1] = ~ in_data[183:172];
  assign { out_data[135:134], out_data[128], out_data[133:130] } = { celloutsig_1_17z[15:14], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z } | { celloutsig_1_5z[6:5], celloutsig_1_15z, celloutsig_1_5z[4:2], celloutsig_1_12z };
  assign celloutsig_0_2z[3:1] = celloutsig_0_2z[7:5];
  assign celloutsig_1_2z[0] = 1'h0;
  assign celloutsig_1_5z[0] = celloutsig_1_0z;
  assign { out_data[129], out_data[96], out_data[34:32], out_data[0] } = { 1'h1, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
