
*** Running vivado
    with args -log design_ascon_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_ascon_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_ascon_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 377.508 ; gain = 63.809
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/david/Documents/ASCON-project/project_ascon.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 443.465 ; gain = 40.176
Command: link_design -top design_ascon_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_2/design_ascon_ascon_core_0_2.dcp' for cell 'design_ascon_i/ascon_core_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_0/design_ascon_axi_gpio_13_0.dcp' for cell 'design_ascon_i/axi_gpio_ciphertext_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_1/design_ascon_axi_gpio_13_1.dcp' for cell 'design_ascon_i/axi_gpio_ciphertext_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_2/design_ascon_axi_gpio_13_2.dcp' for cell 'design_ascon_i/axi_gpio_ciphertext_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_3/design_ascon_axi_gpio_13_3.dcp' for cell 'design_ascon_i/axi_gpio_ciphertext_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_4_0/design_ascon_axi_gpio_4_0.dcp' for cell 'design_ascon_i/axi_gpio_enable'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_0/design_ascon_axi_gpio_0_0.dcp' for cell 'design_ascon_i/axi_gpio_key_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_1/design_ascon_axi_gpio_0_1.dcp' for cell 'design_ascon_i/axi_gpio_key_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_2/design_ascon_axi_gpio_0_2.dcp' for cell 'design_ascon_i/axi_gpio_key_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_3/design_ascon_axi_gpio_0_3.dcp' for cell 'design_ascon_i/axi_gpio_key_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_0/design_ascon_axi_gpio_3_0.dcp' for cell 'design_ascon_i/axi_gpio_nonce_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_1/design_ascon_axi_gpio_3_1.dcp' for cell 'design_ascon_i/axi_gpio_nonce_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_2/design_ascon_axi_gpio_3_2.dcp' for cell 'design_ascon_i/axi_gpio_nonce_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_3/design_ascon_axi_gpio_3_3.dcp' for cell 'design_ascon_i/axi_gpio_nonce_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_0/design_ascon_axi_gpio_8_0.dcp' for cell 'design_ascon_i/axi_gpio_plaintext_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_1/design_ascon_axi_gpio_8_1.dcp' for cell 'design_ascon_i/axi_gpio_plaintext_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_2/design_ascon_axi_gpio_8_2.dcp' for cell 'design_ascon_i/axi_gpio_plaintext_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_3/design_ascon_axi_gpio_8_3.dcp' for cell 'design_ascon_i/axi_gpio_plaintext_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_processing_system7_0_3/design_ascon_processing_system7_0_3.dcp' for cell 'design_ascon_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_rst_ps7_0_50M_4/design_ascon_rst_ps7_0_50M_4.dcp' for cell 'design_ascon_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_tier2_xbar_0_0/design_ascon_tier2_xbar_0_0.dcp' for cell 'design_ascon_i/ps7_0_axi_periph/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_tier2_xbar_1_0/design_ascon_tier2_xbar_1_0.dcp' for cell 'design_ascon_i/ps7_0_axi_periph/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_tier2_xbar_2_0/design_ascon_tier2_xbar_2_0.dcp' for cell 'design_ascon_i/ps7_0_axi_periph/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_xbar_0/design_ascon_xbar_0.dcp' for cell 'design_ascon_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_auto_pc_0/design_ascon_auto_pc_0.dcp' for cell 'design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.509 . Memory (MB): peak = 911.426 ; gain = 1.770
INFO: [Netlist 29-17] Analyzing 209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_processing_system7_0_3/design_ascon_processing_system7_0_3.xdc] for cell 'design_ascon_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_processing_system7_0_3/design_ascon_processing_system7_0_3.xdc] for cell 'design_ascon_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_rst_ps7_0_50M_4/design_ascon_rst_ps7_0_50M_4_board.xdc] for cell 'design_ascon_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_rst_ps7_0_50M_4/design_ascon_rst_ps7_0_50M_4_board.xdc] for cell 'design_ascon_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_rst_ps7_0_50M_4/design_ascon_rst_ps7_0_50M_4.xdc] for cell 'design_ascon_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_rst_ps7_0_50M_4/design_ascon_rst_ps7_0_50M_4.xdc] for cell 'design_ascon_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_0/design_ascon_axi_gpio_0_0_board.xdc] for cell 'design_ascon_i/axi_gpio_key_0/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_0/design_ascon_axi_gpio_0_0_board.xdc] for cell 'design_ascon_i/axi_gpio_key_0/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_0/design_ascon_axi_gpio_0_0.xdc] for cell 'design_ascon_i/axi_gpio_key_0/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_0/design_ascon_axi_gpio_0_0.xdc] for cell 'design_ascon_i/axi_gpio_key_0/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_1/design_ascon_axi_gpio_0_1_board.xdc] for cell 'design_ascon_i/axi_gpio_key_1/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_1/design_ascon_axi_gpio_0_1_board.xdc] for cell 'design_ascon_i/axi_gpio_key_1/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_1/design_ascon_axi_gpio_0_1.xdc] for cell 'design_ascon_i/axi_gpio_key_1/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_1/design_ascon_axi_gpio_0_1.xdc] for cell 'design_ascon_i/axi_gpio_key_1/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_2/design_ascon_axi_gpio_0_2_board.xdc] for cell 'design_ascon_i/axi_gpio_key_2/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_2/design_ascon_axi_gpio_0_2_board.xdc] for cell 'design_ascon_i/axi_gpio_key_2/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_2/design_ascon_axi_gpio_0_2.xdc] for cell 'design_ascon_i/axi_gpio_key_2/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_2/design_ascon_axi_gpio_0_2.xdc] for cell 'design_ascon_i/axi_gpio_key_2/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_3/design_ascon_axi_gpio_0_3_board.xdc] for cell 'design_ascon_i/axi_gpio_key_3/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_3/design_ascon_axi_gpio_0_3_board.xdc] for cell 'design_ascon_i/axi_gpio_key_3/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_3/design_ascon_axi_gpio_0_3.xdc] for cell 'design_ascon_i/axi_gpio_key_3/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_0_3/design_ascon_axi_gpio_0_3.xdc] for cell 'design_ascon_i/axi_gpio_key_3/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_4_0/design_ascon_axi_gpio_4_0_board.xdc] for cell 'design_ascon_i/axi_gpio_enable/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_4_0/design_ascon_axi_gpio_4_0_board.xdc] for cell 'design_ascon_i/axi_gpio_enable/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_4_0/design_ascon_axi_gpio_4_0.xdc] for cell 'design_ascon_i/axi_gpio_enable/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_4_0/design_ascon_axi_gpio_4_0.xdc] for cell 'design_ascon_i/axi_gpio_enable/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_0/design_ascon_axi_gpio_3_0_board.xdc] for cell 'design_ascon_i/axi_gpio_nonce_0/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_0/design_ascon_axi_gpio_3_0_board.xdc] for cell 'design_ascon_i/axi_gpio_nonce_0/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_0/design_ascon_axi_gpio_3_0.xdc] for cell 'design_ascon_i/axi_gpio_nonce_0/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_0/design_ascon_axi_gpio_3_0.xdc] for cell 'design_ascon_i/axi_gpio_nonce_0/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_1/design_ascon_axi_gpio_3_1_board.xdc] for cell 'design_ascon_i/axi_gpio_nonce_1/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_1/design_ascon_axi_gpio_3_1_board.xdc] for cell 'design_ascon_i/axi_gpio_nonce_1/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_1/design_ascon_axi_gpio_3_1.xdc] for cell 'design_ascon_i/axi_gpio_nonce_1/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_1/design_ascon_axi_gpio_3_1.xdc] for cell 'design_ascon_i/axi_gpio_nonce_1/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_2/design_ascon_axi_gpio_3_2_board.xdc] for cell 'design_ascon_i/axi_gpio_nonce_2/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_2/design_ascon_axi_gpio_3_2_board.xdc] for cell 'design_ascon_i/axi_gpio_nonce_2/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_2/design_ascon_axi_gpio_3_2.xdc] for cell 'design_ascon_i/axi_gpio_nonce_2/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_2/design_ascon_axi_gpio_3_2.xdc] for cell 'design_ascon_i/axi_gpio_nonce_2/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_3/design_ascon_axi_gpio_3_3_board.xdc] for cell 'design_ascon_i/axi_gpio_nonce_3/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_3/design_ascon_axi_gpio_3_3_board.xdc] for cell 'design_ascon_i/axi_gpio_nonce_3/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_3/design_ascon_axi_gpio_3_3.xdc] for cell 'design_ascon_i/axi_gpio_nonce_3/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_3_3/design_ascon_axi_gpio_3_3.xdc] for cell 'design_ascon_i/axi_gpio_nonce_3/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_0/design_ascon_axi_gpio_8_0_board.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_0/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_0/design_ascon_axi_gpio_8_0_board.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_0/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_0/design_ascon_axi_gpio_8_0.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_0/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_0/design_ascon_axi_gpio_8_0.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_0/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_1/design_ascon_axi_gpio_8_1_board.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_1/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_1/design_ascon_axi_gpio_8_1_board.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_1/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_1/design_ascon_axi_gpio_8_1.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_1/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_1/design_ascon_axi_gpio_8_1.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_1/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_2/design_ascon_axi_gpio_8_2_board.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_2/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_2/design_ascon_axi_gpio_8_2_board.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_2/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_2/design_ascon_axi_gpio_8_2.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_2/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_2/design_ascon_axi_gpio_8_2.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_2/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_3/design_ascon_axi_gpio_8_3_board.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_3/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_3/design_ascon_axi_gpio_8_3_board.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_3/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_3/design_ascon_axi_gpio_8_3.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_3/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_8_3/design_ascon_axi_gpio_8_3.xdc] for cell 'design_ascon_i/axi_gpio_plaintext_3/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_0/design_ascon_axi_gpio_13_0_board.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_0/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_0/design_ascon_axi_gpio_13_0_board.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_0/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_0/design_ascon_axi_gpio_13_0.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_0/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_0/design_ascon_axi_gpio_13_0.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_0/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_1/design_ascon_axi_gpio_13_1_board.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_1/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_1/design_ascon_axi_gpio_13_1_board.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_1/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_1/design_ascon_axi_gpio_13_1.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_1/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_1/design_ascon_axi_gpio_13_1.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_1/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_2/design_ascon_axi_gpio_13_2_board.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_2/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_2/design_ascon_axi_gpio_13_2_board.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_2/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_2/design_ascon_axi_gpio_13_2.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_2/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_2/design_ascon_axi_gpio_13_2.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_2/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_3/design_ascon_axi_gpio_13_3_board.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_3/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_3/design_ascon_axi_gpio_13_3_board.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_3/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_3/design_ascon_axi_gpio_13_3.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_3/U0'
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_axi_gpio_13_3/design_ascon_axi_gpio_13_3.xdc] for cell 'design_ascon_i/axi_gpio_ciphertext_3/U0'
Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_2/constrs_1/new/ascon_top.xdc] for cell 'design_ascon_i/ascon_core_0/inst'
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_2/constrs_1/new/ascon_top.xdc:4]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_2/constrs_1/new/ascon_top.xdc:6]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_2/constrs_1/new/ascon_top.xdc:8]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_2/constrs_1/new/ascon_top.xdc:10]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_2/constrs_1/new/ascon_top.xdc:12]
Finished Parsing XDC File [c:/Users/david/Documents/ASCON-project/project_ascon.gen/sources_1/bd/design_ascon/ip/design_ascon_ascon_core_0_2/constrs_1/new/ascon_top.xdc] for cell 'design_ascon_i/ascon_core_0/inst'
Parsing XDC File [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/constrs_1/new/ascon_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/constrs_1/new/ascon_top.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/constrs_1/new/ascon_top.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/constrs_1/new/ascon_top.xdc:4]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/constrs_1/new/ascon_top.xdc:6]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/constrs_1/new/ascon_top.xdc:8]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/constrs_1/new/ascon_top.xdc:10]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/constrs_1/new/ascon_top.xdc:12]
Finished Parsing XDC File [C:/Users/david/Documents/ASCON-project/project_ascon.srcs/constrs_1/new/ascon_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1089.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

35 Infos, 1 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1089.379 ; gain = 645.914
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1115.320 ; gain = 25.941

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11ffd6419

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.973 ; gain = 553.652

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cb7a3682

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2004.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 154 cells and removed 335 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: ed28282d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2004.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1090536fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 152 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1090536fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.742 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1090536fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f7046ccd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.742 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             154  |             335  |                                              0  |
|  Constant propagation         |               2  |              24  |                                              0  |
|  Sweep                        |               0  |             152  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2004.742 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12d41725d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2004.742 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12d41725d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.773 . Memory (MB): peak = 2004.742 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12d41725d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2004.742 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2004.742 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12d41725d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2004.742 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2004.742 ; gain = 915.363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 2004.742 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/david/Documents/ASCON-project/project_ascon.runs/impl_1/design_ascon_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_ascon_wrapper_drc_opted.rpt -pb design_ascon_wrapper_drc_opted.pb -rpx design_ascon_wrapper_drc_opted.rpx
Command: report_drc -file design_ascon_wrapper_drc_opted.rpt -pb design_ascon_wrapper_drc_opted.pb -rpx design_ascon_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/david/Documents/ASCON-project/project_ascon.runs/impl_1/design_ascon_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2004.742 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 98c264d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2004.742 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9b71534e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15eda4375

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15eda4375

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.742 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15eda4375

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 119d6d55b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17c081b0e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14207ba79

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 8f42e2a3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 136 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 45 nets or LUTs. Breaked 0 LUT, combined 45 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_ascon_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]. Replicated 12 times.
INFO: [Physopt 32-81] Processed net design_ascon_i/axi_gpio_enable/U0/gpio_core_1/gpio_io_o[0]. Replicated 14 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 26 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 26 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 2004.742 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2004.742 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             45  |                    45  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           26  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           26  |             45  |                    47  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: ac2e415d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2004.742 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 11c891c10

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2004.742 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11c891c10

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14e7ce0fa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 206e868f4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1eb1e4f29

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b4faa510

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14b40d920

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21c7552b2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 205b30f0f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18926e883

Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1ae57f98d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2004.742 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ae57f98d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 2004.742 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 218d3c30c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.113 | TNS=-287.399 |
Phase 1 Physical Synthesis Initialization | Checksum: 238bdb414

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 2008.871 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20c958b93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.690 . Memory (MB): peak = 2008.871 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 218d3c30c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 2008.871 ; gain = 4.129

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.652. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22d20956e

Time (s): cpu = 00:01:07 ; elapsed = 00:01:02 . Memory (MB): peak = 2008.871 ; gain = 4.129

Time (s): cpu = 00:01:07 ; elapsed = 00:01:02 . Memory (MB): peak = 2008.871 ; gain = 4.129
Phase 4.1 Post Commit Optimization | Checksum: 22d20956e

Time (s): cpu = 00:01:07 ; elapsed = 00:01:02 . Memory (MB): peak = 2008.871 ; gain = 4.129

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22d20956e

Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 2008.871 ; gain = 4.129

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22d20956e

Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 2008.871 ; gain = 4.129
Phase 4.3 Placer Reporting | Checksum: 22d20956e

Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 2008.871 ; gain = 4.129

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2008.871 ; gain = 0.000

Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 2008.871 ; gain = 4.129
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 231d1d6c9

Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 2008.871 ; gain = 4.129
Ending Placer Task | Checksum: 1a5af71ec

Time (s): cpu = 00:01:08 ; elapsed = 00:01:02 . Memory (MB): peak = 2008.871 ; gain = 4.129
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 1 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:06 . Memory (MB): peak = 2008.871 ; gain = 4.129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2014.863 ; gain = 5.992
INFO: [Common 17-1381] The checkpoint 'C:/Users/david/Documents/ASCON-project/project_ascon.runs/impl_1/design_ascon_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2014.863 ; gain = 5.992
INFO: [runtcl-4] Executing : report_io -file design_ascon_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2014.863 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_ascon_wrapper_utilization_placed.rpt -pb design_ascon_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_ascon_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2014.863 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2023.289 ; gain = 8.426
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 2.62s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2023.289 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.652 | TNS=-249.624 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d8969e38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2025.465 ; gain = 2.176
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.652 | TNS=-249.624 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1d8969e38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.465 ; gain = 2.176

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.652 | TNS=-249.624 |
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]_0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/add_const_state_0[124]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/state_out0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/ks_inst/round_state[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out0_carry__6[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/gpio_io_o[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/state_out_reg[124]_0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/constant_inst/add_const_state_0[124]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/ks_inst/round_state[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/ascon_core_0/inst/genblk1[1].round_inst/sbox_inst/state_out0_carry__6[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_ascon_i/axi_gpio_plaintext_0/U0/gpio_core_1/gpio_io_o[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.652 | TNS=-249.624 |
Phase 3 Critical Path Optimization | Checksum: 1d8969e38

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2025.465 ; gain = 2.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2025.465 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.652 | TNS=-249.624 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2025.465 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 238fa48d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2025.465 ; gain = 2.176
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 1 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2025.465 ; gain = 10.602
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2043.191 ; gain = 17.727
INFO: [Common 17-1381] The checkpoint 'C:/Users/david/Documents/ASCON-project/project_ascon.runs/impl_1/design_ascon_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2043.191 ; gain = 17.727
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ee4f5c22 ConstDB: 0 ShapeSum: 8dc2989e RouteDB: 0
Post Restoration Checksum: NetGraph: 16d9923a NumContArr: ceaaecdc Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e5847f16

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2137.762 ; gain = 87.449

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e5847f16

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2144.633 ; gain = 94.320

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e5847f16

Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 2144.633 ; gain = 94.320
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20efad634

Time (s): cpu = 00:00:54 ; elapsed = 00:00:47 . Memory (MB): peak = 2175.480 ; gain = 125.168
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.620 | TNS=-245.734| WHS=-0.211 | THS=-135.675|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8487
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8487
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1efd3dcab

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 2179.246 ; gain = 128.934

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1efd3dcab

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 2179.246 ; gain = 128.934
Phase 3 Initial Routing | Checksum: 13534ed7e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:51 . Memory (MB): peak = 2179.246 ; gain = 128.934
INFO: [Route 35-580] Design has 18 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+============================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                        |
+====================+===================+============================================================================+
| clk                | clk               | design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[82]/D |
| clk                | clk               | design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[92]/D |
| clk                | clk               | design_ascon_i/ascon_core_0/inst/genblk1[8].round_inst/state_out_reg[92]/D |
| clk                | clk               | design_ascon_i/ascon_core_0/inst/genblk1[2].round_inst/state_out_reg[94]/D |
| clk                | clk               | design_ascon_i/ascon_core_0/inst/genblk1[4].round_inst/state_out_reg[27]/D |
+--------------------+-------------------+----------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 402
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.734 | TNS=-497.852| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20b5d01d7

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 2179.246 ; gain = 128.934

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.011 | TNS=-281.363| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1af43a116

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 2179.246 ; gain = 128.934
Phase 4 Rip-up And Reroute | Checksum: 1af43a116

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 2179.246 ; gain = 128.934

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1958fbfae

Time (s): cpu = 00:01:13 ; elapsed = 00:01:02 . Memory (MB): peak = 2179.246 ; gain = 128.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.720 | TNS=-465.248| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c9d5d53d

Time (s): cpu = 00:01:13 ; elapsed = 00:01:02 . Memory (MB): peak = 2180.051 ; gain = 129.738

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c9d5d53d

Time (s): cpu = 00:01:13 ; elapsed = 00:01:02 . Memory (MB): peak = 2180.051 ; gain = 129.738
Phase 5 Delay and Skew Optimization | Checksum: 1c9d5d53d

Time (s): cpu = 00:01:13 ; elapsed = 00:01:02 . Memory (MB): peak = 2180.051 ; gain = 129.738

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ebdef6a1

Time (s): cpu = 00:01:15 ; elapsed = 00:01:04 . Memory (MB): peak = 2180.051 ; gain = 129.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.720 | TNS=-258.526| WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cc0bc690

Time (s): cpu = 00:01:15 ; elapsed = 00:01:04 . Memory (MB): peak = 2180.051 ; gain = 129.738
Phase 6 Post Hold Fix | Checksum: 1cc0bc690

Time (s): cpu = 00:01:15 ; elapsed = 00:01:04 . Memory (MB): peak = 2180.051 ; gain = 129.738

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.61965 %
  Global Horizontal Routing Utilization  = 1.74442 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2048e97e0

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 2180.051 ; gain = 129.738

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2048e97e0

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 2180.051 ; gain = 129.738

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 243756fc7

Time (s): cpu = 00:01:17 ; elapsed = 00:01:05 . Memory (MB): peak = 2180.051 ; gain = 129.738

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.720 | TNS=-258.526| WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 243756fc7

Time (s): cpu = 00:01:19 ; elapsed = 00:01:06 . Memory (MB): peak = 2180.051 ; gain = 129.738
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:19 ; elapsed = 00:01:06 . Memory (MB): peak = 2180.051 ; gain = 129.738

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 2 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:09 . Memory (MB): peak = 2180.051 ; gain = 136.859
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2189.945 ; gain = 9.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/david/Documents/ASCON-project/project_ascon.runs/impl_1/design_ascon_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2189.945 ; gain = 9.895
INFO: [runtcl-4] Executing : report_drc -file design_ascon_wrapper_drc_routed.rpt -pb design_ascon_wrapper_drc_routed.pb -rpx design_ascon_wrapper_drc_routed.rpx
Command: report_drc -file design_ascon_wrapper_drc_routed.rpt -pb design_ascon_wrapper_drc_routed.pb -rpx design_ascon_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/david/Documents/ASCON-project/project_ascon.runs/impl_1/design_ascon_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_ascon_wrapper_methodology_drc_routed.rpt -pb design_ascon_wrapper_methodology_drc_routed.pb -rpx design_ascon_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_ascon_wrapper_methodology_drc_routed.rpt -pb design_ascon_wrapper_methodology_drc_routed.pb -rpx design_ascon_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/david/Documents/ASCON-project/project_ascon.runs/impl_1/design_ascon_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2199.988 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_ascon_wrapper_power_routed.rpt -pb design_ascon_wrapper_power_summary_routed.pb -rpx design_ascon_wrapper_power_routed.rpx
Command: report_power -file design_ascon_wrapper_power_routed.rpt -pb design_ascon_wrapper_power_summary_routed.pb -rpx design_ascon_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
181 Infos, 3 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_ascon_wrapper_route_status.rpt -pb design_ascon_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_ascon_wrapper_timing_summary_routed.rpt -pb design_ascon_wrapper_timing_summary_routed.pb -rpx design_ascon_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_ascon_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_ascon_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_ascon_wrapper_bus_skew_routed.rpt -pb design_ascon_wrapper_bus_skew_routed.pb -rpx design_ascon_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_ascon_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_ascon_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2679.867 ; gain = 470.906
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 18:19:35 2023...
